TimeQuest Timing Analyzer report for orpsoc_top
Tue Dec  9 17:26:06 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'sys_clk_pad_i'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'sys_clk_pad_i'
 19. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Setup: 'sys_clk_pad_i'
 47. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Hold: 'sys_clk_pad_i'
 50. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Output Enable Times
 65. Minimum Output Enable Times
 66. Output Disable Times
 67. Minimum Output Disable Times
 68. Slow 1200mV 0C Model Metastability Report
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Setup: 'sys_clk_pad_i'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 79. Fast 1200mV 0C Model Hold: 'sys_clk_pad_i'
 80. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 85. Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Output Enable Times
 95. Minimum Output Enable Times
 96. Output Disable Times
 97. Minimum Output Disable Times
 98. Fast 1200mV 0C Model Metastability Report
 99. Multicorner Timing Analysis Summary
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Board Trace Model Assignments
105. Input Transition Times
106. Signal Integrity Metrics (Slow 1200mv 0c Model)
107. Signal Integrity Metrics (Slow 1200mv 85c Model)
108. Signal Integrity Metrics (Fast 1200mv 0c Model)
109. Setup Transfers
110. Hold Transfers
111. Recovery Transfers
112. Removal Transfers
113. Report TCCS
114. Report RSKM
115. Unconstrained Paths
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; orpsoc_top                                          ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  11.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; orpsoc_top.sdc ; OK     ; Tue Dec  9 17:25:50 2014 ;
+----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { altera_reserved_tck }                                      ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk_pad_i                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { sys_clk_pad_i }                                            ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 48.04 MHz ; 48.04 MHz       ; altera_reserved_tck                                      ;      ;
; 53.36 MHz ; 53.36 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 95.17 MHz ; 95.17 MHz       ; sys_clk_pad_i                                            ;      ;
; 99.0 MHz  ; 99.0 MHz        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.101 ; -0.101        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.261  ; 0.000         ;
; sys_clk_pad_i                                            ; 6.356  ; 0.000         ;
; altera_reserved_tck                                      ; 39.592 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.265 ; 0.000         ;
; sys_clk_pad_i                                            ; 0.295 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.367 ; 0.000         ;
; altera_reserved_tck                                      ; 0.392 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 12.426 ; 0.000         ;
; altera_reserved_tck                                      ; 47.880 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.984 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.731 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.618  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.606  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.647  ; 0.000         ;
; altera_reserved_tck                                      ; 49.722 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.101 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 10.011     ;
; 0.015  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.895      ;
; 0.119  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.791      ;
; 0.119  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.791      ;
; 0.119  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.791      ;
; 0.119  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.791      ;
; 0.119  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.791      ;
; 0.119  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.791      ;
; 0.189  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.721      ;
; 0.235  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.675      ;
; 0.235  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.675      ;
; 0.235  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.675      ;
; 0.235  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.675      ;
; 0.235  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.675      ;
; 0.235  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.675      ;
; 0.274  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.641      ;
; 0.274  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.641      ;
; 0.274  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.641      ;
; 0.274  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.641      ;
; 0.281  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.629      ;
; 0.364  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.551      ;
; 0.364  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.551      ;
; 0.390  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.525      ;
; 0.390  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.525      ;
; 0.390  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.525      ;
; 0.390  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.525      ;
; 0.397  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.513      ;
; 0.409  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.501      ;
; 0.409  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.501      ;
; 0.409  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.501      ;
; 0.409  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.501      ;
; 0.409  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.501      ;
; 0.409  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.501      ;
; 0.480  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.435      ;
; 0.480  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.435      ;
; 0.492  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 9.412      ;
; 0.554  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.347      ;
; 0.554  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.347      ;
; 0.554  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.347      ;
; 0.556  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.345      ;
; 0.556  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.345      ;
; 0.556  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.345      ;
; 0.564  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.351      ;
; 0.564  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.351      ;
; 0.564  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.351      ;
; 0.564  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.351      ;
; 0.571  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.339      ;
; 0.608  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 9.296      ;
; 0.637  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.274      ;
; 0.654  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.261      ;
; 0.654  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.261      ;
; 0.670  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.231      ;
; 0.670  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.231      ;
; 0.670  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.231      ;
; 0.672  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.229      ;
; 0.672  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.229      ;
; 0.672  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.229      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.681  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.220      ;
; 0.692  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 9.205      ;
; 0.782  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 9.122      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.797  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.104      ;
; 0.803  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[0]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 9.099      ;
; 0.803  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[1]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 9.099      ;
; 0.808  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 9.089      ;
; 0.844  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.057      ;
; 0.844  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.057      ;
; 0.844  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.057      ;
; 0.846  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.055      ;
; 0.846  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.055      ;
; 0.846  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 9.055      ;
; 0.857  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.054      ;
; 0.857  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.054      ;
; 0.857  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.054      ;
; 0.857  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.054      ;
; 0.857  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.054      ;
; 0.857  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.054      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.261 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.392     ; 18.345     ;
; 1.261 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.392     ; 18.345     ;
; 1.261 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.392     ; 18.345     ;
; 1.261 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.392     ; 18.345     ;
; 1.302 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.012     ; 18.684     ;
; 1.421 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.369     ; 18.208     ;
; 1.421 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.369     ; 18.208     ;
; 1.491 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.033      ; 18.540     ;
; 1.491 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.033      ; 18.540     ;
; 1.567 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.028      ; 18.459     ;
; 1.567 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.028      ; 18.459     ;
; 1.567 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.028      ; 18.459     ;
; 1.567 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.028      ; 18.459     ;
; 1.567 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.028      ; 18.459     ;
; 1.692 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.400     ; 17.906     ;
; 1.692 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.400     ; 17.906     ;
; 1.692 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.400     ; 17.906     ;
; 1.692 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.400     ; 17.906     ;
; 1.696 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.003      ; 18.305     ;
; 1.733 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 18.245     ;
; 1.827 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.401     ; 17.770     ;
; 1.828 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[27]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.038      ; 18.208     ;
; 1.828 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[26]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.038      ; 18.208     ;
; 1.852 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.377     ; 17.769     ;
; 1.852 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.377     ; 17.769     ;
; 1.854 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.382     ; 17.762     ;
; 1.854 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.382     ; 17.762     ;
; 1.854 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.382     ; 17.762     ;
; 1.854 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.382     ; 17.762     ;
; 1.870 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|load                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.367     ; 17.761     ;
; 1.895 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.002     ; 18.101     ;
; 1.912 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.422     ; 17.664     ;
; 1.922 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.025      ; 18.101     ;
; 1.922 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.025      ; 18.101     ;
; 1.926 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.032     ;
; 1.926 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.032     ;
; 1.926 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.032     ;
; 1.926 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.032     ;
; 1.934 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.010      ; 18.074     ;
; 1.934 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.010      ; 18.074     ;
; 1.934 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.010      ; 18.074     ;
; 1.962 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_fsm_state_cur.01                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.360     ; 17.676     ;
; 1.967 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.340      ; 18.371     ;
; 1.998 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.020      ; 18.020     ;
; 1.998 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.020      ; 18.020     ;
; 1.998 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.020      ; 18.020     ;
; 1.998 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.020      ; 18.020     ;
; 1.998 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.020      ; 18.020     ;
; 2.014 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.359     ; 17.625     ;
; 2.014 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.359     ; 17.625     ;
; 2.037 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.443     ;
; 2.037 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.443     ;
; 2.037 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.443     ;
; 2.037 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.443     ;
; 2.051 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_stb_o                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.362     ; 17.585     ;
; 2.058 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state.00                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.371     ; 17.569     ;
; 2.060 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state.10                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.371     ; 17.567     ;
; 2.061 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state.01                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.371     ; 17.566     ;
; 2.071 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_fsm_state_cur.00                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.360     ; 17.567     ;
; 2.075 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.405     ;
; 2.075 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.405     ;
; 2.075 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.405     ;
; 2.075 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.405     ;
; 2.078 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.138     ; 17.782     ;
; 2.084 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.043      ; 17.957     ;
; 2.084 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.043      ; 17.957     ;
; 2.086 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 17.895     ;
; 2.086 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 17.895     ;
; 2.102 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 17.933     ;
; 2.102 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 17.933     ;
; 2.102 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[21]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 17.933     ;
; 2.102 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[19]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 17.933     ;
; 2.102 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 17.933     ;
; 2.102 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 17.933     ;
; 2.102 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[17]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 17.933     ;
; 2.102 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[18]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 17.933     ;
; 2.110 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cache_inhibit                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.370     ; 17.518     ;
; 2.116 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.138     ; 17.744     ;
; 2.127 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 17.866     ;
; 2.139 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[22]                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.391     ; 17.468     ;
; 2.150 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.394     ; 17.454     ;
; 2.150 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.394     ; 17.454     ;
; 2.150 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.394     ; 17.454     ;
; 2.150 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.394     ; 17.454     ;
; 2.156 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.385      ; 18.227     ;
; 2.156 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.385      ; 18.227     ;
; 2.160 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.038      ; 17.876     ;
; 2.160 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.038      ; 17.876     ;
; 2.160 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.038      ; 17.876     ;
; 2.160 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.038      ; 17.876     ;
; 2.160 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.038      ; 17.876     ;
; 2.162 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.409     ; 17.427     ;
; 2.163 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[12]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.361     ; 17.474     ;
; 2.163 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[13]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.361     ; 17.474     ;
; 2.163 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[14]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.361     ; 17.474     ;
; 2.163 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[31]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.361     ; 17.474     ;
; 2.169 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.311     ;
; 2.169 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.311     ;
; 2.169 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.311     ;
; 2.169 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 17.311     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                  ; Launch Clock                                             ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+--------------+------------+------------+
; 6.356  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[513]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_pad_i ; 10.000       ; 2.811      ; 6.373      ;
; 6.456  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[513]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_pad_i ; 10.000       ; 2.814      ; 6.276      ;
; 9.492  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.110     ; 10.396     ;
; 9.962  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.489      ; 12.445     ;
; 10.034 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.831      ; 12.715     ;
; 10.075 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.477      ; 12.320     ;
; 10.145 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 12.126     ;
; 10.147 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.819      ; 12.590     ;
; 10.183 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 12.088     ;
; 10.258 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 12.001     ;
; 10.277 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.994     ;
; 10.296 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.963     ;
; 10.349 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.922     ;
; 10.390 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.869     ;
; 10.462 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.797     ;
; 10.475 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.814      ; 12.257     ;
; 10.490 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[9]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.781     ;
; 10.508 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.814      ; 12.224     ;
; 10.577 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[8]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.694     ;
; 10.588 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.802      ; 12.132     ;
; 10.600 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[317]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.512      ; 11.830     ;
; 10.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.091     ; 9.306      ;
; 10.603 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[9]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.656     ;
; 10.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.093     ; 9.291      ;
; 10.621 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.802      ; 12.099     ;
; 10.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.093     ; 9.275      ;
; 10.633 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.638     ;
; 10.690 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[8]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.569     ;
; 10.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.090     ; 9.196      ;
; 10.723 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.548     ;
; 10.746 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.513     ;
; 10.798 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[13]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.473     ;
; 10.836 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.423     ;
; 10.858 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[12]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.413     ;
; 10.868 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[317]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.513      ; 11.563     ;
; 10.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.080     ; 9.040      ;
; 10.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.091     ; 9.010      ;
; 10.911 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[13]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.348     ;
; 10.914 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[291]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.530      ; 11.534     ;
; 10.914 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[291]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.530      ; 11.534     ;
; 10.931 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[15]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.340     ;
; 10.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.098     ; 8.962      ;
; 10.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.096     ; 8.956      ;
; 10.950 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.063     ; 8.985      ;
; 10.971 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[12]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.288     ;
; 10.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.090     ; 8.928      ;
; 10.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.102     ; 8.916      ;
; 10.988 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.512      ; 11.442     ;
; 10.990 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[14]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.281     ;
; 11.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.102     ; 8.885      ;
; 11.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.063     ; 8.892      ;
; 11.044 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[15]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.215     ;
; 11.101 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.500      ; 11.317     ;
; 11.103 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[14]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.156     ;
; 11.137 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.353      ; 11.134     ;
; 11.140 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[299]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.513      ; 11.291     ;
; 11.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.096     ; 8.730      ;
; 11.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.103     ; 8.712      ;
; 11.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.063     ; 8.733      ;
; 11.250 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.341      ; 11.009     ;
; 11.290 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[299]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.508      ; 11.136     ;
; 11.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.098     ; 8.599      ;
; 11.311 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[297]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.513      ; 11.120     ;
; 11.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.091     ; 8.593      ;
; 11.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.102     ; 8.580      ;
; 11.329 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[316]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.464      ; 11.053     ;
; 11.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.084     ; 8.577      ;
; 11.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.101     ; 8.556      ;
; 11.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.103     ; 8.552      ;
; 11.343 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[316]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.451      ; 11.026     ;
; 11.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.063     ; 8.579      ;
; 11.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.095     ; 8.536      ;
; 11.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.098     ; 8.465      ;
; 11.439 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[311]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.482      ; 10.961     ;
; 11.443 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[355]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.358      ; 10.833     ;
; 11.450 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[311]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.477      ; 10.945     ;
; 11.450 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[355]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.836      ; 11.304     ;
; 11.484 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[297]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.513      ; 10.947     ;
; 11.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.068     ; 8.441      ;
; 11.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.091     ; 8.412      ;
; 11.522 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[296]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.513      ; 10.909     ;
; 11.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.087     ; 8.387      ;
; 11.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.063     ; 8.410      ;
; 11.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.057     ; 8.415      ;
; 11.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.087     ; 8.384      ;
; 11.527 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[296]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.513      ; 10.904     ;
; 11.529 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[355]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.358      ; 10.747     ;
; 11.530 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[415]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.335      ; 10.723     ;
; 11.531 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[415]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.335      ; 10.722     ;
; 11.537 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[415]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.813      ; 11.194     ;
; 11.538 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[415]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.813      ; 11.193     ;
; 11.542 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[390]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.339      ; 10.715     ;
; 11.549 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[390]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.817      ; 11.186     ;
; 11.551 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|ex_lsu_op[0]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[305]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.838      ; 11.205     ;
; 11.554 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.813      ; 11.177     ;
; 11.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.103     ; 8.329      ;
; 11.568 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[2]                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.815      ; 11.165     ;
; 11.574 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[314]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.478      ; 10.822     ;
; 11.575 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[355]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.358      ; 10.701     ;
; 11.585 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.815      ; 11.148     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 39.592 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 10.343     ;
; 39.651 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 10.287     ;
; 39.828 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 10.107     ;
; 39.904 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 10.031     ;
; 40.027 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 9.908      ;
; 40.049 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 9.892      ;
; 40.122 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 9.816      ;
; 40.148 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 9.787      ;
; 40.229 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 9.709      ;
; 40.280 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 9.655      ;
; 40.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.501      ;
; 40.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.450      ;
; 40.552 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 9.376      ;
; 40.555 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 9.386      ;
; 40.560 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 9.383      ;
; 40.597 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 9.348      ;
; 40.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.295      ;
; 40.641 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 9.297      ;
; 40.656 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 9.285      ;
; 40.727 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.204      ;
; 40.872 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 9.069      ;
; 40.884 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 9.054      ;
; 40.905 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 9.030      ;
; 40.993 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 8.937      ;
; 41.006 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 8.935      ;
; 41.042 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 8.888      ;
; 41.057 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 8.884      ;
; 41.067 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 8.868      ;
; 41.080 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.858      ;
; 41.093 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.043     ; 8.862      ;
; 41.106 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 8.835      ;
; 41.158 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 8.783      ;
; 41.162 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 8.779      ;
; 41.232 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 8.704      ;
; 41.239 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 8.696      ;
; 41.242 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 8.689      ;
; 41.246 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 8.689      ;
; 41.251 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 8.690      ;
; 41.286 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.652      ;
; 41.306 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 8.629      ;
; 41.331 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 8.605      ;
; 41.337 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 8.599      ;
; 41.355 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 8.580      ;
; 41.378 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.560      ;
; 41.390 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.049     ; 8.559      ;
; 41.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 8.535      ;
; 41.396 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.049     ; 8.553      ;
; 41.445 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.493      ;
; 41.452 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 8.478      ;
; 41.458 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 8.470      ;
; 41.479 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 8.462      ;
; 41.486 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 8.450      ;
; 41.491 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.049     ; 8.458      ;
; 41.498 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 8.432      ;
; 41.533 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 8.403      ;
; 41.568 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 8.373      ;
; 41.584 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 8.347      ;
; 41.603 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 8.332      ;
; 41.611 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.327      ;
; 41.622 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 8.308      ;
; 41.636 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.293      ;
; 41.643 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.286      ;
; 41.650 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 8.286      ;
; 41.682 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.049     ; 8.267      ;
; 41.703 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 8.238      ;
; 41.738 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 8.198      ;
; 41.756 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 8.174      ;
; 41.761 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.177      ;
; 41.774 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 8.157      ;
; 41.826 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.112      ;
; 41.831 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.107      ;
; 41.888 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 8.043      ;
; 41.904 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.034      ;
; 41.923 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 8.007      ;
; 41.929 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 8.002      ;
; 41.947 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.049     ; 8.002      ;
; 41.950 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 7.978      ;
; 41.973 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 7.957      ;
; 41.975 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.956      ;
; 41.981 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.948      ;
; 41.994 ; adv_dbg_if:dbg_if0|input_shift_reg[23]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.935      ;
; 42.052 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.879      ;
; 42.056 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.882      ;
; 42.077 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 7.853      ;
; 42.100 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 7.830      ;
; 42.112 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 7.818      ;
; 42.116 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 7.812      ;
; 42.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 7.811      ;
; 42.143 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.788      ;
; 42.147 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.784      ;
; 42.157 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.774      ;
; 42.238 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.049     ; 7.711      ;
; 42.242 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.689      ;
; 42.264 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.665      ;
; 42.284 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.645      ;
; 42.296 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 7.634      ;
; 42.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 7.620      ;
; 42.329 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.600      ;
; 42.333 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[1]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 7.597      ;
; 42.391 ; adv_dbg_if:dbg_if0|input_shift_reg[25]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.538      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.265 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.692      ;
; 0.265 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.693      ;
; 0.266 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.693      ;
; 0.276 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.933      ;
; 0.276 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.933      ;
; 0.278 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.935      ;
; 0.278 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.935      ;
; 0.281 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.938      ;
; 0.281 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.938      ;
; 0.292 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.949      ;
; 0.292 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.949      ;
; 0.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 0.717      ;
; 0.311 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.968      ;
; 0.311 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.968      ;
; 0.314 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.971      ;
; 0.314 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 0.971      ;
; 0.315 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[4]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 0.986      ;
; 0.318 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[7]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 0.989      ;
; 0.324 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[4]                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.007      ;
; 0.328 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[8]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 0.999      ;
; 0.331 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[10]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.002      ;
; 0.333 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[10]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.004      ;
; 0.334 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[6]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.005      ;
; 0.339 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[9]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.010      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[1]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.014      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[5]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.014      ;
; 0.345 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[11]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.016      ;
; 0.346 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.021      ;
; 0.348 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[0]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.018      ;
; 0.348 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.023      ;
; 0.349 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[4]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.020      ;
; 0.351 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[3]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.022      ;
; 0.351 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[15]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.020      ;
; 0.352 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[7]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.023      ;
; 0.355 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[13]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.026      ;
; 0.357 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[14]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.028      ;
; 0.360 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[12]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.030      ;
; 0.361 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.031      ;
; 0.362 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[3]                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.045      ;
; 0.362 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.032      ;
; 0.362 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.037      ;
; 0.363 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.032      ;
; 0.365 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[6]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.036      ;
; 0.368 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[8]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.039      ;
; 0.368 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[14]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.037      ;
; 0.370 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[9]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.039      ;
; 0.374 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[10]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.046      ;
; 0.374 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[27]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[27]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[11]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[11]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[6]                     ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[6]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[31]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[31]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[8]                     ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[8]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[10]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[10]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.377 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3] ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[29]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[29]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.669      ;
; 0.382 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2] ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.674      ;
; 0.386 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[2]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.057      ;
; 0.386 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.037      ;
; 0.387 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[1]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.057      ;
; 0.388 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[13]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.059      ;
; 0.389 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.072      ;
; 0.391 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                      ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|done_reg                                   ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|done_reg                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][1]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][1]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[5]                 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[5]                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][31]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][31]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][31]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][31]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][31]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][31]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][31]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][31]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][21]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][21]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][28]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][28]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][28]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][28]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][26]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][26]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][26]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][26]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][24]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][24]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][24]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][24]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][24]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][24]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][25]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][25]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][25]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][25]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][21]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][21]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][12]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][12]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][20]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][20]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][16]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][16]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][22]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][22]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][23]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][23]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][12]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][12]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][12]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][12]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][12]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][12]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][7]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][7]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][9]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][9]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][9]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][9]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.469      ; 0.986      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.466      ; 0.984      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.468      ; 0.987      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.468      ; 0.991      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.469      ; 0.992      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.464      ; 0.987      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.987      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.464      ; 0.988      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][359] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.983      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.990      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][479] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.984      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][441] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.984      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][417] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.984      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.984      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.991      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][340] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.985      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.992      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.464      ; 0.993      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.468      ; 0.997      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][477] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.986      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][431] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a423~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.986      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.993      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.464      ; 0.994      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.994      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.462      ; 0.993      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][497] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.452      ; 0.984      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.468      ; 1.000      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.451      ; 0.983      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][500] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.986      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][466] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.455      ; 0.988      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.451      ; 0.984      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.996      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.467      ; 1.000      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.996      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.465      ; 0.998      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.451      ; 0.984      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.468      ; 1.001      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][493] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a486~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.455      ; 0.989      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][446] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.990      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][435] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.990      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][339] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.987      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][325] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.987      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][284] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.452      ; 0.986      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][267] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.454      ; 0.988      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.470      ; 1.004      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][396] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.991      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.998      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.998      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.998      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.471      ; 1.006      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.464      ; 0.999      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.468      ; 1.003      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][354] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.992      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.999      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 0.999      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][434] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.993      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][400] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.993      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][377] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.993      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][501] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.452      ; 0.990      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][336] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.991      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][332] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.991      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.465      ; 1.003      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.451      ; 0.989      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.994      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][366] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.454      ; 0.993      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 1.002      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.451      ; 0.990      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.468      ; 1.007      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][392] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.460      ; 1.000      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][316] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.452      ; 0.992      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][279] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.452      ; 0.992      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][260] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.455      ; 0.995      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.457      ; 0.997      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.464      ; 1.004      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.464      ; 1.004      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.993      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][461] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.455      ; 0.996      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.997      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][317] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.452      ; 0.993      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][449] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 0.998      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][216] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 1.005      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.451      ; 0.993      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][341] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.996      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.458      ; 1.001      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.451      ; 0.994      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.463      ; 1.006      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][305] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.996      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.452      ; 0.995      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][451] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a450~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.458      ; 1.002      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][313] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.997      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][292] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.458      ; 1.002      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.451      ; 0.995      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.450      ; 0.994      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][404] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.453      ; 0.998      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][362] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.454      ; 1.000      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][364] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.454      ; 1.000      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][350] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a342~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.456      ; 1.002      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.462      ; 1.008      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][206] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.464      ; 1.010      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][456] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a450~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.452      ; 0.999      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[18]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.982      ;
; 0.372 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.987      ;
; 0.382 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.990      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.985      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[22]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.999      ;
; 0.387 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[19]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.002      ;
; 0.391 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[17]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.999      ;
; 0.392 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.993      ;
; 0.392 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.994      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                               ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.005      ;
; 0.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.999      ;
; 0.399 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.000      ;
; 0.399 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.674      ;
; 0.400 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.674      ;
; 0.401 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.004      ;
; 0.404 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.006      ;
; 0.404 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.012      ;
; 0.405 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.010      ;
; 0.406 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[28]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.014      ;
; 0.408 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[21]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.016      ;
; 0.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[27]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.012      ;
; 0.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.017      ;
; 0.410 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.015      ;
; 0.411 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.013      ;
; 0.411 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.014      ;
; 0.415 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.030      ;
; 0.415 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.020      ;
; 0.417 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.022      ;
; 0.418 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[5]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req                               ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_sdram                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.021      ;
; 0.418 ; clkgen:clkgen0|sdram_rst_shr[13]                                                                               ; clkgen:clkgen0|sdram_rst_shr[14]                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.692      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.400 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.684      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.689      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.689      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[384]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[383]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1336] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1335] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[278]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[282]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.414 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[416]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[415]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[994]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[993]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1000] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[999]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1252] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1251] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.414 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.414 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.414 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                                        ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[438]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[437]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[477]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[476]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1531] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1530] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+--------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[28]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[27]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[18]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[23]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[26]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[24]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[29]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[30]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[17]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[31]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.426 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[16]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 7.539      ;
; 12.431 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[22]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 7.556      ;
; 12.431 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 7.556      ;
; 12.431 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 7.556      ;
; 12.431 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[21]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 7.556      ;
; 12.431 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[20]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 7.556      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[3]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[9]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[5]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[6]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.433 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 7.538      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.598 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 7.557      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.603 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.229      ; 7.548      ;
; 12.699 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.270      ;
; 12.699 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.270      ;
; 12.699 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.270      ;
; 12.699 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.270      ;
; 12.699 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.270      ;
; 12.699 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.270      ;
; 12.724 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 7.199      ;
; 12.724 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 7.199      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[18]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[23]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[26]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[30]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[15]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.731 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 7.233      ;
; 12.732 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[31]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 7.219      ;
; 12.744 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 7.214      ;
; 12.744 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 7.214      ;
; 12.744 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 7.214      ;
; 12.769 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 7.188      ;
; 12.769 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 7.188      ;
; 12.769 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 7.188      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[16]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[2]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[4]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[3]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[5]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[6]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[7]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[8]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[9]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[10]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[11]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[12]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[13]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[14]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.821 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[15]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 7.145      ;
; 12.822 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|start_rx_fifo             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 7.123      ;
; 12.822 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|resend_try_cnt[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 7.125      ;
+--------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 2.032      ;
; 92.450 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.492      ;
; 92.450 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.492      ;
; 92.450 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.492      ;
; 92.450 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.492      ;
; 92.450 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.492      ;
; 92.450 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.492      ;
; 92.450 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.492      ;
; 92.450 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.492      ;
; 92.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.483      ;
; 92.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.483      ;
; 92.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.483      ;
; 92.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.483      ;
; 92.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.483      ;
; 92.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.483      ;
; 92.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.483      ;
; 92.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.483      ;
; 92.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.483      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.417      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.533 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.389      ;
; 92.589 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.353      ;
; 92.589 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.353      ;
; 92.589 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.353      ;
; 92.589 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.353      ;
; 92.589 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.353      ;
; 92.589 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.353      ;
; 92.589 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.353      ;
; 92.589 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.353      ;
; 92.594 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.344      ;
; 92.594 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.344      ;
; 92.594 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.344      ;
; 92.594 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.344      ;
; 92.594 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.344      ;
; 92.594 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.344      ;
; 92.594 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.344      ;
; 92.594 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.344      ;
; 92.594 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.344      ;
; 92.613 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.329      ;
; 92.613 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.329      ;
; 92.613 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.329      ;
; 92.613 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.329      ;
; 92.613 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.329      ;
; 92.613 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.329      ;
; 92.613 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.329      ;
; 92.613 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.329      ;
; 92.618 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.320      ;
; 92.618 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.320      ;
; 92.618 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.320      ;
; 92.618 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.320      ;
; 92.618 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.320      ;
; 92.618 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.320      ;
; 92.618 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.320      ;
; 92.618 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.320      ;
; 92.618 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.320      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.661 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.278      ;
; 92.668 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.276      ;
; 92.672 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.250      ;
; 92.672 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.250      ;
; 92.672 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.250      ;
; 92.672 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.250      ;
; 92.672 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.250      ;
; 92.672 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.250      ;
; 92.672 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.250      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.259      ;
; 0.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.259      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.489      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.468      ;
; 1.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.737      ;
; 1.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.737      ;
; 1.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.737      ;
; 1.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.737      ;
; 1.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.737      ;
; 1.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.737      ;
; 1.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.737      ;
; 1.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.737      ;
; 1.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.737      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 1.917      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 1.917      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 1.917      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 1.917      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 1.917      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 1.917      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.003      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.003      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.003      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.003      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.013      ;
; 1.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.014      ;
; 1.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.070      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.268      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.268      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.268      ;
; 1.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.268      ;
; 2.065 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.340      ;
; 2.065 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.340      ;
; 2.065 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.340      ;
; 2.065 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.340      ;
; 2.065 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.340      ;
; 2.065 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.340      ;
; 2.065 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.340      ;
; 2.065 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.340      ;
; 2.074 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.342      ;
; 2.074 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.342      ;
; 2.074 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.342      ;
; 2.074 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.342      ;
; 2.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.571      ;
; 2.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.571      ;
; 2.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.571      ;
; 2.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.571      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
; 2.318 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.588      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.731 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.999      ;
; 1.731 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.999      ;
; 1.963 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.228      ;
; 1.963 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.228      ;
; 2.203 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.469      ;
; 2.203 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.469      ;
; 2.303 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 2.605      ;
; 2.303 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 2.605      ;
; 2.303 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 2.605      ;
; 2.303 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 2.605      ;
; 2.420 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.683      ;
; 2.420 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.683      ;
; 2.800 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 3.105      ;
; 2.800 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 3.105      ;
; 2.800 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 3.105      ;
; 2.800 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 3.105      ;
; 3.395 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.011      ; 3.592      ;
; 3.395 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.011      ; 3.592      ;
; 3.612 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.008      ; 3.806      ;
; 3.612 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.008      ; 3.806      ;
; 4.222 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 4.458      ;
; 4.222 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 4.458      ;
; 4.222 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 4.458      ;
; 4.222 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 4.458      ;
; 5.581 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.632      ; 6.399      ;
; 5.581 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 6.387      ;
; 5.581 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 6.387      ;
; 5.581 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[27]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 6.387      ;
; 5.581 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[28]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 6.387      ;
; 5.581 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[23]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.618      ; 6.385      ;
; 5.581 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[25]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.618      ; 6.385      ;
; 5.581 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[19]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.618      ; 6.385      ;
; 5.581 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[26]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 6.387      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[12]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[14]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[13]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[9]                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[8]                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[15]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.590      ; 6.359      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[7]                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.362      ;
; 5.583 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[4]                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.362      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.585 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.609      ; 6.380      ;
; 5.603 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[27]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.610      ; 6.399      ;
; 5.603 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[26]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.610      ; 6.399      ;
; 5.603 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[31]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 6.393      ;
; 5.603 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[13]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 6.393      ;
; 5.603 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[14]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 6.393      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.599      ; 6.397      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.599      ; 6.397      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.599      ; 6.397      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.599      ; 6.397      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.599      ; 6.397      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.391      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[18]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.391      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[6]                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.391      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[8]                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.391      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[10]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.391      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[11]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.391      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[31]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.391      ;
; 5.612 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.593      ; 6.391      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 6.407      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 6.403      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 6.407      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[21]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 6.407      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.604      ; 6.403      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[19]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 6.407      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 6.407      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 6.407      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[17]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 6.407      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[18]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.608      ; 6.407      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.610      ; 6.409      ;
; 5.613 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.610      ; 6.409      ;
; 5.616 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 6.386      ;
; 5.616 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[20] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 6.386      ;
; 5.616 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[22] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 6.386      ;
; 5.616 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[23] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 6.386      ;
; 5.616 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[18] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 6.386      ;
; 5.616 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[27] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 6.386      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[17]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[22]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[14]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[7]                                ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[18]                               ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[16]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[17]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[18]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[19]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[20]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[21]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[22]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[23]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[24]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[25]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[26]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[27]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[28]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[29]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[30]                                 ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[31]                                 ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[11]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[12]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[15]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[16]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[18]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[5]                                ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[8]                                ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[9]                                ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[46]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[49]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[50]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[52]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[59]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5]       ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0] ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2] ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req                                  ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[11]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[12]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[15]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[18]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                               ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[5]                                ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[8]                                ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[9]                                ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[16]                                 ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[17]                                 ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[20]                                 ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[21]                                 ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[25]                                 ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[28]                                 ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[29]                                 ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0]       ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1]       ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[21]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[23]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2]       ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3]       ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[44]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[46]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[49]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]       ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[50]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[52]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[55]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[56]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[59]      ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5]       ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[7]       ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_req_sdram                            ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                          ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                          ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_write_bufram                        ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[0]                              ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[10]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[11]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[12]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[13]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[14]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[15]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[16]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[17]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[18]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[19]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[1]                              ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[20]                             ;
; 4.620 ; 4.840        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[21]                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ;
; 9.612 ; 9.832        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                                      ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[12]                              ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[12]                              ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[33]             ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[34]             ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                          ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[29]                                                          ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                          ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[29]                                                                ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[30]                                                                ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[24] ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[25] ;
; 9.613 ; 9.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[32] ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                       ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                       ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                       ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~130                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~131                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~134                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~138                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~142                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~145                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~150                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~153                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~162                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~166                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~170                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~174                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~181                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~182                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~185                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~186                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~194                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~195                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~198                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~202                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~206                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~209                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~214                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~217                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~226                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~230                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~234                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~238                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~245                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~246                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~249                                           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~250                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[0]                                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[14]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[33]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[35]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[37]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[38]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[54]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[62]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[6]                                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[33]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[35]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[36]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[37]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[38]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[54]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[61]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[104]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[105]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[107]                                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[18]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[19]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[21]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[22]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[29]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[41]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[43]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[5]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[72]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[73]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[75]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[8]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[9]                                                                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa03[6]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa12[0]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa12[2]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa12[7]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa13[0]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa13[2]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa13[5]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa13[6]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa13[7]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa22[1]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa23[1]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa33[5]                                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[14]                                                          ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[16]                                                          ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[21]                                                          ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[22]                                                          ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[23]                                                          ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[30]                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock         ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.647 ; 9.882        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_address_reg0 ;
; 9.647 ; 9.882        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_we_reg       ;
; 9.647 ; 9.882        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~porta_address_reg0   ;
; 9.647 ; 9.882        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~porta_we_reg         ;
; 9.648 ; 9.883        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_address_reg0 ;
; 9.648 ; 9.883        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_we_reg       ;
; 9.648 ; 9.883        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~porta_address_reg0 ;
; 9.648 ; 9.883        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~porta_we_reg       ;
; 9.648 ; 9.883        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_address_reg0 ;
; 9.648 ; 9.883        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_we_reg       ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~porta_address_reg0 ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~porta_we_reg       ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_address_reg0 ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_we_reg       ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_address_reg0 ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_we_reg       ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_address_reg0 ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_we_reg       ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_address_reg0 ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_we_reg       ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_datain_reg0  ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_address_reg0 ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_we_reg       ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_we_reg        ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~porta_address_reg0 ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~porta_we_reg       ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~porta_datain_reg0    ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_address_reg0 ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_we_reg       ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_address_reg0 ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_we_reg       ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_address_reg0 ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_we_reg       ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_datain_reg0  ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~porta_datain_reg0  ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~porta_address_reg0 ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~porta_we_reg       ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_datain_reg0  ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_address_reg0  ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_we_reg        ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~porta_address_reg0  ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~porta_we_reg        ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_address_reg0  ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_we_reg        ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~porta_datain_reg0  ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a162~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a162~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_datain_reg0  ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_datain_reg0  ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_datain_reg0  ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0  ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a270~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a270~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_datain_reg0  ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0   ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_address_reg0 ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_we_reg       ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~porta_datain_reg0  ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_address_reg0  ;
; 9.651 ; 9.886        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_we_reg        ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_datain_reg0  ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_we_reg       ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_address_reg0  ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_we_reg        ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0  ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_datain_reg0  ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~porta_datain_reg0  ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a342~porta_address_reg0 ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a342~porta_we_reg       ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_address_reg0 ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_we_reg       ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0   ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a468~porta_address_reg0 ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a468~porta_we_reg       ;
; 9.652 ; 9.887        ; 0.235          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_address_reg0  ;
+-------+--------------+----------------+-----------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~portb_address_reg0                                                         ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~portb_address_reg0                                                         ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~portb_address_reg0                                                          ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~portb_address_reg0                                                           ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a243~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a270~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a342~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~portb_address_reg0                                                          ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~portb_address_reg0                                                          ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a162~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~portb_address_reg0                                                          ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a450~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~portb_address_reg0                                                          ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a486~portb_address_reg0                                                         ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~portb_address_reg0                                                          ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~portb_address_reg0                                                          ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~portb_address_reg0                                                          ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~portb_address_reg0                                                         ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~portb_address_reg0                                                         ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~portb_address_reg0                                                         ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~portb_address_reg0                                                         ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~portb_address_reg0                                                         ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a378~portb_address_reg0                                                         ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a423~portb_address_reg0                                                         ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a513~portb_address_reg0                                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1271] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1272] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1273] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1274] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1275] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1276] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1277] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1278] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1455] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1456] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1457] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1458] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1459] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1460] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1461] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1462] ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373]  ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]  ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1257] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1258] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1259] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1260] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1261] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1279] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1280] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1281] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1282] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1283] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1284] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1285] ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1286] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.712 ; 3.826 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 5.417 ; 5.511 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 6.263 ; 6.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 5.615 ; 6.121 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 5.856 ; 6.379 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 5.924 ; 6.440 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 6.058 ; 6.613 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 6.263 ; 6.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 6.238 ; 6.808 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 5.870 ; 6.450 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 6.006 ; 6.556 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 5.257 ; 5.739 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 5.591 ; 6.148 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 5.715 ; 6.257 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 5.495 ; 6.038 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 5.139 ; 5.597 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 5.657 ; 6.123 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 5.204 ; 5.701 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 5.465 ; 5.968 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 5.668 ; 6.038 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 8.475 ; 9.033 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 7.224 ; 7.590 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 7.724 ; 8.188 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 6.716 ; 7.217 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 7.239 ; 7.612 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 7.522 ; 7.895 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 8.475 ; 9.033 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 7.534 ; 8.001 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 7.828 ; 8.365 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 5.643 ; 6.042 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 5.680 ; 6.212 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.083  ; 0.999  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.365  ; 0.272  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -4.249 ; -4.684 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -4.706 ; -5.188 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -4.952 ; -5.460 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -5.002 ; -5.493 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -5.130 ; -5.659 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -5.344 ; -5.893 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -5.318 ; -5.871 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -4.951 ; -5.504 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -5.080 ; -5.605 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -4.362 ; -4.821 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -4.697 ; -5.237 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -4.801 ; -5.318 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -4.591 ; -5.108 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -4.249 ; -4.684 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -4.761 ; -5.214 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -4.311 ; -4.784 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -4.577 ; -5.066 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -4.016 ; -4.357 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -5.764 ; -6.241 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -6.230 ; -6.565 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -6.703 ; -7.118 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -5.764 ; -6.241 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -6.232 ; -6.566 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -6.518 ; -6.862 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -7.433 ; -7.952 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -6.529 ; -6.964 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -6.810 ; -7.313 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -4.395 ; -4.815 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -4.758 ; -5.286 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 15.949 ; 16.561 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 9.136  ; 9.001  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 6.721  ; 6.614  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.943  ; 6.942  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 7.102  ; 6.996  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 7.231  ; 7.109  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 6.024  ; 5.892  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 5.280  ; 5.204  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.866  ; 6.739  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.993  ; 6.886  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 6.676  ; 6.694  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 8.419  ; 8.291  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 9.136  ; 9.001  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 8.399  ; 8.078  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 6.200  ; 6.173  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.443  ; 6.420  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.984  ; 5.968  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.443  ; 6.420  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 8.452  ; 8.443  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.563  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 9.484  ; 9.426  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 6.372  ; 6.315  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 7.615  ; 7.489  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.482  ; 6.453  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 9.321  ; 9.282  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 7.259  ; 7.284  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 7.008  ; 6.992  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 9.484  ; 9.426  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.985  ; 6.015  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 6.046  ; 5.968  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 8.332  ; 8.256  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 8.215  ; 8.140  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 6.492  ; 6.386  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.800  ; 5.738  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 6.913  ; 6.842  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 6.574  ; 6.467  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 6.056  ; 5.921  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 6.956  ; 6.853  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 6.651  ; 6.653  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 6.956  ; 6.853  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 9.126  ; 9.078  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 7.764  ; 7.714  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.463  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 5.337  ; 5.283  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 5.965  ; 5.909  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 6.484  ; 6.288  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 6.352  ; 5.951  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.977  ; 4.829  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.318  ; 4.229  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.326  ; 4.249  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.807  ; 4.679  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.484  ; 6.288  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 5.195  ; 5.096  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 5.729  ; 5.627  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 8.424  ; 8.270  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 10.001 ; 9.672  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.904 ; 14.522 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.615  ; 4.538  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 6.001  ; 5.894  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.214  ; 6.209  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.366  ; 6.260  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.490  ; 6.369  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 5.328  ; 5.198  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 4.615  ; 4.538  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.138  ; 6.011  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.259  ; 6.152  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 5.955  ; 5.968  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 7.628  ; 7.501  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 7.975  ; 7.892  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 7.693  ; 7.368  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.498  ; 5.468  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 5.292  ; 5.273  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.292  ; 5.273  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 5.732  ; 5.706  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 7.662  ; 7.649  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.096  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 5.114  ; 5.050  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.664  ; 5.605  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 6.857  ; 6.732  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.768  ; 5.736  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 8.493  ; 8.452  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.515  ; 6.534  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 6.274  ; 6.254  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 8.652  ; 8.591  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.291  ; 5.316  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.351  ; 5.272  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 7.545  ; 7.468  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 7.433  ; 7.356  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.779  ; 5.674  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.114  ; 5.050  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 6.183  ; 6.111  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.857  ; 5.750  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.360  ; 5.227  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.931  ; 5.929  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.931  ; 5.929  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 6.225  ; 6.122  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 8.310  ; 8.259  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 7.002  ; 6.950  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.004 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 4.672  ; 4.620  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 5.275  ; 5.221  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 3.692  ; 3.603  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 5.727  ; 5.325  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.324  ; 4.178  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 3.692  ; 3.603  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 3.699  ; 3.621  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.161  ; 4.035  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 5.771  ; 5.579  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.533  ; 4.434  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 5.046  ; 4.944  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 7.633  ; 7.481  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 8.344  ; 8.095  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 7.498 ; 7.345 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 7.644 ; 7.491 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 7.644 ; 7.491 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.936 ; 7.783 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.938 ; 7.785 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.938 ; 7.785 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.961 ; 7.808 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.961 ; 7.808 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.936 ; 7.783 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 7.498 ; 7.345 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 7.622 ; 7.469 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 7.627 ; 7.474 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 7.627 ; 7.474 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 7.498 ; 7.345 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 7.549 ; 7.396 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 7.549 ; 7.396 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 7.635 ; 7.482 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.506 ; 5.409 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.472 ; 4.319 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 6.553 ; 6.077 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 5.061 ; 4.908 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.472 ; 4.319 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.747 ; 4.594 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.889 ; 4.736 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.362 ; 6.209 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.711 ; 6.558 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.411 ; 6.258 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.684 ; 6.531 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.824 ; 6.671 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.824 ; 6.671 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.104 ; 6.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.106 ; 6.953 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.106 ; 6.953 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.128 ; 6.975 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.128 ; 6.975 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.104 ; 6.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.684 ; 6.531 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.803 ; 6.650 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.807 ; 6.654 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.807 ; 6.654 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.684 ; 6.531 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.732 ; 6.579 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.732 ; 6.579 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.815 ; 6.662 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.774 ; 4.677 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.779 ; 3.626 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 5.860 ; 5.384 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.344 ; 4.191 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.779 ; 3.626 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.043 ; 3.890 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.179 ; 4.026 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.593 ; 5.440 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 5.928 ; 5.775 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 5.640 ; 5.487 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 7.407     ; 7.560     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 7.587     ; 7.740     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 7.587     ; 7.740     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.890     ; 8.043     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.892     ; 8.045     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.892     ; 8.045     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.913     ; 8.066     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.913     ; 8.066     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.890     ; 8.043     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 7.407     ; 7.560     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 7.564     ; 7.717     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 7.569     ; 7.722     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 7.569     ; 7.722     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 7.407     ; 7.560     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 7.462     ; 7.615     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 7.462     ; 7.615     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 7.582     ; 7.735     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.413     ; 5.510     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.352     ; 4.505     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 6.099     ; 6.575     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.950     ; 5.103     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.352     ; 4.505     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.599     ; 4.752     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.728     ; 4.881     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.136     ; 6.289     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.725     ; 6.878     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.200     ; 6.353     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.590     ; 6.743     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.763     ; 6.916     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.763     ; 6.916     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.054     ; 7.207     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.056     ; 7.209     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.056     ; 7.209     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.076     ; 7.229     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.076     ; 7.229     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.054     ; 7.207     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.590     ; 6.743     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.741     ; 6.894     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.746     ; 6.899     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.746     ; 6.899     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.590     ; 6.743     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.643     ; 6.796     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.643     ; 6.796     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.758     ; 6.911     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.681     ; 4.778     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.658     ; 3.811     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 5.405     ; 5.881     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.231     ; 4.384     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.658     ; 3.811     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.894     ; 4.047     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.018     ; 4.171     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.370     ; 5.523     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 5.935     ; 6.088     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 5.431     ; 5.584     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 51.55 MHz  ; 51.55 MHz       ; altera_reserved_tck                                      ;      ;
; 58.52 MHz  ; 58.52 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 101.68 MHz ; 101.68 MHz      ; sys_clk_pad_i                                            ;      ;
; 107.69 MHz ; 107.69 MHz      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.714  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.912  ; 0.000         ;
; sys_clk_pad_i                                            ; 6.519  ; 0.000         ;
; altera_reserved_tck                                      ; 40.301 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.245 ; 0.000         ;
; sys_clk_pad_i                                            ; 0.301 ; 0.000         ;
; altera_reserved_tck                                      ; 0.345 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.345 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.138 ; 0.000         ;
; altera_reserved_tck                                      ; 48.077 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.888 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.565 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.610  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.605  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.639  ; 0.000         ;
; altera_reserved_tck                                      ; 49.716 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.714 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.204      ;
; 0.815 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.103      ;
; 0.955 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.963      ;
; 0.955 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.963      ;
; 0.955 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.963      ;
; 0.955 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.963      ;
; 0.955 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.963      ;
; 0.955 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.963      ;
; 0.972 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.946      ;
; 1.056 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.862      ;
; 1.056 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.862      ;
; 1.056 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.862      ;
; 1.056 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.862      ;
; 1.056 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.862      ;
; 1.056 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.862      ;
; 1.063 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.855      ;
; 1.109 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.815      ;
; 1.109 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.815      ;
; 1.109 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.815      ;
; 1.109 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.815      ;
; 1.164 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.754      ;
; 1.194 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.730      ;
; 1.194 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.730      ;
; 1.210 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.714      ;
; 1.210 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.714      ;
; 1.210 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.714      ;
; 1.210 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.714      ;
; 1.213 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.705      ;
; 1.213 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.705      ;
; 1.213 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.705      ;
; 1.213 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.705      ;
; 1.213 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.705      ;
; 1.213 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.705      ;
; 1.295 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.629      ;
; 1.295 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.629      ;
; 1.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.609      ;
; 1.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.609      ;
; 1.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.609      ;
; 1.321 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.597      ;
; 1.353 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.558      ;
; 1.353 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.558      ;
; 1.353 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.558      ;
; 1.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.557      ;
; 1.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.557      ;
; 1.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.557      ;
; 1.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.557      ;
; 1.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.518      ;
; 1.400 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.519      ;
; 1.402 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.508      ;
; 1.402 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.508      ;
; 1.402 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.508      ;
; 1.452 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.472      ;
; 1.452 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 8.472      ;
; 1.454 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.457      ;
; 1.454 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.457      ;
; 1.454 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.457      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.458 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.452      ;
; 1.496 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.417      ;
; 1.539 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.364      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.351      ;
; 1.562 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[0]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.349      ;
; 1.562 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[1]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.349      ;
; 1.611 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.300      ;
; 1.611 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.300      ;
; 1.611 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.300      ;
; 1.640 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.263      ;
; 1.641 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.278      ;
; 1.641 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.278      ;
; 1.641 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.278      ;
; 1.641 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.278      ;
; 1.641 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.278      ;
; 1.641 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 8.278      ;
; 1.646 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 8.257      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.912 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.348     ; 16.739     ;
; 2.912 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.348     ; 16.739     ;
; 2.912 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.348     ; 16.739     ;
; 2.912 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.348     ; 16.739     ;
; 2.957 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.001     ; 17.041     ;
; 3.062 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 16.614     ;
; 3.062 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 16.614     ;
; 3.129 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.041      ; 16.911     ;
; 3.129 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.041      ; 16.911     ;
; 3.199 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 16.837     ;
; 3.199 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 16.837     ;
; 3.199 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 16.837     ;
; 3.199 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 16.837     ;
; 3.199 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.037      ; 16.837     ;
; 3.288 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.358     ; 16.353     ;
; 3.288 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.358     ; 16.353     ;
; 3.288 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.358     ; 16.353     ;
; 3.288 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.358     ; 16.353     ;
; 3.308 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.010      ; 16.701     ;
; 3.333 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 16.655     ;
; 3.413 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.340     ; 16.246     ;
; 3.413 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.340     ; 16.246     ;
; 3.413 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.340     ; 16.246     ;
; 3.413 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.340     ; 16.246     ;
; 3.432 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[27]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 16.614     ;
; 3.432 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[26]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 16.614     ;
; 3.438 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.356     ; 16.205     ;
; 3.438 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.333     ; 16.228     ;
; 3.438 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.333     ; 16.228     ;
; 3.458 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.007      ; 16.548     ;
; 3.461 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.022      ; 16.560     ;
; 3.461 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.022      ; 16.560     ;
; 3.461 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.022      ; 16.560     ;
; 3.467 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|load                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.322     ; 16.210     ;
; 3.473 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.379     ; 16.147     ;
; 3.505 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.031      ; 16.525     ;
; 3.505 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.031      ; 16.525     ;
; 3.549 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.417     ;
; 3.549 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.417     ;
; 3.549 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.417     ;
; 3.549 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.417     ;
; 3.563 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.315     ; 16.121     ;
; 3.563 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.315     ; 16.121     ;
; 3.572 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_fsm_state_cur.01                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.312     ; 16.115     ;
; 3.575 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.027      ; 16.451     ;
; 3.575 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.027      ; 16.451     ;
; 3.575 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.027      ; 16.451     ;
; 3.575 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.027      ; 16.451     ;
; 3.575 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.027      ; 16.451     ;
; 3.594 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.314      ; 16.719     ;
; 3.630 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.049      ; 16.418     ;
; 3.630 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.049      ; 16.418     ;
; 3.639 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[22]                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.345     ; 16.015     ;
; 3.654 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state.00                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.327     ; 16.018     ;
; 3.655 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state.10                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.327     ; 16.017     ;
; 3.656 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state.01                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.327     ; 16.016     ;
; 3.657 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.365     ; 15.977     ;
; 3.660 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 15.865     ;
; 3.660 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 15.865     ;
; 3.660 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 15.865     ;
; 3.660 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 15.865     ;
; 3.664 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_stb_o                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.315     ; 16.020     ;
; 3.668 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_fsm_state_cur.00                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.312     ; 16.019     ;
; 3.684 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.000      ; 16.315     ;
; 3.685 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.048      ; 16.362     ;
; 3.685 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.048      ; 16.362     ;
; 3.685 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[21]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.048      ; 16.362     ;
; 3.685 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[19]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.048      ; 16.362     ;
; 3.685 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.048      ; 16.362     ;
; 3.685 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.048      ; 16.362     ;
; 3.685 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[17]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.048      ; 16.362     ;
; 3.685 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[18]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.048      ; 16.362     ;
; 3.699 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[12]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.315     ; 15.985     ;
; 3.699 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[13]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.315     ; 15.985     ;
; 3.699 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[14]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.315     ; 15.985     ;
; 3.699 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[31]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.315     ; 15.985     ;
; 3.699 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.008     ; 16.292     ;
; 3.699 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.008     ; 16.292     ;
; 3.700 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.045      ; 16.344     ;
; 3.700 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.045      ; 16.344     ;
; 3.700 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.045      ; 16.344     ;
; 3.700 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.045      ; 16.344     ;
; 3.700 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.045      ; 16.344     ;
; 3.701 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 15.824     ;
; 3.701 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 15.824     ;
; 3.701 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 15.824     ;
; 3.701 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 15.824     ;
; 3.705 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 16.167     ;
; 3.709 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.350     ; 15.940     ;
; 3.709 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.350     ; 15.940     ;
; 3.709 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.350     ; 15.940     ;
; 3.709 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.350     ; 15.940     ;
; 3.717 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cache_inhibit                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.325     ; 15.957     ;
; 3.741 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[31]                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.345     ; 15.913     ;
; 3.746 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                     ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 16.126     ;
; 3.747 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|ex_lsu_op[3]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.373     ; 15.879     ;
; 3.747 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|ex_lsu_op[1]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.373     ; 15.879     ;
; 3.748 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.373     ; 15.878     ;
; 3.766 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.356      ; 16.589     ;
; 3.766 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.356      ; 16.589     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                  ; Launch Clock                                             ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+--------------+------------+------------+
; 6.519  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[513]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_pad_i ; 10.000       ; 2.449      ; 5.849      ;
; 6.608  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[513]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_pad_i ; 10.000       ; 2.455      ; 5.766      ;
; 10.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.103     ; 9.731      ;
; 10.574 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.168      ; 11.513     ;
; 10.680 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.155      ; 11.394     ;
; 10.710 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.475      ; 11.684     ;
; 10.816 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.462      ; 11.565     ;
; 10.821 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 11.132     ;
; 10.862 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 11.091     ;
; 10.927 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 11.013     ;
; 10.936 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 11.017     ;
; 10.968 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.972     ;
; 10.977 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.976     ;
; 11.042 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.898     ;
; 11.083 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.857     ;
; 11.098 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[9]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.855     ;
; 11.131 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.460      ; 11.248     ;
; 11.167 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.460      ; 11.212     ;
; 11.174 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[8]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.779     ;
; 11.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.084     ; 8.722      ;
; 11.204 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[9]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.736     ;
; 11.224 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.729     ;
; 11.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.087     ; 8.680      ;
; 11.237 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.447      ; 11.129     ;
; 11.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.087     ; 8.668      ;
; 11.273 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.447      ; 11.093     ;
; 11.280 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[8]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.660     ;
; 11.303 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.650     ;
; 11.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.084     ; 8.610      ;
; 11.307 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[317]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.184      ; 10.796     ;
; 11.330 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.610     ;
; 11.376 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[13]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.577     ;
; 11.409 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.531     ;
; 11.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.070     ; 8.481      ;
; 11.448 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[12]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.505     ;
; 11.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.084     ; 8.439      ;
; 11.482 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[13]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.458     ;
; 11.493 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[15]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.460     ;
; 11.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.088     ; 8.401      ;
; 11.525 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[317]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.188      ; 10.582     ;
; 11.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.086     ; 8.379      ;
; 11.538 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.053     ; 8.408      ;
; 11.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.084     ; 8.369      ;
; 11.547 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.193      ; 10.565     ;
; 11.554 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[12]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.386     ;
; 11.564 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[14]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.389     ;
; 11.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.092     ; 8.330      ;
; 11.599 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[15]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.341     ;
; 11.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.092     ; 8.301      ;
; 11.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.053     ; 8.317      ;
; 11.639 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[291]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.202      ; 10.482     ;
; 11.639 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[291]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.202      ; 10.482     ;
; 11.653 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.180      ; 10.446     ;
; 11.670 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[14]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.270     ;
; 11.693 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.034      ; 10.260     ;
; 11.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.086     ; 8.172      ;
; 11.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.093     ; 8.149      ;
; 11.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.053     ; 8.172      ;
; 11.799 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.021      ; 10.141     ;
; 11.838 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[297]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.187      ; 10.268     ;
; 11.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.084     ; 8.047      ;
; 11.872 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[299]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.188      ; 10.235     ;
; 11.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.092     ; 8.029      ;
; 11.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.092     ; 8.014      ;
; 11.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.077     ; 8.025      ;
; 11.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.090     ; 8.005      ;
; 11.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.093     ; 7.994      ;
; 11.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.053     ; 8.030      ;
; 11.945 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[297]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.187      ; 10.161     ;
; 11.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.089     ; 7.962      ;
; 11.977 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[316]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.141      ; 10.083     ;
; 11.980 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[355]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.479      ; 10.418     ;
; 11.986 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[299]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.187      ; 10.120     ;
; 11.986 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[316]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.126      ; 10.059     ;
; 11.996 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[311]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.157      ; 10.080     ;
; 11.996 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[355]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.038      ; 9.961      ;
; 12.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.092     ; 7.905      ;
; 12.011 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[311]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.153      ; 10.061     ;
; 12.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.058     ; 7.903      ;
; 12.043 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[314]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.154      ; 10.030     ;
; 12.044 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|ex_lsu_op[0]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[305]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.479      ; 10.354     ;
; 12.055 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.456      ; 10.320     ;
; 12.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.085     ; 7.854      ;
; 12.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.077     ; 7.859      ;
; 12.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.077     ; 7.854      ;
; 12.069 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[314]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.146      ; 9.996      ;
; 12.069 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[355]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.038      ; 9.888      ;
; 12.080 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[0]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[305]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.474      ; 10.313     ;
; 12.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.044     ; 7.874      ;
; 12.085 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[390]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.460      ; 10.294     ;
; 12.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.053     ; 7.853      ;
; 12.096 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[415]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.456      ; 10.279     ;
; 12.098 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[320]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.176      ; 9.997      ;
; 12.098 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[415]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.456      ; 10.277     ;
; 12.101 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[302]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.168      ; 9.986      ;
; 12.101 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[390]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.019      ; 9.837      ;
; 12.104 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[2]                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.457      ; 10.272     ;
; 12.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.093     ; 7.798      ;
; 12.111 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[355]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.038      ; 9.846      ;
; 12.112 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[415]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 2.015      ; 9.822      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.301 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 9.637      ;
; 40.323 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 9.616      ;
; 40.520 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 9.418      ;
; 40.567 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 9.371      ;
; 40.718 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 9.225      ;
; 40.722 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 9.216      ;
; 40.784 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 9.154      ;
; 40.798 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 9.141      ;
; 40.894 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 9.045      ;
; 40.921 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 9.017      ;
; 41.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 8.809      ;
; 41.205 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.725      ;
; 41.206 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 8.738      ;
; 41.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 8.701      ;
; 41.220 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 8.723      ;
; 41.225 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 8.723      ;
; 41.262 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.677      ;
; 41.275 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 8.668      ;
; 41.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 8.617      ;
; 41.370 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 8.564      ;
; 41.489 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.450      ;
; 41.510 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 8.433      ;
; 41.527 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 8.411      ;
; 41.611 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 8.332      ;
; 41.633 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 8.300      ;
; 41.643 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 8.290      ;
; 41.673 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.266      ;
; 41.683 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 8.260      ;
; 41.708 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 8.230      ;
; 41.742 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.041     ; 8.216      ;
; 41.755 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 8.188      ;
; 41.789 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 8.154      ;
; 41.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 8.152      ;
; 41.823 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 8.115      ;
; 41.828 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 8.110      ;
; 41.843 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.096      ;
; 41.856 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 8.078      ;
; 41.870 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 8.073      ;
; 41.895 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 8.044      ;
; 41.896 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 8.042      ;
; 41.932 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 8.006      ;
; 41.994 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 7.942      ;
; 41.994 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.936      ;
; 41.996 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 7.940      ;
; 42.000 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.939      ;
; 42.025 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.905      ;
; 42.032 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.048     ; 7.919      ;
; 42.036 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.048     ; 7.915      ;
; 42.043 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.896      ;
; 42.047 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.886      ;
; 42.063 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.870      ;
; 42.071 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 7.872      ;
; 42.111 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.828      ;
; 42.127 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 7.809      ;
; 42.135 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.048     ; 7.816      ;
; 42.152 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 7.791      ;
; 42.159 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 7.779      ;
; 42.178 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.756      ;
; 42.210 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.723      ;
; 42.213 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.726      ;
; 42.219 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.713      ;
; 42.268 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.664      ;
; 42.279 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 7.664      ;
; 42.284 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 7.652      ;
; 42.301 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.048     ; 7.650      ;
; 42.323 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.616      ;
; 42.343 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.590      ;
; 42.354 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.580      ;
; 42.389 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 7.547      ;
; 42.397 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.542      ;
; 42.402 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.537      ;
; 42.473 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.461      ;
; 42.477 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.462      ;
; 42.479 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.454      ;
; 42.507 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.427      ;
; 42.514 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.420      ;
; 42.520 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.410      ;
; 42.524 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.408      ;
; 42.541 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.392      ;
; 42.547 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.048     ; 7.404      ;
; 42.549 ; adv_dbg_if:dbg_if0|input_shift_reg[23]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.383      ;
; 42.599 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.335      ;
; 42.606 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 7.333      ;
; 42.632 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.301      ;
; 42.672 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.261      ;
; 42.674 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.260      ;
; 42.685 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.248      ;
; 42.686 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.248      ;
; 42.696 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.234      ;
; 42.715 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.219      ;
; 42.723 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 7.213      ;
; 42.786 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 7.148      ;
; 42.812 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.048     ; 7.139      ;
; 42.822 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.110      ;
; 42.829 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.104      ;
; 42.873 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[1]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 7.060      ;
; 42.874 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.058      ;
; 42.887 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 7.043      ;
; 42.896 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.036      ;
; 42.935 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 6.998      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.245 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 0.634      ;
; 0.245 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 0.634      ;
; 0.246 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 0.635      ;
; 0.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.657      ;
; 0.286 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.875      ;
; 0.286 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.875      ;
; 0.288 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.877      ;
; 0.288 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.877      ;
; 0.290 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.879      ;
; 0.290 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.879      ;
; 0.299 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.888      ;
; 0.299 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.888      ;
; 0.316 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.905      ;
; 0.316 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.905      ;
; 0.317 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.906      ;
; 0.317 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.906      ;
; 0.321 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[4]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.923      ;
; 0.324 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[4]                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.414      ; 0.939      ;
; 0.324 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[7]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.926      ;
; 0.328 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[27]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[27]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.597      ;
; 0.329 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[8]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.931      ;
; 0.329 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[11]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[11]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[6]                     ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[6]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[31]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[31]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[8]                     ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[8]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[10]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[10]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.331 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3] ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.331 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.331 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.331 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[29]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[29]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.332 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.934      ;
; 0.333 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[10]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.935      ;
; 0.333 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.935      ;
; 0.335 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[10]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.937      ;
; 0.336 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[9]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.938      ;
; 0.337 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[6]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.939      ;
; 0.340 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.949      ;
; 0.342 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2] ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.608      ;
; 0.342 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.951      ;
; 0.343 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][28]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][28]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][25]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][25]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][25]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][25]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][12]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][12]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][9]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][9]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][1]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][1]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][4]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][4]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][4]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][4]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|first_req              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|first_req                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[5]                 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[5]                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                      ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|done_reg                                   ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|done_reg                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][21]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][21]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][24]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][24]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][24]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][24]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][24]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][24]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][25]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][25]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][20]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][20]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][20]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][20]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][20]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][20]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][20]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][20]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][16]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][16]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][16]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][16]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][16]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][16]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][16]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][16]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][22]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][22]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][22]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][22]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][12]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][12]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][12]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][12]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][12]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][12]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][7]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][7]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][14]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][14]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][14]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][14]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][14]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][14]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][14]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][14]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][10]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][10]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][10]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][10]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][10]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][10]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][10]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][10]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][15]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][15]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][15]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][15]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][2]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][2]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][3]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][3]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][3]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][3]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][3]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][3]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][3]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][3]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][6]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][6]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][6]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][6]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][6]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][6]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][6]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][6]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][5]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][5]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][5]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][5]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.420      ; 0.922      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.421      ; 0.924      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.421      ; 0.925      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.421      ; 0.926      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.422      ; 0.928      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.415      ; 0.922      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.416      ; 0.925      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.417      ; 0.926      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.419      ; 0.929      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.419      ; 0.929      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][359] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.409      ; 0.920      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.925      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.415      ; 0.926      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.415      ; 0.926      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][267] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.407      ; 0.919      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.926      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.417      ; 0.929      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.417      ; 0.929      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.926      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.415      ; 0.927      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][497] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.918      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][479] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.921      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.423      ; 0.936      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.421      ; 0.934      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.416      ; 0.929      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.927      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.419      ; 0.932      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][354] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.409      ; 0.923      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.928      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.928      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][477] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.923      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][441] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.923      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][340] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.923      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][417] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.923      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.923      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.418      ; 0.933      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][431] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a423~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.924      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][339] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.921      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.415      ; 0.931      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.419      ; 0.935      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][466] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.925      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.416      ; 0.933      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.416      ; 0.933      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.422      ; 0.939      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.417      ; 0.934      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.931      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][501] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.923      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][435] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.926      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][279] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.404      ; 0.922      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.932      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.416      ; 0.934      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.926      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][500] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.406      ; 0.925      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][493] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a486~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.927      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][446] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.927      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][366] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.406      ; 0.925      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][325] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.924      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][284] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.924      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.418      ; 0.937      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][336] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.925      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][396] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.928      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][400] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.928      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.407      ; 0.927      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][317] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.404      ; 0.924      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][260] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.928      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.402      ; 0.922      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.934      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.409      ; 0.929      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.403      ; 0.923      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.415      ; 0.935      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][206] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.415      ; 0.935      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.403      ; 0.923      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][434] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.929      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.402      ; 0.923      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][364] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.406      ; 0.928      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][216] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.414      ; 0.936      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][377] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.931      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][503] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.929      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][461] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.932      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][392] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.409      ; 0.933      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][332] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.929      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][292] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.410      ; 0.934      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.402      ; 0.926      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.403      ; 0.927      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.929      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][499] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.930      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][465] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.930      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][456] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a450~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.930      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][449] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.933      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][341] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.930      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][350] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a342~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.933      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][316] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.404      ; 0.929      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.402      ; 0.927      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][404] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.931      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][362] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.406      ; 0.932      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][313] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.405      ; 0.931      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.408      ; 0.934      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.422      ; 0.948      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.403      ; 0.929      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.403      ; 0.930      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.359 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.608      ;
; 0.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.619      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.623      ;
; 0.373 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.624      ;
; 0.373 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.624      ;
; 0.373 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                                        ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.624      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.374 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.374 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.374 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.374 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.375 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.626      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[384]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[383]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.633      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[438]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[437]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1336] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1335] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[278]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[282]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[336]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[335]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[340]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[339]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[342]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[341]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[509]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[508]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1000] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[999]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[477]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[476]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[501]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[500]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1531] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1530] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                               ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.608      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.608      ;
; 0.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[18]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 0.921      ;
; 0.376 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 0.926      ;
; 0.383 ; clkgen:clkgen0|sdram_rst_shr[13]                                                                               ; clkgen:clkgen0|sdram_rst_shr[14]                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.919      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[5]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req                               ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_sdram                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; clkgen:clkgen0|sdram_rst_shr[7]                                                                                ; clkgen:clkgen0|sdram_rst_shr[8]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                ; clkgen:clkgen0|sdram_rst_shr[6]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; clkgen:clkgen0|sdram_rst_shr[0]                                                                                ; clkgen:clkgen0|sdram_rst_shr[1]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.634      ;
; 0.385 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[8]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; clkgen:clkgen0|sdram_rst_shr[14]                                                                               ; clkgen:clkgen0|sdram_rst_shr[15]                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; clkgen:clkgen0|sdram_rst_shr[2]                                                                                ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; clkgen:clkgen0|sdram_rst_shr[1]                                                                                ; clkgen:clkgen0|sdram_rst_shr[2]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.636      ;
; 0.386 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.928      ;
; 0.386 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.637      ;
; 0.387 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[19]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 0.937      ;
; 0.387 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[22]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 0.937      ;
; 0.387 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[17]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.929      ;
; 0.387 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.638      ;
; 0.388 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.639      ;
; 0.389 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.639      ;
; 0.390 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.640      ;
; 0.392 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.927      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.928      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.935      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.932      ;
; 0.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.935      ;
; 0.399 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.934      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+--------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[28]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[27]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[18]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[23]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[26]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[24]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[29]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[30]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[17]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[31]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.138 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[16]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 6.837      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[3]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[9]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[5]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[6]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.020     ; 6.836      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[22]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 6.851      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 6.851      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 6.851      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[21]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 6.851      ;
; 13.143 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[20]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 6.851      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.195      ; 6.834      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.293 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.202      ; 6.840      ;
; 13.401 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.576      ;
; 13.401 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.576      ;
; 13.401 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.576      ;
; 13.401 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.576      ;
; 13.401 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.576      ;
; 13.401 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.576      ;
; 13.423 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 6.509      ;
; 13.423 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 6.509      ;
; 13.431 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[31]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 6.529      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[18]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[23]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[26]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[30]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[15]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.432 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 6.542      ;
; 13.440 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 6.524      ;
; 13.440 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 6.524      ;
; 13.440 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 6.524      ;
; 13.460 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 6.503      ;
; 13.460 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 6.503      ;
; 13.460 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 6.503      ;
; 13.502 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[4]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 6.456      ;
; 13.502 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|new_bw                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 6.456      ;
; 13.502 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|last_a_cmp                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 6.456      ;
; 13.502 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[3]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 6.456      ;
; 13.502 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[0]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 6.456      ;
; 13.502 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[1]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 6.456      ;
; 13.502 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[2]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 6.456      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|resend_try_cnt[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.453      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|resend_try_cnt[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.453      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|resend_try_cnt[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.453      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|d_write                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.453      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[16]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.474      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[2]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.474      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[4]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.474      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[3]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.474      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[5]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.474      ;
; 13.503 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[6]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 6.474      ;
+--------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 1.838      ;
; 93.099 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.854      ;
; 93.099 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.854      ;
; 93.099 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.854      ;
; 93.099 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.854      ;
; 93.099 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.854      ;
; 93.099 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.854      ;
; 93.099 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.854      ;
; 93.099 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.854      ;
; 93.107 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.842      ;
; 93.107 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.842      ;
; 93.107 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.842      ;
; 93.107 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.842      ;
; 93.107 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.842      ;
; 93.107 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.842      ;
; 93.107 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.842      ;
; 93.107 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.842      ;
; 93.107 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.842      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.165 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.178 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.757      ;
; 93.219 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.734      ;
; 93.219 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.734      ;
; 93.219 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.734      ;
; 93.219 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.734      ;
; 93.219 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.734      ;
; 93.219 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.734      ;
; 93.219 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.734      ;
; 93.219 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.734      ;
; 93.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.246 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.707      ;
; 93.246 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.707      ;
; 93.246 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.707      ;
; 93.246 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.707      ;
; 93.246 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.707      ;
; 93.246 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.707      ;
; 93.246 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.707      ;
; 93.246 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.707      ;
; 93.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.695      ;
; 93.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.695      ;
; 93.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.695      ;
; 93.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.695      ;
; 93.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.695      ;
; 93.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.695      ;
; 93.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.695      ;
; 93.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.695      ;
; 93.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.695      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.285 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.665      ;
; 93.294 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.661      ;
; 93.298 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.637      ;
; 93.298 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.637      ;
; 93.298 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.637      ;
; 93.298 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.637      ;
; 93.298 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.637      ;
; 93.298 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.637      ;
; 93.298 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.637      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 0.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.359      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.352      ;
; 1.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.591      ;
; 1.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.591      ;
; 1.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.591      ;
; 1.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.591      ;
; 1.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.591      ;
; 1.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.591      ;
; 1.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.591      ;
; 1.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.591      ;
; 1.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.591      ;
; 1.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.759      ;
; 1.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.759      ;
; 1.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.759      ;
; 1.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.759      ;
; 1.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.759      ;
; 1.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.759      ;
; 1.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.838      ;
; 1.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.838      ;
; 1.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.838      ;
; 1.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.838      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 1.849      ;
; 1.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.849      ;
; 1.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.876      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.083      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.083      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.083      ;
; 1.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.083      ;
; 1.895 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.148      ;
; 1.895 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.148      ;
; 1.895 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.148      ;
; 1.895 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.148      ;
; 1.895 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.148      ;
; 1.895 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.148      ;
; 1.895 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.148      ;
; 1.895 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.148      ;
; 1.906 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.152      ;
; 1.906 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.152      ;
; 1.906 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.152      ;
; 1.906 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.152      ;
; 2.086 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.336      ;
; 2.086 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.336      ;
; 2.086 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.336      ;
; 2.086 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.336      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
; 2.125 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.372      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.565 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.807      ;
; 1.565 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.807      ;
; 1.757 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.996      ;
; 1.757 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.996      ;
; 2.007 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.247      ;
; 2.007 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.247      ;
; 2.092 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 2.369      ;
; 2.092 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 2.369      ;
; 2.092 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 2.369      ;
; 2.092 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 2.369      ;
; 2.199 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.436      ;
; 2.199 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.436      ;
; 2.546 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.825      ;
; 2.546 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.825      ;
; 2.546 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.825      ;
; 2.546 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.825      ;
; 3.046 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.005      ; 3.222      ;
; 3.046 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.005      ; 3.222      ;
; 3.238 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 3.411      ;
; 3.238 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 3.411      ;
; 3.791 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.006      ;
; 3.791 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.006      ;
; 3.791 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.006      ;
; 3.791 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 4.006      ;
; 5.069 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[28]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 5.294      ;
; 5.069 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[24]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 5.294      ;
; 5.069 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[15]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 5.294      ;
; 5.069 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[14]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 5.294      ;
; 5.069 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[11]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 5.294      ;
; 5.069 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[10]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 5.294      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_we_o                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 5.285      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|wb_free                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 5.285      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|rd                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 5.285      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[29]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 5.262      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[23]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 5.262      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[22]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 5.262      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[20]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 5.262      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[19]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 5.262      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[18]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 5.262      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[17]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 5.262      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[16]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 5.298      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[13]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 5.298      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[12]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 5.298      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[9]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 5.288      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[8]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 5.304      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[7]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 5.304      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[6]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 5.304      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[5]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 5.304      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[4]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 5.288      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[3]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 5.288      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[1]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 5.262      ;
; 5.070 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[0]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 5.298      ;
; 5.071 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[31]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 5.292      ;
; 5.071 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[30]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 5.292      ;
; 5.071 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[27]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 5.292      ;
; 5.071 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[26]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 5.292      ;
; 5.071 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[25]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 5.292      ;
; 5.071 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[21]                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 5.292      ;
; 5.071 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[2]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 5.292      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.073 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.806      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[17]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[18]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[19]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[20]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[21]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[22]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[23]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[24]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[25]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[26]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[27]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[28]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[29]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[30]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[31]                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.326      ;
; 5.076 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 5.812      ;
; 5.076 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 5.812      ;
; 5.076 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[27]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 5.812      ;
; 5.076 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[28]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 5.812      ;
; 5.076 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[26]                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.565      ; 5.812      ;
; 5.077 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rec_done                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 5.304      ;
; 5.077 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.GET_TX_BD                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 5.304      ;
; 5.077 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rec_failed                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 5.304      ;
; 5.077 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|start_tx_fifo                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 5.307      ;
; 5.077 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|bd_cnt[1]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 5.307      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 4.610 ; 4.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[15]                          ;
; 4.610 ; 4.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[16]                          ;
; 4.610 ; 4.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[24]                          ;
; 4.610 ; 4.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[25]                          ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[17] ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[23] ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[25] ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[26] ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[40] ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[41] ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[42] ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[9]  ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[15]                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[18]                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[5]                           ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[16]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[17]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[18]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[19]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[20]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[21]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[22]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[23]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[24]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[25]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[26]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[27]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[28]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[29]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[30]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[31]                      ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[52] ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[59] ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[15]                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[18]                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[5]                           ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[59] ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[18]                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                    ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[17]                          ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[20]                          ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[2]                           ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[3]                           ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[6]                           ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[7]                           ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                         ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[0]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[10]                      ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]                      ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[12]                      ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                      ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[14]                      ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                      ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[1]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[2]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[4]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[5]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[6]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[7]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[8]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[9]                       ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[49] ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                            ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[16]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[17]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[18]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[19]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[20]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[21]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[22]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[23]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[24]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[25]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[26]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[27]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[28]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[29]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[30]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[31]                        ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                          ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[2]                           ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[3]                           ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[6]                           ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[7]                           ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                         ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                         ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                         ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                         ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                         ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0]  ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[17] ;
; 4.624 ; 4.842        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1]  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 9.605 ; 9.823        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[12]                              ;
; 9.605 ; 9.823        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[12]                              ;
; 9.607 ; 9.825        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                                      ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[16]                                            ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[18]                                            ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[19]                                            ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[27]                                            ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[29]                                            ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[33]             ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[34]             ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                          ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[29]                                                          ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                          ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[29]                                                                ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[30]                                                                ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[24] ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[25] ;
; 9.608 ; 9.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[32] ;
; 9.609 ; 9.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                                      ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                       ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                       ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                       ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[15]    ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[25]    ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[24] ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[4]                                                                                    ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[7]                                                                                    ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                          ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                          ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[27]                                                          ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[26]                                                                ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[28]                                                                ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[20] ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[12]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[13]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[14]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[15]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                      ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                      ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                      ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                      ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[8]                                                      ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[9]                                                      ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]                                                    ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[26]             ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[34]             ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[23] ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[32] ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[26]                                      ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[27]                                      ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[10]                                                          ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[11]                                                          ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                          ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                          ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[31]                                                          ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[6]                                                           ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[8]                                                           ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[18]                                                                ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[19]                                                                ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[23]                                                                ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[25]                                                                ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48]        ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[18] ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[22] ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_du:or1200_du|dbg_dat_o[17]                                                                             ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                                      ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]                                      ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[17]                                      ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[18]                                      ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[19]                                      ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                                      ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[21]                                      ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                                      ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                       ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                       ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[13]                                                                ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[14]                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock         ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_address_reg0 ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_we_reg       ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_address_reg0 ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_we_reg       ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_address_reg0 ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_we_reg       ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_address_reg0 ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_we_reg       ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~porta_address_reg0 ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~porta_we_reg       ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.639 ; 9.872        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_we_reg        ;
; 9.640 ; 9.873        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_datain_reg0  ;
; 9.640 ; 9.873        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_datain_reg0  ;
; 9.640 ; 9.873        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0  ;
; 9.640 ; 9.873        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0  ;
; 9.640 ; 9.873        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~porta_datain_reg0  ;
; 9.640 ; 9.873        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0   ;
; 9.641 ; 9.874        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_address_reg0 ;
; 9.641 ; 9.874        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_we_reg       ;
; 9.641 ; 9.874        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~porta_address_reg0  ;
; 9.641 ; 9.874        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~porta_we_reg        ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_address_reg0 ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_we_reg       ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_datain_reg0  ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~porta_datain_reg0   ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~porta_address_reg0   ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~porta_we_reg         ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_address_reg0 ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_we_reg       ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~porta_address_reg0 ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~porta_we_reg       ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_datain_reg0  ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_address_reg0  ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_we_reg        ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_address_reg0 ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_we_reg       ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_address_reg0 ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_we_reg       ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~porta_address_reg0 ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~porta_we_reg       ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a513~porta_address_reg0 ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a513~porta_we_reg       ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_address_reg0  ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_we_reg        ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~porta_datain_reg0    ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_we_reg       ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~porta_datain_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_datain_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_datain_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_address_reg0 ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_we_reg       ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_address_reg0 ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_we_reg       ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_address_reg0 ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_we_reg       ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_address_reg0 ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_we_reg       ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_address_reg0 ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_we_reg       ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~porta_datain_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_address_reg0 ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_we_reg       ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_address_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_we_reg        ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a513~porta_datain_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_datain_reg0   ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_address_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_we_reg        ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_datain_reg0  ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a243~porta_address_reg0 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a243~porta_we_reg       ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~porta_address_reg0 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~porta_we_reg       ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~porta_address_reg0 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~porta_we_reg       ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~porta_address_reg0 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~porta_we_reg       ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_datain_reg0  ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_datain_reg0  ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_datain_reg0  ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_datain_reg0  ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_datain_reg0  ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_datain_reg0  ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0   ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0   ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a243~porta_datain_reg0  ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~porta_address_reg0 ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~porta_we_reg       ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a270~porta_address_reg0 ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a270~porta_we_reg       ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~porta_datain_reg0  ;
+-------+--------------+----------------+-----------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~portb_address_reg0                                                          ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~portb_address_reg0                                                         ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~portb_address_reg0                                                          ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~portb_address_reg0                                                           ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~portb_address_reg0                                                          ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~portb_address_reg0                                                          ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a243~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a513~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~portb_address_reg0                                                          ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~portb_address_reg0                                                          ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a270~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~portb_address_reg0                                                          ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a162~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a342~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~portb_address_reg0                                                          ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a378~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a423~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a450~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~portb_address_reg0                                                         ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a486~portb_address_reg0                                                         ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~portb_address_reg0                                                         ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1266] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1267] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1268] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1269] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1270] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1279] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1280] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1281] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1282] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1283] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1284] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1285] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1317] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1318] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1319] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1320] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1321] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1350] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1351] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1352] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1353] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1354] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1355] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1381] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1382] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1383] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1384] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1385] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1386] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1387] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1452] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1453] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1454] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1517] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1518] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1519] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1520] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1521] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1522] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1523] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1524] ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1525] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.704 ; 3.764 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 5.350 ; 5.347 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 5.538 ; 5.938 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 4.941 ; 5.292 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 5.159 ; 5.535 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 5.223 ; 5.575 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 5.351 ; 5.729 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 5.538 ; 5.938 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 5.515 ; 5.922 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 5.175 ; 5.599 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 5.302 ; 5.681 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 4.594 ; 4.957 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.904 ; 5.339 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 5.035 ; 5.416 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 4.823 ; 5.227 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 4.495 ; 4.818 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 4.971 ; 5.307 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 4.552 ; 4.913 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 4.784 ; 5.169 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 4.982 ; 5.210 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 7.611 ; 7.910 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 6.434 ; 6.616 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 6.901 ; 7.151 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 5.965 ; 6.279 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 6.441 ; 6.633 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 6.726 ; 6.884 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 7.611 ; 7.910 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 6.738 ; 6.979 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 7.010 ; 7.315 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 4.960 ; 5.210 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 4.989 ; 5.402 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 0.821  ; 0.767  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.117  ; 0.047  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -3.698 ; -4.007 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -4.126 ; -4.463 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -4.351 ; -4.719 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -4.397 ; -4.734 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -4.519 ; -4.881 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -4.715 ; -5.107 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -4.691 ; -5.088 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -4.351 ; -4.757 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -4.473 ; -4.835 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -3.793 ; -4.141 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -4.104 ; -4.529 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -4.216 ; -4.582 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -4.014 ; -4.400 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -3.698 ; -4.007 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -4.170 ; -4.499 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -3.752 ; -4.099 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -3.991 ; -4.368 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -3.488 ; -3.705 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -5.112 ; -5.412 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -5.538 ; -5.705 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -5.981 ; -6.202 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -5.112 ; -5.412 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -5.536 ; -5.705 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -5.818 ; -5.965 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -6.670 ; -6.950 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -5.829 ; -6.057 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -6.091 ; -6.378 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -3.836 ; -4.119 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -4.167 ; -4.578 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 14.600 ; 15.252 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 8.526  ; 8.176  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 6.258  ; 6.048  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.469  ; 6.327  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.616  ; 6.394  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.749  ; 6.482  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 5.602  ; 5.386  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 4.906  ; 4.777  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.396  ; 6.144  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.514  ; 6.278  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 6.226  ; 6.102  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 7.859  ; 7.534  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 8.526  ; 8.176  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 7.700  ; 7.240  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.782  ; 5.630  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.011  ; 5.856  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.578  ; 5.451  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.011  ; 5.856  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 7.893  ; 7.671  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.629  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 8.852  ; 8.554  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.950  ; 5.760  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 7.098  ; 6.831  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.048  ; 5.878  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 8.683  ; 8.419  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.764  ; 6.632  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 6.544  ; 6.361  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 8.852  ; 8.554  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.580  ; 5.488  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.633  ; 5.442  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 7.778  ; 7.520  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 7.658  ; 7.408  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 6.065  ; 5.824  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.415  ; 5.239  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 6.455  ; 6.231  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 6.128  ; 5.895  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.655  ; 5.407  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 6.484  ; 6.247  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 6.208  ; 6.069  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 6.484  ; 6.247  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 8.514  ; 8.253  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 7.236  ; 7.019  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.537  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 4.933  ; 4.814  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 5.491  ; 5.394  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 6.029  ; 5.744  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 5.782  ; 5.334  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.629  ; 4.441  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.012  ; 3.906  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.016  ; 3.919  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.469  ; 4.304  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.029  ; 5.744  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.830  ; 4.678  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 5.333  ; 5.150  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 7.851  ; 7.529  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 9.267  ; 8.814  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 12.605 ; 13.254 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.300  ; 4.173  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 5.600  ; 5.395  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 5.803  ; 5.663  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 5.943  ; 5.726  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.071  ; 5.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 4.969  ; 4.757  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 4.300  ; 4.173  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 5.732  ; 5.486  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 5.844  ; 5.613  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 5.568  ; 5.445  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 7.136  ; 6.820  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 7.444  ; 7.174  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 7.055  ; 6.596  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.140  ; 4.990  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 4.947  ; 4.822  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 4.947  ; 4.822  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 5.362  ; 5.209  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 7.171  ; 6.954  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.202  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 4.788  ; 4.616  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.303  ; 5.116  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 6.404  ; 6.144  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.395  ; 5.228  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 7.925  ; 7.668  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.083  ; 5.952  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.872  ; 5.693  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 8.088  ; 7.799  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 4.947  ; 4.855  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 4.999  ; 4.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 7.057  ; 6.805  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 6.942  ; 6.698  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.413  ; 5.178  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 4.788  ; 4.616  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.788  ; 5.568  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.473  ; 5.246  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.019  ; 4.777  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.550  ; 5.413  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.550  ; 5.413  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 5.816  ; 5.585  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 7.767  ; 7.512  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 6.540  ; 6.328  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.110  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 4.328  ; 4.213  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 4.864  ; 4.771  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 3.443  ; 3.337  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 5.213  ; 4.766  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.035  ; 3.851  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 3.443  ; 3.337  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 3.445  ; 3.348  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 3.881  ; 3.720  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 5.379  ; 5.102  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.228  ; 4.078  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 4.710  ; 4.531  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 7.129  ; 6.815  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 7.786  ; 7.350  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.975 ; 6.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 7.112 ; 6.967 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 7.112 ; 6.967 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.389 ; 7.244 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.390 ; 7.245 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.390 ; 7.245 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.414 ; 7.269 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.414 ; 7.269 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.389 ; 7.244 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.975 ; 6.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 7.090 ; 6.945 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 7.095 ; 6.950 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 7.095 ; 6.950 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.975 ; 6.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 7.025 ; 6.880 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 7.025 ; 6.880 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 7.097 ; 6.952 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.072 ; 5.003 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.138 ; 3.993 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 5.957 ; 5.458 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.686 ; 4.541 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.138 ; 3.993 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.393 ; 4.248 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.527 ; 4.382 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.903 ; 5.758 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.242 ; 6.097 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 5.946 ; 5.801 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.230 ; 6.085 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.362 ; 6.217 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.362 ; 6.217 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.628 ; 6.483 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.629 ; 6.484 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.629 ; 6.484 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.652 ; 6.507 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.652 ; 6.507 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.628 ; 6.483 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.230 ; 6.085 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.341 ; 6.196 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.345 ; 6.200 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.345 ; 6.200 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.230 ; 6.085 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.279 ; 6.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.279 ; 6.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.348 ; 6.203 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.404 ; 4.335 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.507 ; 3.362 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 5.328 ; 4.829 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.034 ; 3.889 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.507 ; 3.362 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.753 ; 3.608 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.881 ; 3.736 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.202 ; 5.057 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 5.527 ; 5.382 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 5.244 ; 5.099 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.729     ; 6.874     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.896     ; 7.041     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.896     ; 7.041     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 7.166     ; 7.311     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 7.167     ; 7.312     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 7.167     ; 7.312     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 7.186     ; 7.331     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 7.186     ; 7.331     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 7.166     ; 7.311     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.729     ; 6.874     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.872     ; 7.017     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.877     ; 7.022     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.877     ; 7.022     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.729     ; 6.874     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.783     ; 6.928     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.783     ; 6.928     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.888     ; 7.033     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.923     ; 4.992     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.999     ; 4.144     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 5.457     ; 5.956     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.531     ; 4.676     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.999     ; 4.144     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.220     ; 4.365     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.331     ; 4.476     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.598     ; 5.743     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.129     ; 6.274     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 5.656     ; 5.801     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 5.988     ; 6.133     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.149     ; 6.294     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.149     ; 6.294     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.408     ; 6.553     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.409     ; 6.554     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.409     ; 6.554     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.427     ; 6.572     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.427     ; 6.572     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.408     ; 6.553     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.988     ; 6.133     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.126     ; 6.271     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.131     ; 6.276     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.131     ; 6.276     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.988     ; 6.133     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.041     ; 6.186     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.041     ; 6.186     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.142     ; 6.287     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.259     ; 4.328     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.369     ; 3.514     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.828     ; 5.327     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.879     ; 4.024     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.369     ; 3.514     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.581     ; 3.726     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.687     ; 3.832     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 4.903     ; 5.048     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 5.413     ; 5.558     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 4.959     ; 5.104     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.989  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 7.469  ; 0.000         ;
; sys_clk_pad_i                                            ; 8.064  ; 0.000         ;
; altera_reserved_tck                                      ; 45.059 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.088 ; 0.000         ;
; sys_clk_pad_i                                            ; 0.108 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.154 ; 0.000         ;
; altera_reserved_tck                                      ; 0.175 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 15.943 ; 0.000         ;
; altera_reserved_tck                                      ; 49.250 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.480 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.835 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.727  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.245  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.728  ; 0.000         ;
; altera_reserved_tck                                      ; 49.415 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.989 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.951      ;
; 5.046 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.894      ;
; 5.126 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.814      ;
; 5.136 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.804      ;
; 5.136 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.804      ;
; 5.136 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.804      ;
; 5.136 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.804      ;
; 5.136 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.804      ;
; 5.136 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.804      ;
; 5.170 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.770      ;
; 5.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.747      ;
; 5.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.747      ;
; 5.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.747      ;
; 5.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.747      ;
; 5.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.747      ;
; 5.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.747      ;
; 5.227 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.713      ;
; 5.245 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.690      ;
; 5.265 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.681      ;
; 5.265 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.681      ;
; 5.265 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.681      ;
; 5.265 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.681      ;
; 5.273 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.667      ;
; 5.273 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.667      ;
; 5.273 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.667      ;
; 5.273 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.667      ;
; 5.273 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.667      ;
; 5.273 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.667      ;
; 5.276 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.276 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.633      ;
; 5.303 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.630      ;
; 5.303 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.630      ;
; 5.303 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.630      ;
; 5.307 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.633      ;
; 5.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.624      ;
; 5.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.624      ;
; 5.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.624      ;
; 5.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.624      ;
; 5.325 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.608      ;
; 5.325 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.608      ;
; 5.325 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.608      ;
; 5.329 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.612      ;
; 5.333 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.613      ;
; 5.333 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.613      ;
; 5.360 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.573      ;
; 5.360 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.573      ;
; 5.360 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.573      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.566      ;
; 5.382 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.553      ;
; 5.382 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.551      ;
; 5.382 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.551      ;
; 5.382 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.551      ;
; 5.387 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.539      ;
; 5.402 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.544      ;
; 5.402 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.544      ;
; 5.402 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.544      ;
; 5.402 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.544      ;
; 5.413 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.533      ;
; 5.413 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.533      ;
; 5.415 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[0]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.519      ;
; 5.415 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[1]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.519      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.424 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.509      ;
; 5.440 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.493      ;
; 5.440 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.493      ;
; 5.440 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.493      ;
; 5.444 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.482      ;
; 5.462 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.471      ;
; 5.462 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.471      ;
; 5.462 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.471      ;
; 5.463 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[0]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.462      ;
; 5.468 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.457      ;
; 5.472 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[0]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.462      ;
; 5.472 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[1]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.462      ;
; 5.476 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.465      ;
; 5.476 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.465      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.469  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.472      ;
; 7.470  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.471      ;
; 7.477  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.464      ;
; 7.618  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 2.274      ;
; 7.695  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 2.197      ;
; 7.762  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 2.130      ;
; 7.809  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.132      ;
; 7.898  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.994      ;
; 7.961  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 1.928      ;
; 8.192  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 1.697      ;
; 8.194  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 1.695      ;
; 8.195  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 1.694      ;
; 8.287  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 1.605      ;
; 8.302  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 1.588      ;
; 8.554  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 1.320      ;
; 8.714  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 1.158      ;
; 8.840  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.144     ; 1.003      ;
; 9.010  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.127     ; 0.850      ;
; 9.020  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.862      ;
; 9.038  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 0.853      ;
; 9.048  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 0.835      ;
; 9.050  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 0.817      ;
; 9.056  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 0.835      ;
; 9.064  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 0.819      ;
; 9.098  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 0.785      ;
; 9.099  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.783      ;
; 9.142  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 0.749      ;
; 9.148  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.734      ;
; 9.172  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.124     ; 0.691      ;
; 9.182  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 0.691      ;
; 9.189  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.683      ;
; 9.196  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.676      ;
; 9.292  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 0.583      ;
; 9.294  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.578      ;
; 9.372  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 0.502      ;
; 9.416  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 0.458      ;
; 9.421  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 0.453      ;
; 9.424  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 0.450      ;
; 9.435  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 0.439      ;
; 9.435  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.447      ;
; 9.436  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 0.438      ;
; 9.436  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 0.438      ;
; 9.436  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 0.438      ;
; 9.486  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 0.388      ;
; 9.509  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 0.372      ;
; 9.509  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.373      ;
; 9.509  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 0.372      ;
; 11.037 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 8.745      ;
; 11.037 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 8.745      ;
; 11.037 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 8.745      ;
; 11.037 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 8.745      ;
; 11.052 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 8.912      ;
; 11.128 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 8.678      ;
; 11.128 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 8.678      ;
; 11.131 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.000      ; 8.856      ;
; 11.131 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.000      ; 8.856      ;
; 11.157 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.003      ; 8.833      ;
; 11.157 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.003      ; 8.833      ;
; 11.157 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.003      ; 8.833      ;
; 11.157 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.003      ; 8.833      ;
; 11.167 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 8.815      ;
; 11.167 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 8.815      ;
; 11.167 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 8.815      ;
; 11.167 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 8.815      ;
; 11.167 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.005     ; 8.815      ;
; 11.172 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.185      ; 9.000      ;
; 11.210 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 8.564      ;
; 11.210 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 8.564      ;
; 11.210 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 8.564      ;
; 11.210 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 8.564      ;
; 11.210 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.550      ;
; 11.210 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.550      ;
; 11.210 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.550      ;
; 11.210 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.550      ;
; 11.215 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.545      ;
; 11.215 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.545      ;
; 11.215 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.545      ;
; 11.215 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.545      ;
; 11.225 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 8.731      ;
; 11.225 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 8.717      ;
; 11.230 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 8.712      ;
; 11.235 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 8.735      ;
; 11.248 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.027      ; 8.766      ;
; 11.248 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.027      ; 8.766      ;
; 11.251 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.208      ; 8.944      ;
; 11.251 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.208      ; 8.944      ;
; 11.269 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 8.483      ;
; 11.283 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.477      ;
; 11.283 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.477      ;
; 11.283 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.477      ;
; 11.283 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 8.477      ;
; 11.287 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 8.903      ;
; 11.287 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 8.903      ;
; 11.287 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 8.903      ;
; 11.287 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 8.903      ;
; 11.287 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 8.903      ;
; 11.289 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[27]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.002      ; 8.700      ;
; 11.289 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[26]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.002      ; 8.700      ;
; 11.298 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[13]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 8.644      ;
; 11.301 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 8.497      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                  ; Launch Clock                                             ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+--------------+------------+------------+
; 8.064  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[513]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_pad_i ; 10.000       ; 1.684      ; 3.527      ;
; 8.128  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[513]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_pad_i ; 10.000       ; 1.690      ; 3.469      ;
; 14.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.063     ; 5.564      ;
; 15.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.045     ; 4.935      ;
; 15.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.045     ; 4.932      ;
; 15.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.045     ; 4.920      ;
; 15.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.041     ; 4.855      ;
; 15.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.036     ; 4.814      ;
; 15.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.045     ; 4.787      ;
; 15.176 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.712      ; 6.443      ;
; 15.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.048     ; 4.760      ;
; 15.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.047     ; 4.760      ;
; 15.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.012     ; 4.783      ;
; 15.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.014     ; 4.762      ;
; 15.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.051     ; 4.713      ;
; 15.229 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 6.160      ;
; 15.234 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 6.155      ;
; 15.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.051     ; 4.695      ;
; 15.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.041     ; 4.703      ;
; 15.271 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.700      ; 6.336      ;
; 15.302 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 6.087      ;
; 15.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.047     ; 4.628      ;
; 15.324 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.470      ; 6.053      ;
; 15.329 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[4]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.470      ; 6.048      ;
; 15.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.052     ; 4.602      ;
; 15.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.012     ; 4.630      ;
; 15.353 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 6.036      ;
; 15.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.048     ; 4.579      ;
; 15.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.043     ; 4.574      ;
; 15.373 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.697      ; 6.231      ;
; 15.379 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.514      ; 6.042      ;
; 15.382 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.697      ; 6.222      ;
; 15.397 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[6]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.470      ; 5.980      ;
; 15.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.051     ; 4.536      ;
; 15.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.052     ; 4.518      ;
; 15.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.038     ; 4.525      ;
; 15.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.053     ; 4.508      ;
; 15.431 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[9]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 5.958      ;
; 15.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.049     ; 4.499      ;
; 15.440 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[317]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.526      ; 5.993      ;
; 15.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.011     ; 4.533      ;
; 15.448 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.470      ; 5.929      ;
; 15.468 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[3]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.685      ; 6.124      ;
; 15.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.015     ; 4.503      ;
; 15.471 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[8]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 5.918      ;
; 15.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.051     ; 4.463      ;
; 15.474 ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.502      ; 5.935      ;
; 15.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.004     ; 4.508      ;
; 15.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.016     ; 4.494      ;
; 15.477 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.685      ; 6.115      ;
; 15.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.043     ; 4.455      ;
; 15.503 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 5.886      ;
; 15.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.036     ; 4.447      ;
; 15.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.036     ; 4.445      ;
; 15.526 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[9]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.470      ; 5.851      ;
; 15.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.015     ; 4.443      ;
; 15.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.039     ; 4.413      ;
; 15.540 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 5.849      ;
; 15.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.005     ; 4.434      ;
; 15.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.053     ; 4.384      ;
; 15.556 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[291]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.542      ; 5.893      ;
; 15.556 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[291]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.542      ; 5.893      ;
; 15.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.044     ; 4.385      ;
; 15.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.014     ; 4.414      ;
; 15.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.043     ; 4.380      ;
; 15.566 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[8]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.470      ; 5.811      ;
; 15.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.053     ; 4.359      ;
; 15.583 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[317]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.529      ; 5.853      ;
; 15.596 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[13]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 5.793      ;
; 15.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.048     ; 4.341      ;
; 15.598 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.470      ; 5.779      ;
; 15.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.015     ; 4.371      ;
; 15.602 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.061     ; 4.324      ;
; 15.602 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.045     ; 4.340      ;
; 15.608 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.012     ; 4.367      ;
; 15.608 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[12]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 5.781      ;
; 15.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.004     ; 4.372      ;
; 15.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.005     ; 4.368      ;
; 15.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.004     ; 4.369      ;
; 15.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.057     ; 4.312      ;
; 15.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.064     ; 4.304      ;
; 15.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.031     ; 4.335      ;
; 15.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.014     ; 4.352      ;
; 15.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.009     ; 4.355      ;
; 15.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.031     ; 4.331      ;
; 15.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.005     ; 4.355      ;
; 15.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.004     ; 4.354      ;
; 15.635 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[357]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.470      ; 5.742      ;
; 15.638 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.005     ; 4.344      ;
; 15.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.014     ; 4.329      ;
; 15.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.053     ; 4.285      ;
; 15.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.035     ; 4.294      ;
; 15.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.035     ; 4.291      ;
; 15.664 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[15]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 5.725      ;
; 15.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.044     ; 4.271      ;
; 15.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.014     ; 4.299      ;
; 15.676 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[14]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[357]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i ; 20.000       ; 1.482      ; 5.713      ;
; 15.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.014     ; 4.295      ;
; 15.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.005     ; 4.298      ;
; 15.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sys_clk_pad_i                                            ; sys_clk_pad_i ; 20.000       ; -0.057     ; 4.243      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.059 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 5.249      ;
; 45.083 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 5.226      ;
; 45.190 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 5.119      ;
; 45.226 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 5.083      ;
; 45.264 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 5.045      ;
; 45.336 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.973      ;
; 45.344 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.968      ;
; 45.365 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.943      ;
; 45.399 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.910      ;
; 45.437 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.871      ;
; 45.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 4.763      ;
; 45.570 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 4.747      ;
; 45.584 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 4.718      ;
; 45.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 4.702      ;
; 45.589 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.723      ;
; 45.608 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.700      ;
; 45.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 4.649      ;
; 45.646 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 4.667      ;
; 45.647 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.665      ;
; 45.670 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.635      ;
; 45.722 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.586      ;
; 45.756 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.553      ;
; 45.791 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.521      ;
; 45.794 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 4.510      ;
; 45.798 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.514      ;
; 45.798 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 4.506      ;
; 45.818 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.490      ;
; 45.832 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.480      ;
; 45.873 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.439      ;
; 45.892 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.417      ;
; 45.905 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.407      ;
; 45.912 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 4.415      ;
; 45.942 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 4.368      ;
; 45.944 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.368      ;
; 45.946 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.362      ;
; 45.951 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.358      ;
; 45.983 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.326      ;
; 45.993 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.312      ;
; 45.998 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.314      ;
; 46.023 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.286      ;
; 46.026 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.282      ;
; 46.030 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.275      ;
; 46.034 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.271      ;
; 46.040 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.269      ;
; 46.050 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 4.252      ;
; 46.067 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 4.235      ;
; 46.083 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.229      ;
; 46.085 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.223      ;
; 46.087 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 4.234      ;
; 46.096 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 4.225      ;
; 46.101 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 4.209      ;
; 46.108 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 4.196      ;
; 46.108 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.197      ;
; 46.116 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 4.188      ;
; 46.137 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.166      ;
; 46.137 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.175      ;
; 46.144 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.159      ;
; 46.160 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.145      ;
; 46.166 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 4.143      ;
; 46.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 4.127      ;
; 46.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.120      ;
; 46.186 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.122      ;
; 46.207 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 4.114      ;
; 46.215 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 4.097      ;
; 46.221 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.084      ;
; 46.234 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 4.087      ;
; 46.241 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 4.063      ;
; 46.252 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.056      ;
; 46.263 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.042      ;
; 46.264 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.044      ;
; 46.264 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 4.044      ;
; 46.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 4.028      ;
; 46.286 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.017      ;
; 46.313 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.991      ;
; 46.315 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 3.993      ;
; 46.319 ; adv_dbg_if:dbg_if0|input_shift_reg[23]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 3.984      ;
; 46.326 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.979      ;
; 46.338 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.967      ;
; 46.342 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.962      ;
; 46.343 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.962      ;
; 46.354 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 3.967      ;
; 46.367 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.937      ;
; 46.383 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 3.919      ;
; 46.387 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.917      ;
; 46.388 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.916      ;
; 46.402 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 3.906      ;
; 46.406 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.899      ;
; 46.411 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.894      ;
; 46.425 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 3.878      ;
; 46.426 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.879      ;
; 46.437 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.868      ;
; 46.448 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 3.855      ;
; 46.460 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.845      ;
; 46.473 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 3.829      ;
; 46.476 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[1]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.828      ;
; 46.491 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.814      ;
; 46.495 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 3.808      ;
; 46.516 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.788      ;
; 46.520 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.784      ;
; 46.534 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 3.787      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.088 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 0.313      ;
; 0.089 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 0.314      ;
; 0.089 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 0.314      ;
; 0.107 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.430      ;
; 0.107 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.430      ;
; 0.108 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.431      ;
; 0.108 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.431      ;
; 0.111 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 0.328      ;
; 0.111 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.434      ;
; 0.111 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.434      ;
; 0.116 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.439      ;
; 0.116 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[4]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.439      ;
; 0.121 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.444      ;
; 0.121 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.444      ;
; 0.122 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.445      ;
; 0.122 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.445      ;
; 0.129 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[4]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.461      ;
; 0.130 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[4]                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 0.479      ;
; 0.130 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[7]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.463      ;
; 0.133 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.478      ;
; 0.134 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.479      ;
; 0.135 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.473      ;
; 0.136 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.474      ;
; 0.137 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[8]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.469      ;
; 0.137 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.482      ;
; 0.138 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[10]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.471      ;
; 0.138 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[10]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.470      ;
; 0.139 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[6]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[9]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.472      ;
; 0.142 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[11]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[5]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.474      ;
; 0.144 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[1]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.476      ;
; 0.146 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[3]                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 0.495      ;
; 0.146 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[0]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.478      ;
; 0.148 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[4]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.481      ;
; 0.149 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[13]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.482      ;
; 0.149 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[14]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.482      ;
; 0.149 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[7]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[3]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.482      ;
; 0.151 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 0.376      ;
; 0.151 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[8]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.484      ;
; 0.151 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[15]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.482      ;
; 0.152 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[12]          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[10]                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.490      ;
; 0.153 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[6]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.485      ;
; 0.155 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[9]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[14]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.245      ; 0.505      ;
; 0.156 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.487      ;
; 0.158 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[2]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.490      ;
; 0.159 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.374      ;
; 0.159 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.374      ;
; 0.160 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.375      ;
; 0.161 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.376      ;
; 0.162 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[13]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.494      ;
; 0.166 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[11]          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.382      ;
; 0.167 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[1]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.499      ;
; 0.167 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3] ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[27]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[27]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[11]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[11]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[6]                     ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[6]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[31]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[31]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[8]                     ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[8]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[10]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[10]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[29]                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[29]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.169 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[2]           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.502      ;
; 0.169 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[0]           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.500      ;
; 0.170 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 0.387      ;
; 0.170 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.385      ;
; 0.172 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.492      ;
; 0.174 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                      ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][25]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][25]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][25]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][25]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][12]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][12]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][20]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][20]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][22]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][22]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][9]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][9]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][13]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][13]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][14]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][14]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][10]         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][10]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][6]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][6]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][5]          ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][5]                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[1]                                      ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[1]                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                      ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[1]                                      ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[1]                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[2]                                      ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[2]                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|first_req              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|first_req                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|first_req              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|first_req                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[5]                 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[5]                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.248      ; 0.460      ;
; 0.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.250      ; 0.462      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.249      ; 0.463      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.251      ; 0.465      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.460      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.250      ; 0.466      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.462      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.461      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.462      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.462      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.252      ; 0.471      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.464      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.464      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.249      ; 0.469      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.464      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.466      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.465      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.465      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.465      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.249      ; 0.470      ;
; 0.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.249      ; 0.470      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][441] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.459      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][417] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.459      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][369] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.459      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][359] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.459      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.465      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.466      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.251      ; 0.473      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.467      ;
; 0.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.249      ; 0.471      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][479] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.236      ; 0.459      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][466] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.460      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][431] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a423~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.460      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][340] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.236      ; 0.459      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.468      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.467      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.468      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.466      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.466      ;
; 0.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.246      ; 0.470      ;
; 0.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.467      ;
; 0.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.247      ; 0.471      ;
; 0.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.469      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][497] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.458      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][477] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.236      ; 0.461      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][446] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.462      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.469      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.249      ; 0.474      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][493] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a486~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.236      ; 0.462      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][435] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.463      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][396] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.463      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][354] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.463      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][216] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.471      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.470      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][500] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.460      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][434] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.464      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][400] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.464      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][284] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.460      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][267] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.235      ; 0.462      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.472      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.259      ; 0.486      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.250      ; 0.477      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.232      ; 0.459      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][461] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.465      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][377] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.465      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][325] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.461      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.231      ; 0.459      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.231      ; 0.459      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.472      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.465      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][339] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.462      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.472      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.239      ; 0.468      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.245      ; 0.474      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.251      ; 0.480      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.473      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.472      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.238      ; 0.467      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][206] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.244      ; 0.473      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][501] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.463      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][449] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.467      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][392] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.467      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][260] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.236      ; 0.466      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.231      ; 0.461      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][485] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.236      ; 0.467      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][445] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.468      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][432] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.468      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][382] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a378~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.468      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][336] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.464      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][365] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.237      ; 0.468      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][316] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.464      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.474      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_datain_reg0  ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.243      ; 0.474      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.242      ; 0.473      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][495] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.239      ; 0.471      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][366] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.234      ; 0.466      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.235      ; 0.467      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][332] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.465      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][317] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.465      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][313] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~porta_datain_reg0 ; sys_clk_pad_i ; sys_clk_pad_i ; 0.000        ; 0.233      ; 0.465      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.154 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[18]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.460      ;
; 0.157 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.463      ;
; 0.163 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[22]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.469      ;
; 0.165 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[19]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.471      ;
; 0.165 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.464      ;
; 0.169 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[17]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.468      ;
; 0.170 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.462      ;
; 0.172 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.471      ;
; 0.173 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[28]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.472      ;
; 0.174 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.466      ;
; 0.174 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1]                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.391      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.468      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.482      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.475      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.475      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.470      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.470      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                               ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.472      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.472      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[21]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.477      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.475      ;
; 0.180 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[27]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.474      ;
; 0.180 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.476      ;
; 0.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.477      ;
; 0.182 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.474      ;
; 0.182 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.474      ;
; 0.182 ; clkgen:clkgen0|sdram_rst_shr[7]                                                                                ; clkgen:clkgen0|sdram_rst_shr[8]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.479      ;
; 0.183 ; clkgen:clkgen0|sdram_rst_shr[13]                                                                               ; clkgen:clkgen0|sdram_rst_shr[14]                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; clkgen:clkgen0|sdram_rst_shr[0]                                                                                ; clkgen:clkgen0|sdram_rst_shr[1]                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.490      ;
; 0.184 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[384]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[383]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[438]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[437]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[450]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[449]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[496]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[495]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[952]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[951]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1336] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1335] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1390] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1389] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[244]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[266]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[265]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[278]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[285]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[284]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[290]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[289]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[293]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[292]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[336]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[335]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[342]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[341]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[790]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[789]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[795]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[794]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[847]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[846]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[994]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[993]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1000] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[999]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[453]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[452]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[466]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[465]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[477]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[476]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[497]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[496]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[501]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[500]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1324] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1323] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1531] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1530] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                         ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 15.943 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 4.056      ;
; 15.943 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 4.056      ;
; 15.943 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[13]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 4.056      ;
; 15.943 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 4.056      ;
; 15.943 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 4.056      ;
; 15.943 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 4.056      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[1]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 3.998      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[0]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 3.998      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[18]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[23]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[26]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[30]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[2]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[31]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.002     ; 4.023      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[15]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.962 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.011      ; 4.036      ;
; 15.968 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.002     ; 4.017      ;
; 15.968 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.002     ; 4.017      ;
; 15.968 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|cmd_setting_reg[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.002     ; 4.017      ;
; 15.980 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[9]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.000      ; 4.007      ;
; 15.980 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.000      ; 4.007      ;
; 15.980 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.000      ; 4.007      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[28]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[27]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[18]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[23]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[26]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[24]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[29]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[30]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[17]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[31]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.055 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[16]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.944      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[9]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[5]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[6]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 3.945      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[22]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.026      ; 3.957      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.026      ; 3.957      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.026      ; 3.957      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[21]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.026      ; 3.957      ;
; 16.056 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[20]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.026      ; 3.957      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.155 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.106      ; 3.906      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.156 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 3.913      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.766      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.766      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.766      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.766      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.766      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.766      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.766      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.766      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[25]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.009     ; 3.815      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[26]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.009     ; 3.815      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[13]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.009     ; 3.815      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[19]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.009     ; 3.815      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[20]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.009     ; 3.815      ;
; 16.163 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[17]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.009     ; 3.815      ;
; 16.166 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.833      ;
; 16.166 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.833      ;
; 16.166 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.012      ; 3.833      ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 1.036      ;
; 96.266 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.708      ;
; 96.266 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.708      ;
; 96.266 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.708      ;
; 96.266 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.708      ;
; 96.266 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.708      ;
; 96.266 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.708      ;
; 96.266 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.708      ;
; 96.266 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.708      ;
; 96.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.696      ;
; 96.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.696      ;
; 96.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.696      ;
; 96.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.696      ;
; 96.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.696      ;
; 96.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.696      ;
; 96.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.696      ;
; 96.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.696      ;
; 96.274 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.696      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.297 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.674      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.299 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.657      ;
; 96.334 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.640      ;
; 96.334 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.640      ;
; 96.334 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.640      ;
; 96.334 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.640      ;
; 96.334 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.640      ;
; 96.334 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.640      ;
; 96.334 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.640      ;
; 96.334 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.640      ;
; 96.342 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.628      ;
; 96.342 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.628      ;
; 96.342 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.628      ;
; 96.342 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.628      ;
; 96.342 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.628      ;
; 96.342 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.628      ;
; 96.342 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.628      ;
; 96.342 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.628      ;
; 96.342 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.628      ;
; 96.344 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.630      ;
; 96.344 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.630      ;
; 96.344 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.630      ;
; 96.344 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.630      ;
; 96.344 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.630      ;
; 96.344 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.630      ;
; 96.344 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.630      ;
; 96.344 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.630      ;
; 96.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.618      ;
; 96.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.618      ;
; 96.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.618      ;
; 96.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.618      ;
; 96.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.618      ;
; 96.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.618      ;
; 96.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.618      ;
; 96.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.618      ;
; 96.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[1]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.618      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.606      ;
; 96.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[5]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.609      ;
; 96.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.589      ;
; 96.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.589      ;
; 96.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.589      ;
; 96.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.589      ;
; 96.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.589      ;
; 96.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.589      ;
; 96.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.589      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.611      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.611      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.719      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.846      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.846      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.846      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.846      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.846      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.846      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.846      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.846      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.846      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.952      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.952      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.952      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.952      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.952      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.952      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.976      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.976      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.976      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.976      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.980      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.984      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.975      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.105      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.105      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.105      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.105      ;
; 0.985 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.113      ;
; 0.985 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.113      ;
; 0.985 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.113      ;
; 0.985 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.113      ;
; 0.987 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.122      ;
; 0.987 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.122      ;
; 0.987 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.122      ;
; 0.987 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.122      ;
; 0.987 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.122      ;
; 0.987 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.122      ;
; 0.987 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.122      ;
; 0.987 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.122      ;
; 1.093 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.226      ;
; 1.093 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.226      ;
; 1.093 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.226      ;
; 1.093 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.226      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
; 1.103 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.232      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.835 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.957      ;
; 0.835 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.957      ;
; 0.941 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.061      ;
; 0.941 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.061      ;
; 1.084 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.204      ;
; 1.084 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.204      ;
; 1.120 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.277      ;
; 1.120 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.277      ;
; 1.120 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.277      ;
; 1.120 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.277      ;
; 1.203 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.389 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.548      ;
; 1.389 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.548      ;
; 1.389 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.548      ;
; 1.389 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.548      ;
; 1.686 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.026     ; 1.744      ;
; 1.686 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.026     ; 1.744      ;
; 1.792 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.028     ; 1.848      ;
; 1.792 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.028     ; 1.848      ;
; 2.095 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 2.192      ;
; 2.095 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 2.192      ;
; 2.095 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 2.192      ;
; 2.095 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 2.192      ;
; 2.900 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[8]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.017      ;
; 2.900 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[7]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.017      ;
; 2.900 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[6]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.017      ;
; 2.900 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[5]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.017      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[31]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.005      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[30]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.005      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[28]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.008      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[27]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.005      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[26]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.005      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[25]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.005      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[24]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.008      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[21]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.005      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[16]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 3.011      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[15]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.008      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[14]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.008      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[13]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 3.011      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[12]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 3.011      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[11]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.008      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[10]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.008      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[2]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 3.005      ;
; 2.901 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[0]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 3.011      ;
; 2.902 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_we_o                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 2.999      ;
; 2.902 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|wb_free                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 2.999      ;
; 2.902 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|rd                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 2.999      ;
; 2.902 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[9]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 3.002      ;
; 2.902 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[4]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 3.002      ;
; 2.902 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[3]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 3.002      ;
; 2.904 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[29]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 2.978      ;
; 2.904 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[23]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 2.978      ;
; 2.904 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[22]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 2.978      ;
; 2.904 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[20]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 2.978      ;
; 2.904 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[19]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 2.978      ;
; 2.904 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[18]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 2.978      ;
; 2.904 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[17]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 2.978      ;
; 2.904 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[1]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 2.978      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[17]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[18]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[19]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[20]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[21]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[22]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[23]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[24]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[25]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[26]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[27]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[28]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[29]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[30]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|sys_adr[31]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 3.041      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|tx_cycle                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 3.022      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|ack_o_s                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 3.022      ;
; 2.910 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|ack_o_s                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 3.022      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rec_done                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.018      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.GET_TX_BD                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.018      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rec_failed                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.018      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|start_tx_fifo                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 3.020      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|bd_cnt[1]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 3.020      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|bd_cnt[2]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 3.020      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|bd_cnt[0]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 3.020      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.DATA_TRANSFER            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.018      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|CIDAT                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 3.020      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.RECIVE_CMD               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.018      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[4]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.018      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.SEND_CMD                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.018      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[4]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 3.020      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[25]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 3.029      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[16]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 3.029      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 3.029      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[20]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 3.029      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[5]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 3.029      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|re_s_tx                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 3.018      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[10]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 3.025      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[4]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 3.025      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[8]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 3.025      ;
; 2.911 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[3]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 3.025      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.727 ; 4.957        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 4.727 ; 4.957        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.727 ; 4.957        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.727 ; 4.957        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_we_reg       ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_address_reg0 ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_we_reg       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[24]                                                                                                                                           ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[25]                                                                                                                                           ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                                                                                                                                           ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[27]                                                                                                                                           ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                                                                                                                                           ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                                                                                                                                           ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[30]                                                                                                                                           ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[31]                                                                                                                                           ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[17]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[19]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[21]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[23]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[25]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[26]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[35]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[37]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[40]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[41]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[42]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[43]                                                                                                                ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]                                                                                                                 ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6]                                                                                                                 ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[9]                                                                                                                 ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_bytena_reg0 ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a16~portb_datain_reg0 ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                                                                                                                               ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[15]                                                                                                                                         ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[18]                                                                                                                                         ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]                                                                                                                                         ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[5]                                                                                                                                          ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[0]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[10]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[12]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[14]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[16]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[17]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[18]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[19]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[1]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[20]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[21]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[22]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[23]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[24]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[25]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[26]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[27]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[28]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[29]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[2]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[30]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[31]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[4]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[5]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[6]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[7]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[8]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[9]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[45]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[49]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[52]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[59]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[16]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[17]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[18]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[19]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[20]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[21]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[22]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[23]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[24]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[25]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[26]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[27]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[28]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[29]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[30]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[31]                                                                                                                                       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[15]                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock         ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.245 ; 9.475        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_address_reg0 ;
; 9.245 ; 9.475        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_we_reg       ;
; 9.246 ; 9.476        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~porta_address_reg0 ;
; 9.246 ; 9.476        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~porta_we_reg       ;
; 9.246 ; 9.476        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_address_reg0 ;
; 9.246 ; 9.476        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_we_reg       ;
; 9.246 ; 9.476        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_address_reg0 ;
; 9.246 ; 9.476        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_we_reg       ;
; 9.246 ; 9.476        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~porta_address_reg0 ;
; 9.246 ; 9.476        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~porta_we_reg       ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_address_reg0 ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_we_reg       ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_address_reg0 ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_we_reg       ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~porta_datain_reg0  ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_address_reg0 ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_we_reg       ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_address_reg0 ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_we_reg       ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_we_reg        ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~porta_address_reg0   ;
; 9.247 ; 9.477        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~porta_we_reg         ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_address_reg0 ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_we_reg       ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_address_reg0 ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_we_reg       ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~porta_datain_reg0  ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a162~porta_address_reg0 ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a162~porta_we_reg       ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~porta_datain_reg0  ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_address_reg0  ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_we_reg        ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_address_reg0 ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_we_reg       ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~porta_datain_reg0  ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~porta_datain_reg0  ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a243~porta_address_reg0 ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a243~porta_we_reg       ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~porta_address_reg0 ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~porta_we_reg       ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a270~porta_address_reg0 ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a270~porta_we_reg       ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~porta_address_reg0  ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~porta_we_reg        ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_address_reg0 ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~porta_we_reg       ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~porta_address_reg0 ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~porta_we_reg       ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_address_reg0  ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~porta_we_reg        ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~porta_address_reg0  ;
; 9.248 ; 9.478        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~porta_we_reg        ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~porta_datain_reg0  ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~porta_datain_reg0  ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~porta_datain_reg0  ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~porta_datain_reg0  ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a342~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a342~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~porta_datain_reg0   ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_address_reg0 ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~porta_we_reg       ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_address_reg0  ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~porta_we_reg        ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_address_reg0  ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~porta_we_reg        ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_address_reg0  ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~porta_we_reg        ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_address_reg0  ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~porta_we_reg        ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_address_reg0  ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~porta_we_reg        ;
; 9.249 ; 9.479        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~porta_datain_reg0    ;
; 9.250 ; 9.480        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 9.250 ; 9.480        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~porta_datain_reg0  ;
; 9.250 ; 9.480        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~porta_datain_reg0  ;
; 9.250 ; 9.480        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a162~porta_datain_reg0  ;
; 9.250 ; 9.480        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 9.250 ; 9.480        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~porta_datain_reg0  ;
; 9.250 ; 9.480        ; 0.230          ; Low Pulse Width ; sys_clk_pad_i ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a243~porta_datain_reg0  ;
+-------+--------------+----------------+-----------------+---------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[96]                 ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]                    ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]                     ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[103]                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[62]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[71]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[7]                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[97]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa00[1]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa00[3]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa10[1]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa10[4]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa20[1]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa20[2]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa20[3]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa20[4]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa20[6]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa21[0]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa22[0]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa22[2]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa22[3]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa22[5]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa22[6]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa23[0]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa30[3]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa30[4]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[100]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[105]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[106]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[107]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[108]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[110]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[111]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[113]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[116]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[123]               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[40]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[42]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[43]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[45]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[46]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[72]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[99]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[100]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[102]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[103]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[106]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[108]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[110]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[120]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[124]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[125]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[13]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[58]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[62]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[72]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[99]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[1]             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|d_write                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|resend_try_cnt[0]             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|resend_try_cnt[1]             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|resend_try_cnt[2]             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rx_cycle                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~128 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~129 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~132 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~133 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~136 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~137 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~140 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~141 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~144 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~148 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~149 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~152 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~156 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~157 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~158 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~159 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~160 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~161 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~163 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~164 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~165 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~167 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~168 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a198~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a153~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a171~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a189~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a207~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a225~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a297~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a351~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a9~portb_address_reg0                                                           ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a135~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a18~portb_address_reg0                                                          ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a27~portb_address_reg0                                                          ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a369~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a387~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a405~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a414~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a45~portb_address_reg0                                                          ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a90~portb_address_reg0                                                          ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a99~portb_address_reg0                                                          ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a117~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a126~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a162~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a234~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a243~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a54~portb_address_reg0                                                          ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a63~portb_address_reg0                                                          ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a81~portb_address_reg0                                                          ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a261~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a270~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a279~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a342~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a477~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a495~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a315~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a423~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a441~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a513~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a306~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a333~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a378~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a459~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a486~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ram_block1a450~portb_address_reg0                                                         ;
; 49.435 ; 49.651       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]    ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1421] ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1422] ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1423] ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]    ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260]  ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.587 ; 2.000 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 2.286 ; 2.777 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 3.330 ; 4.230 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 2.992 ; 3.855 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 3.114 ; 3.974 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 3.142 ; 4.033 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 3.208 ; 4.123 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 3.330 ; 4.230 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 3.316 ; 4.212 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 3.161 ; 4.069 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 3.193 ; 4.096 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 2.813 ; 3.650 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 2.988 ; 3.854 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 3.054 ; 3.939 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 2.948 ; 3.828 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 2.729 ; 3.541 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 2.989 ; 3.822 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 2.774 ; 3.607 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 2.907 ; 3.733 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 3.041 ; 3.694 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 4.426 ; 5.518 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 3.734 ; 4.662 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 4.026 ; 5.023 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 3.555 ; 4.481 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 3.755 ; 4.667 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 3.889 ; 4.829 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 4.426 ; 5.518 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 3.919 ; 4.900 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 4.091 ; 5.124 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 3.071 ; 3.726 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 3.064 ; 3.922 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 0.723  ; 0.343  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.499  ; 0.119  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -2.352 ; -3.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -2.606 ; -3.453 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -2.728 ; -3.579 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -2.749 ; -3.623 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -2.811 ; -3.708 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -2.936 ; -3.826 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -2.920 ; -3.807 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -2.768 ; -3.659 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -2.798 ; -3.683 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -2.433 ; -3.256 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -2.606 ; -3.463 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -2.665 ; -3.533 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -2.564 ; -3.427 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -2.352 ; -3.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -2.608 ; -3.433 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -2.395 ; -3.214 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -2.530 ; -3.349 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -2.303 ; -2.915 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -3.146 ; -4.055 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -3.309 ; -4.207 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -3.584 ; -4.545 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -3.146 ; -4.055 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -3.325 ; -4.209 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -3.460 ; -4.373 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -3.976 ; -5.031 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -3.488 ; -4.441 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -3.653 ; -4.656 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -2.529 ; -3.175 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -2.669 ; -3.526 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 8.823 ; 8.914 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.690 ; 4.833 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 3.386 ; 3.551 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 3.515 ; 3.720 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.570 ; 3.775 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.604 ; 3.805 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 2.985 ; 3.092 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 2.631 ; 2.708 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.399 ; 3.567 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.463 ; 3.661 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 3.352 ; 3.542 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 4.191 ; 4.465 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 4.537 ; 4.833 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 4.690 ; 4.617 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 3.076 ; 3.235 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 3.225 ; 3.392 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 3.004 ; 3.139 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 3.225 ; 3.392 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 4.255 ; 4.565 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.169 ;       ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 4.757 ; 5.125 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 3.156 ; 3.316 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 3.790 ; 4.027 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 3.216 ; 3.381 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 4.654 ; 5.013 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 3.648 ; 3.883 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 3.484 ; 3.691 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 4.757 ; 5.125 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.996 ; 3.138 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.976 ; 3.098 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.177 ; 4.473 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 4.112 ; 4.395 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 3.215 ; 3.366 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.868 ; 2.982 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 3.428 ; 3.620 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 3.248 ; 3.396 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.977 ; 3.087 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 3.454 ; 3.639 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 3.326 ; 3.522 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 3.454 ; 3.639 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 4.593 ; 4.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 3.898 ; 4.154 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;       ; 0.112 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 2.534 ; 2.648 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 2.890 ; 3.058 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 3.643 ; 3.402 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 3.643 ; 3.402 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.476 ; 2.498 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.168 ; 2.168 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 2.162 ; 2.168 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.396 ; 2.415 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.215 ; 3.321 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 2.598 ; 2.661 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 2.861 ; 2.948 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 4.238 ; 4.511 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.944 ; 5.093 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 7.744  ; 7.851  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 2.357  ; 2.429  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 3.083  ; 3.239  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 3.207  ; 3.402  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.259  ; 3.453  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.292  ; 3.482  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 2.697  ; 2.798  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 2.357  ; 2.429  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.095  ; 3.254  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.155  ; 3.343  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 3.049  ; 3.230  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 3.855  ; 4.116  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 4.031  ; 4.309  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 4.393  ; 4.311  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.782  ; 2.932  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 2.717  ; 2.844  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.717  ; 2.844  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 2.928  ; 3.086  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 3.917  ; 4.213  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.002 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 2.584  ; 2.692  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.861  ; 3.012  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 3.469  ; 3.695  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 2.917  ; 3.074  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 4.298  ; 4.641  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 3.332  ; 3.556  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 3.176  ; 3.372  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 4.398  ; 4.749  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.706  ; 2.840  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.688  ; 2.803  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 3.841  ; 4.123  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 3.778  ; 4.048  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.918  ; 3.061  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.584  ; 2.692  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 3.123  ; 3.304  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.949  ; 3.088  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.689  ; 2.792  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 3.023  ; 3.209  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 3.023  ; 3.209  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 3.148  ; 3.323  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 4.243  ; 4.584  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 3.576  ; 3.819  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.059 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 2.261  ; 2.371  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 2.604  ; 2.764  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 1.906  ; 1.909  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 3.388  ; 3.145  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.208  ; 2.227  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 1.913  ; 1.910  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 1.906  ; 1.909  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.132  ; 2.148  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 2.917  ; 3.017  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 2.324  ; 2.383  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 2.577  ; 2.658  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 3.900  ; 4.160  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.153  ; 4.413  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.751 ; 3.677 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.858 ; 3.784 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.858 ; 3.784 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 4.008 ; 3.934 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 4.009 ; 3.935 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 4.009 ; 3.935 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 4.018 ; 3.944 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 4.018 ; 3.944 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 4.008 ; 3.934 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.751 ; 3.677 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.838 ; 3.764 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.842 ; 3.768 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.842 ; 3.768 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.751 ; 3.677 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.794 ; 3.720 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.794 ; 3.720 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.844 ; 3.770 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 2.627 ; 2.613 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.252 ; 2.178 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 3.764 ; 3.448 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 2.534 ; 2.460 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.252 ; 2.178 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.373 ; 2.299 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.438 ; 2.364 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.166 ; 3.092 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.425 ; 3.351 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.205 ; 3.131 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.419 ; 3.345 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.522 ; 3.448 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.522 ; 3.448 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.665 ; 3.591 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.667 ; 3.593 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.667 ; 3.593 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.675 ; 3.601 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.675 ; 3.601 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.665 ; 3.591 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.419 ; 3.345 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.502 ; 3.428 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.506 ; 3.432 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.506 ; 3.432 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.419 ; 3.345 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.460 ; 3.386 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.460 ; 3.386 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.508 ; 3.434 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 2.337 ; 2.323 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 1.979 ; 1.905 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 3.492 ; 3.176 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 2.250 ; 2.176 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 1.979 ; 1.905 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.095 ; 2.021 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.158 ; 2.084 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 2.857 ; 2.783 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.106 ; 3.032 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 2.894 ; 2.820 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.956     ; 4.030     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 4.083     ; 4.157     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 4.083     ; 4.157     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 4.246     ; 4.320     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 4.248     ; 4.322     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 4.248     ; 4.322     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 4.259     ; 4.333     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 4.259     ; 4.333     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 4.246     ; 4.320     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.956     ; 4.030     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 4.061     ; 4.135     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 4.066     ; 4.140     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 4.066     ; 4.140     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.956     ; 4.030     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 4.006     ; 4.080     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 4.006     ; 4.080     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 4.067     ; 4.141     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 2.740     ; 2.754     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.241     ; 2.315     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 3.504     ; 3.820     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 2.572     ; 2.646     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.241     ; 2.315     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.368     ; 2.442     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.440     ; 2.514     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.249     ; 3.323     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.604     ; 3.678     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.294     ; 3.368     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.613     ; 3.687     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.734     ; 3.808     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.734     ; 3.808     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.891     ; 3.965     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.893     ; 3.967     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.893     ; 3.967     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.903     ; 3.977     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.903     ; 3.977     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.891     ; 3.965     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.613     ; 3.687     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.714     ; 3.788     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.718     ; 3.792     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.718     ; 3.792     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.613     ; 3.687     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.661     ; 3.735     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.661     ; 3.735     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.719     ; 3.793     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 2.445     ; 2.459     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 1.965     ; 2.039     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 3.230     ; 3.546     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 2.284     ; 2.358     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 1.965     ; 2.039     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.088     ; 2.162     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.157     ; 2.231     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 2.933     ; 3.007     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.274     ; 3.348     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 2.976     ; 3.050     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -0.101 ; 0.088 ; 12.426   ; 0.480   ; 4.610               ;
;  altera_reserved_tck                                      ; 39.592 ; 0.175 ; 47.880   ; 0.480   ; 49.415              ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.101 ; 0.154 ; N/A      ; N/A     ; 4.610               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.261  ; 0.088 ; 12.426   ; 0.835   ; 9.605               ;
;  sys_clk_pad_i                                            ; 6.356  ; 0.108 ; N/A      ; N/A     ; 9.245               ;
; Design-wide TNS                                           ; -0.101 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.101 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk_pad_i                                            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.712 ; 3.826 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 5.417 ; 5.511 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 6.263 ; 6.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 5.615 ; 6.121 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 5.856 ; 6.379 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 5.924 ; 6.440 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 6.058 ; 6.613 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 6.263 ; 6.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 6.238 ; 6.808 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 5.870 ; 6.450 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 6.006 ; 6.556 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 5.257 ; 5.739 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 5.591 ; 6.148 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 5.715 ; 6.257 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 5.495 ; 6.038 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 5.139 ; 5.597 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 5.657 ; 6.123 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 5.204 ; 5.701 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 5.465 ; 5.968 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 5.668 ; 6.038 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 8.475 ; 9.033 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 7.224 ; 7.590 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 7.724 ; 8.188 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 6.716 ; 7.217 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 7.239 ; 7.612 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 7.522 ; 7.895 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 8.475 ; 9.033 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 7.534 ; 8.001 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 7.828 ; 8.365 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 5.643 ; 6.042 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 5.680 ; 6.212 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.083  ; 0.999  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.499  ; 0.272  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -2.352 ; -3.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -2.606 ; -3.453 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -2.728 ; -3.579 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -2.749 ; -3.623 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -2.811 ; -3.708 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -2.936 ; -3.826 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -2.920 ; -3.807 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -2.768 ; -3.659 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -2.798 ; -3.683 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -2.433 ; -3.256 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -2.606 ; -3.463 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -2.665 ; -3.533 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -2.564 ; -3.427 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -2.352 ; -3.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -2.608 ; -3.433 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -2.395 ; -3.214 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -2.530 ; -3.349 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -2.303 ; -2.915 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -3.146 ; -4.055 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -3.309 ; -4.207 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -3.584 ; -4.545 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -3.146 ; -4.055 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -3.325 ; -4.209 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -3.460 ; -4.373 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -3.976 ; -5.031 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -3.488 ; -4.441 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -3.653 ; -4.656 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -2.529 ; -3.175 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -2.669 ; -3.526 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 15.949 ; 16.561 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 9.136  ; 9.001  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 6.721  ; 6.614  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.943  ; 6.942  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 7.102  ; 6.996  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 7.231  ; 7.109  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 6.024  ; 5.892  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 5.280  ; 5.204  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.866  ; 6.739  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.993  ; 6.886  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 6.676  ; 6.694  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 8.419  ; 8.291  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 9.136  ; 9.001  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 8.399  ; 8.078  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 6.200  ; 6.173  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.443  ; 6.420  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.984  ; 5.968  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.443  ; 6.420  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 8.452  ; 8.443  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.629  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 9.484  ; 9.426  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 6.372  ; 6.315  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 7.615  ; 7.489  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.482  ; 6.453  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 9.321  ; 9.282  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 7.259  ; 7.284  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 7.008  ; 6.992  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 9.484  ; 9.426  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.985  ; 6.015  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 6.046  ; 5.968  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 8.332  ; 8.256  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 8.215  ; 8.140  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 6.492  ; 6.386  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.800  ; 5.738  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 6.913  ; 6.842  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 6.574  ; 6.467  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 6.056  ; 5.921  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 6.956  ; 6.853  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 6.651  ; 6.653  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 6.956  ; 6.853  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 9.126  ; 9.078  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 7.764  ; 7.714  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.537  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 5.337  ; 5.283  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 5.965  ; 5.909  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 6.484  ; 6.288  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 6.352  ; 5.951  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.977  ; 4.829  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.318  ; 4.229  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.326  ; 4.249  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.807  ; 4.679  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.484  ; 6.288  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 5.195  ; 5.096  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 5.729  ; 5.627  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 8.424  ; 8.270  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 10.001 ; 9.672  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 7.744  ; 7.851  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 2.357  ; 2.429  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 3.083  ; 3.239  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 3.207  ; 3.402  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.259  ; 3.453  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.292  ; 3.482  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 2.697  ; 2.798  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 2.357  ; 2.429  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.095  ; 3.254  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.155  ; 3.343  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 3.049  ; 3.230  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 3.855  ; 4.116  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 4.031  ; 4.309  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 4.393  ; 4.311  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.782  ; 2.932  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 2.717  ; 2.844  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.717  ; 2.844  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 2.928  ; 3.086  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 3.917  ; 4.213  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.002 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 2.584  ; 2.692  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.861  ; 3.012  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 3.469  ; 3.695  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 2.917  ; 3.074  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 4.298  ; 4.641  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 3.332  ; 3.556  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 3.176  ; 3.372  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 4.398  ; 4.749  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.706  ; 2.840  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.688  ; 2.803  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 3.841  ; 4.123  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 3.778  ; 4.048  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.918  ; 3.061  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.584  ; 2.692  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 3.123  ; 3.304  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.949  ; 3.088  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.689  ; 2.792  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 3.023  ; 3.209  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 3.023  ; 3.209  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 3.148  ; 3.323  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 4.243  ; 4.584  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 3.576  ; 3.819  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.059 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 2.261  ; 2.371  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 2.604  ; 2.764  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 1.906  ; 1.909  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 3.388  ; 3.145  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.208  ; 2.227  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 1.913  ; 1.910  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 1.906  ; 1.909  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.132  ; 2.148  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 2.917  ; 3.017  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 2.324  ; 2.383  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 2.577  ; 2.658  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 3.900  ; 4.160  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.153  ; 4.413  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_en          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_er          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_md_pad_io      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------+
; Input Transition Times                                                   ;
+-----------------------+--------------+-----------------+-----------------+
; Pin                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------+--------------+-----------------+-----------------+
; sdram_dq_pad_io[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[10]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[11]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[12]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[13]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[14]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[15]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; eth0_md_pad_io        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdc_cmd_pad_io        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n_pad_i           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk_pad_i         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; eth0_tx_clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_col              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_crs              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_dv               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_er            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdc_card_detect_pad_i ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart0_srx_pad_i       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00923 V          ; 0.196 V                              ; 0.189 V                              ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00923 V         ; 0.196 V                             ; 0.189 V                             ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 137556     ; 0        ; 247      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; sys_clk_pad_i                                            ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 255240     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 1012       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 331346109  ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; sys_clk_pad_i                                            ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_pad_i                                            ; 2          ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i                                            ; 39154      ; 0        ; 0        ; 0        ;
; sys_clk_pad_i                                            ; sys_clk_pad_i                                            ; 9040       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 137556     ; 0        ; 247      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; sys_clk_pad_i                                            ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 255240     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 1012       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 331346109  ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; sys_clk_pad_i                                            ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; sys_clk_pad_i                                            ; 2          ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; sys_clk_pad_i                                            ; 39154      ; 0        ; 0        ; 0        ;
; sys_clk_pad_i                                            ; sys_clk_pad_i                                            ; 9040       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 5555       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3622       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; sys_clk_pad_i                                            ; false path ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 5555       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3622       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; sys_clk_pad_i                                            ; false path ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 492   ; 492  ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 95    ; 95   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Tue Dec  9 17:25:45 2014
Info: Command: quartus_sta orpsoc_top -c orpsoc_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'orpsoc_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at orpsoc_top.sdc(14): rst_n_pad_i could not be matched with a net
Warning (332049): Ignored set_false_path at orpsoc_top.sdc(14): Argument <through> is an empty collection
    Info (332050): set_false_path -through [get_nets {rst_n_pad_i}]
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_i[3] is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_maccontrol:maccontrol1|MuxedDone is being clocked by eth0_tx_clk
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5] is being clocked by eth0_rx_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.101              -0.101 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.261               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.356               0.000 sys_clk_pad_i 
    Info (332119):    39.592               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.265               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.295               0.000 sys_clk_pad_i 
    Info (332119):     0.367               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.392               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.426               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.880               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.984               0.000 altera_reserved_tck 
    Info (332119):     1.731               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.618               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.606               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.647               0.000 sys_clk_pad_i 
    Info (332119):    49.722               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_i[3] is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_maccontrol:maccontrol1|MuxedDone is being clocked by eth0_tx_clk
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5] is being clocked by eth0_rx_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.714               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.912               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.519               0.000 sys_clk_pad_i 
    Info (332119):    40.301               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.245               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.301               0.000 sys_clk_pad_i 
    Info (332119):     0.345               0.000 altera_reserved_tck 
    Info (332119):     0.345               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 13.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.138               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.077               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.888               0.000 altera_reserved_tck 
    Info (332119):     1.565               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.610               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.605               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.639               0.000 sys_clk_pad_i 
    Info (332119):    49.716               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_i[3] is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_maccontrol:maccontrol1|MuxedDone is being clocked by eth0_tx_clk
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5] is being clocked by eth0_rx_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.989               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.469               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.064               0.000 sys_clk_pad_i 
    Info (332119):    45.059               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.088               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.108               0.000 sys_clk_pad_i 
    Info (332119):     0.154               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.175               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.943               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.250               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.480               0.000 altera_reserved_tck 
    Info (332119):     0.835               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.727               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.245               0.000 sys_clk_pad_i 
    Info (332119):     9.728               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.415               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1367 megabytes
    Info: Processing ended: Tue Dec  9 17:26:06 2014
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:27


