
w5500_f401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c164  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000137c  0800c304  0800c304  0001c304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d680  0800d680  00020270  2**0
                  CONTENTS
  4 .ARM          00000008  0800d680  0800d680  0001d680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d688  0800d688  00020270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d688  0800d688  0001d688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d68c  0800d68c  0001d68c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  0800d690  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003694  20000270  0800d900  00020270  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003904  0800d900  00023904  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001af95  00000000  00000000  000202e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a76  00000000  00000000  0003b278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001990  00000000  00000000  0003fcf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001385  00000000  00000000  00041680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b4a6  00000000  00000000  00042a05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e816  00000000  00000000  0005deab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a3ae7  00000000  00000000  0007c6c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000070a8  00000000  00000000  001201a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00127250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000270 	.word	0x20000270
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c2ec 	.word	0x0800c2ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000274 	.word	0x20000274
 80001dc:	0800c2ec 	.word	0x0800c2ec

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000590:	4b04      	ldr	r3, [pc, #16]	; (80005a4 <__NVIC_GetPriorityGrouping+0x18>)
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	0a1b      	lsrs	r3, r3, #8
 8000596:	f003 0307 	and.w	r3, r3, #7
}
 800059a:	4618      	mov	r0, r3
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr
 80005a4:	e000ed00 	.word	0xe000ed00

080005a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	4603      	mov	r3, r0
 80005b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	db0b      	blt.n	80005d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	f003 021f 	and.w	r2, r3, #31
 80005c0:	4907      	ldr	r1, [pc, #28]	; (80005e0 <__NVIC_EnableIRQ+0x38>)
 80005c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c6:	095b      	lsrs	r3, r3, #5
 80005c8:	2001      	movs	r0, #1
 80005ca:	fa00 f202 	lsl.w	r2, r0, r2
 80005ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005d2:	bf00      	nop
 80005d4:	370c      	adds	r7, #12
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	e000e100 	.word	0xe000e100

080005e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	6039      	str	r1, [r7, #0]
 80005ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	db0a      	blt.n	800060e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	b2da      	uxtb	r2, r3
 80005fc:	490c      	ldr	r1, [pc, #48]	; (8000630 <__NVIC_SetPriority+0x4c>)
 80005fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000602:	0112      	lsls	r2, r2, #4
 8000604:	b2d2      	uxtb	r2, r2
 8000606:	440b      	add	r3, r1
 8000608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800060c:	e00a      	b.n	8000624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	b2da      	uxtb	r2, r3
 8000612:	4908      	ldr	r1, [pc, #32]	; (8000634 <__NVIC_SetPriority+0x50>)
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	f003 030f 	and.w	r3, r3, #15
 800061a:	3b04      	subs	r3, #4
 800061c:	0112      	lsls	r2, r2, #4
 800061e:	b2d2      	uxtb	r2, r2
 8000620:	440b      	add	r3, r1
 8000622:	761a      	strb	r2, [r3, #24]
}
 8000624:	bf00      	nop
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	e000e100 	.word	0xe000e100
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000638:	b480      	push	{r7}
 800063a:	b089      	sub	sp, #36	; 0x24
 800063c:	af00      	add	r7, sp, #0
 800063e:	60f8      	str	r0, [r7, #12]
 8000640:	60b9      	str	r1, [r7, #8]
 8000642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	f003 0307 	and.w	r3, r3, #7
 800064a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800064c:	69fb      	ldr	r3, [r7, #28]
 800064e:	f1c3 0307 	rsb	r3, r3, #7
 8000652:	2b04      	cmp	r3, #4
 8000654:	bf28      	it	cs
 8000656:	2304      	movcs	r3, #4
 8000658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800065a:	69fb      	ldr	r3, [r7, #28]
 800065c:	3304      	adds	r3, #4
 800065e:	2b06      	cmp	r3, #6
 8000660:	d902      	bls.n	8000668 <NVIC_EncodePriority+0x30>
 8000662:	69fb      	ldr	r3, [r7, #28]
 8000664:	3b03      	subs	r3, #3
 8000666:	e000      	b.n	800066a <NVIC_EncodePriority+0x32>
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800066c:	f04f 32ff 	mov.w	r2, #4294967295
 8000670:	69bb      	ldr	r3, [r7, #24]
 8000672:	fa02 f303 	lsl.w	r3, r2, r3
 8000676:	43da      	mvns	r2, r3
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	401a      	ands	r2, r3
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000680:	f04f 31ff 	mov.w	r1, #4294967295
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	fa01 f303 	lsl.w	r3, r1, r3
 800068a:	43d9      	mvns	r1, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000690:	4313      	orrs	r3, r2
         );
}
 8000692:	4618      	mov	r0, r3
 8000694:	3724      	adds	r7, #36	; 0x24
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr

0800069e <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 800069e:	b480      	push	{r7}
 80006a0:	b083      	sub	sp, #12
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	f043 0201 	orr.w	r2, r3, #1
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	601a      	str	r2, [r3, #0]
}
 80006b2:	bf00      	nop
 80006b4:	370c      	adds	r7, #12
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr

080006be <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 80006be:	b480      	push	{r7}
 80006c0:	b083      	sub	sp, #12
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	601a      	str	r2, [r3, #0]
}
 80006d2:	bf00      	nop
 80006d4:	370c      	adds	r7, #12
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr

080006de <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80006de:	b480      	push	{r7}
 80006e0:	b083      	sub	sp, #12
 80006e2:	af00      	add	r7, sp, #0
 80006e4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	f043 0201 	orr.w	r2, r3, #1
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	60da      	str	r2, [r3, #12]
}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr

080006fe <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80006fe:	b480      	push	{r7}
 8000700:	b083      	sub	sp, #12
 8000702:	af00      	add	r7, sp, #0
 8000704:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	68db      	ldr	r3, [r3, #12]
 800070a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	60da      	str	r2, [r3, #12]
}
 8000712:	bf00      	nop
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr

0800071e <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800071e:	b480      	push	{r7}
 8000720:	b083      	sub	sp, #12
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	691b      	ldr	r3, [r3, #16]
 800072a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	695b      	ldr	r3, [r3, #20]
 8000736:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	615a      	str	r2, [r3, #20]
}
 800073e:	bf00      	nop
 8000740:	370c      	adds	r7, #12
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr

0800074a <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800074a:	b480      	push	{r7}
 800074c:	b089      	sub	sp, #36	; 0x24
 800074e:	af00      	add	r7, sp, #0
 8000750:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	330c      	adds	r3, #12
 8000756:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	e853 3f00 	ldrex	r3, [r3]
 800075e:	60bb      	str	r3, [r7, #8]
   return(result);
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	f043 0320 	orr.w	r3, r3, #32
 8000766:	61fb      	str	r3, [r7, #28]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	330c      	adds	r3, #12
 800076c:	69fa      	ldr	r2, [r7, #28]
 800076e:	61ba      	str	r2, [r7, #24]
 8000770:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000772:	6979      	ldr	r1, [r7, #20]
 8000774:	69ba      	ldr	r2, [r7, #24]
 8000776:	e841 2300 	strex	r3, r2, [r1]
 800077a:	613b      	str	r3, [r7, #16]
   return(result);
 800077c:	693b      	ldr	r3, [r7, #16]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1e7      	bne.n	8000752 <LL_USART_EnableIT_RXNE+0x8>
}
 8000782:	bf00      	nop
 8000784:	bf00      	nop
 8000786:	3724      	adds	r7, #36	; 0x24
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr

08000790 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	683a      	ldr	r2, [r7, #0]
 800079e:	619a      	str	r2, [r3, #24]
}
 80007a0:	bf00      	nop
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	041a      	lsls	r2, r3, #16
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	619a      	str	r2, [r3, #24]
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
	...

080007cc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80007d4:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007d8:	4907      	ldr	r1, [pc, #28]	; (80007f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4313      	orrs	r3, r2
 80007de:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	4013      	ands	r3, r2
 80007e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007ea:	68fb      	ldr	r3, [r7, #12]
}
 80007ec:	bf00      	nop
 80007ee:	3714      	adds	r7, #20
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	40023800 	.word	0x40023800

080007fc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b085      	sub	sp, #20
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000804:	4b08      	ldr	r3, [pc, #32]	; (8000828 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000806:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000808:	4907      	ldr	r1, [pc, #28]	; (8000828 <LL_APB2_GRP1_EnableClock+0x2c>)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4313      	orrs	r3, r2
 800080e:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000810:	4b05      	ldr	r3, [pc, #20]	; (8000828 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000812:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	4013      	ands	r3, r2
 8000818:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800081a:	68fb      	ldr	r3, [r7, #12]
}
 800081c:	bf00      	nop
 800081e:	3714      	adds	r7, #20
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	40023800 	.word	0x40023800

0800082c <Set_outputs>:
/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */


void Set_outputs (char* str_rx1)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[3] == '1')) out1[0] = 1;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	2b41      	cmp	r3, #65	; 0x41
 800083a:	d111      	bne.n	8000860 <Set_outputs+0x34>
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3301      	adds	r3, #1
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b4d      	cmp	r3, #77	; 0x4d
 8000844:	d10c      	bne.n	8000860 <Set_outputs+0x34>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	3302      	adds	r3, #2
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b31      	cmp	r3, #49	; 0x31
 800084e:	d107      	bne.n	8000860 <Set_outputs+0x34>
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	3303      	adds	r3, #3
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2b31      	cmp	r3, #49	; 0x31
 8000858:	d102      	bne.n	8000860 <Set_outputs+0x34>
 800085a:	4b86      	ldr	r3, [pc, #536]	; (8000a74 <Set_outputs+0x248>)
 800085c:	2201      	movs	r2, #1
 800085e:	701a      	strb	r2, [r3, #0]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[3] == '0')) out1[0] = 0;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b41      	cmp	r3, #65	; 0x41
 8000866:	d111      	bne.n	800088c <Set_outputs+0x60>
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	3301      	adds	r3, #1
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	2b4d      	cmp	r3, #77	; 0x4d
 8000870:	d10c      	bne.n	800088c <Set_outputs+0x60>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	3302      	adds	r3, #2
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	2b31      	cmp	r3, #49	; 0x31
 800087a:	d107      	bne.n	800088c <Set_outputs+0x60>
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3303      	adds	r3, #3
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b30      	cmp	r3, #48	; 0x30
 8000884:	d102      	bne.n	800088c <Set_outputs+0x60>
 8000886:	4b7b      	ldr	r3, [pc, #492]	; (8000a74 <Set_outputs+0x248>)
 8000888:	2200      	movs	r2, #0
 800088a:	701a      	strb	r2, [r3, #0]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[4] == '1')) out1[1] = 1;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	2b41      	cmp	r3, #65	; 0x41
 8000892:	d111      	bne.n	80008b8 <Set_outputs+0x8c>
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	3301      	adds	r3, #1
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	2b4d      	cmp	r3, #77	; 0x4d
 800089c:	d10c      	bne.n	80008b8 <Set_outputs+0x8c>
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	3302      	adds	r3, #2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	2b31      	cmp	r3, #49	; 0x31
 80008a6:	d107      	bne.n	80008b8 <Set_outputs+0x8c>
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	3304      	adds	r3, #4
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b31      	cmp	r3, #49	; 0x31
 80008b0:	d102      	bne.n	80008b8 <Set_outputs+0x8c>
 80008b2:	4b70      	ldr	r3, [pc, #448]	; (8000a74 <Set_outputs+0x248>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	705a      	strb	r2, [r3, #1]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[4] == '0')) out1[1] = 0;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b41      	cmp	r3, #65	; 0x41
 80008be:	d111      	bne.n	80008e4 <Set_outputs+0xb8>
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3301      	adds	r3, #1
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	2b4d      	cmp	r3, #77	; 0x4d
 80008c8:	d10c      	bne.n	80008e4 <Set_outputs+0xb8>
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	3302      	adds	r3, #2
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2b31      	cmp	r3, #49	; 0x31
 80008d2:	d107      	bne.n	80008e4 <Set_outputs+0xb8>
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	3304      	adds	r3, #4
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b30      	cmp	r3, #48	; 0x30
 80008dc:	d102      	bne.n	80008e4 <Set_outputs+0xb8>
 80008de:	4b65      	ldr	r3, [pc, #404]	; (8000a74 <Set_outputs+0x248>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	705a      	strb	r2, [r3, #1]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[5] == '1')) out1[2] = 1;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b41      	cmp	r3, #65	; 0x41
 80008ea:	d111      	bne.n	8000910 <Set_outputs+0xe4>
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3301      	adds	r3, #1
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b4d      	cmp	r3, #77	; 0x4d
 80008f4:	d10c      	bne.n	8000910 <Set_outputs+0xe4>
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	3302      	adds	r3, #2
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b31      	cmp	r3, #49	; 0x31
 80008fe:	d107      	bne.n	8000910 <Set_outputs+0xe4>
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	3305      	adds	r3, #5
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	2b31      	cmp	r3, #49	; 0x31
 8000908:	d102      	bne.n	8000910 <Set_outputs+0xe4>
 800090a:	4b5a      	ldr	r3, [pc, #360]	; (8000a74 <Set_outputs+0x248>)
 800090c:	2201      	movs	r2, #1
 800090e:	709a      	strb	r2, [r3, #2]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[5] == '0')) out1[2] = 0;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b41      	cmp	r3, #65	; 0x41
 8000916:	d111      	bne.n	800093c <Set_outputs+0x110>
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3301      	adds	r3, #1
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	2b4d      	cmp	r3, #77	; 0x4d
 8000920:	d10c      	bne.n	800093c <Set_outputs+0x110>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	3302      	adds	r3, #2
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	2b31      	cmp	r3, #49	; 0x31
 800092a:	d107      	bne.n	800093c <Set_outputs+0x110>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	3305      	adds	r3, #5
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b30      	cmp	r3, #48	; 0x30
 8000934:	d102      	bne.n	800093c <Set_outputs+0x110>
 8000936:	4b4f      	ldr	r3, [pc, #316]	; (8000a74 <Set_outputs+0x248>)
 8000938:	2200      	movs	r2, #0
 800093a:	709a      	strb	r2, [r3, #2]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[6] == '1')) out1[3] = 1;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b41      	cmp	r3, #65	; 0x41
 8000942:	d111      	bne.n	8000968 <Set_outputs+0x13c>
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	3301      	adds	r3, #1
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b4d      	cmp	r3, #77	; 0x4d
 800094c:	d10c      	bne.n	8000968 <Set_outputs+0x13c>
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	3302      	adds	r3, #2
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b31      	cmp	r3, #49	; 0x31
 8000956:	d107      	bne.n	8000968 <Set_outputs+0x13c>
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	3306      	adds	r3, #6
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	2b31      	cmp	r3, #49	; 0x31
 8000960:	d102      	bne.n	8000968 <Set_outputs+0x13c>
 8000962:	4b44      	ldr	r3, [pc, #272]	; (8000a74 <Set_outputs+0x248>)
 8000964:	2201      	movs	r2, #1
 8000966:	70da      	strb	r2, [r3, #3]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[6] == '0')) out1[3] = 0;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b41      	cmp	r3, #65	; 0x41
 800096e:	d111      	bne.n	8000994 <Set_outputs+0x168>
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	3301      	adds	r3, #1
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	2b4d      	cmp	r3, #77	; 0x4d
 8000978:	d10c      	bne.n	8000994 <Set_outputs+0x168>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3302      	adds	r3, #2
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b31      	cmp	r3, #49	; 0x31
 8000982:	d107      	bne.n	8000994 <Set_outputs+0x168>
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	3306      	adds	r3, #6
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b30      	cmp	r3, #48	; 0x30
 800098c:	d102      	bne.n	8000994 <Set_outputs+0x168>
 800098e:	4b39      	ldr	r3, [pc, #228]	; (8000a74 <Set_outputs+0x248>)
 8000990:	2200      	movs	r2, #0
 8000992:	70da      	strb	r2, [r3, #3]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[7] == '1')) out1[4] = 1;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b41      	cmp	r3, #65	; 0x41
 800099a:	d111      	bne.n	80009c0 <Set_outputs+0x194>
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3301      	adds	r3, #1
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b4d      	cmp	r3, #77	; 0x4d
 80009a4:	d10c      	bne.n	80009c0 <Set_outputs+0x194>
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	3302      	adds	r3, #2
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b31      	cmp	r3, #49	; 0x31
 80009ae:	d107      	bne.n	80009c0 <Set_outputs+0x194>
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	3307      	adds	r3, #7
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b31      	cmp	r3, #49	; 0x31
 80009b8:	d102      	bne.n	80009c0 <Set_outputs+0x194>
 80009ba:	4b2e      	ldr	r3, [pc, #184]	; (8000a74 <Set_outputs+0x248>)
 80009bc:	2201      	movs	r2, #1
 80009be:	711a      	strb	r2, [r3, #4]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[7] == '0')) out1[4] = 0;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	2b41      	cmp	r3, #65	; 0x41
 80009c6:	d111      	bne.n	80009ec <Set_outputs+0x1c0>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	3301      	adds	r3, #1
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	2b4d      	cmp	r3, #77	; 0x4d
 80009d0:	d10c      	bne.n	80009ec <Set_outputs+0x1c0>
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	3302      	adds	r3, #2
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b31      	cmp	r3, #49	; 0x31
 80009da:	d107      	bne.n	80009ec <Set_outputs+0x1c0>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	3307      	adds	r3, #7
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b30      	cmp	r3, #48	; 0x30
 80009e4:	d102      	bne.n	80009ec <Set_outputs+0x1c0>
 80009e6:	4b23      	ldr	r3, [pc, #140]	; (8000a74 <Set_outputs+0x248>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	711a      	strb	r2, [r3, #4]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[8] == '1')) out1[5] = 1;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b41      	cmp	r3, #65	; 0x41
 80009f2:	d111      	bne.n	8000a18 <Set_outputs+0x1ec>
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3301      	adds	r3, #1
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b4d      	cmp	r3, #77	; 0x4d
 80009fc:	d10c      	bne.n	8000a18 <Set_outputs+0x1ec>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	3302      	adds	r3, #2
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b31      	cmp	r3, #49	; 0x31
 8000a06:	d107      	bne.n	8000a18 <Set_outputs+0x1ec>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	3308      	adds	r3, #8
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b31      	cmp	r3, #49	; 0x31
 8000a10:	d102      	bne.n	8000a18 <Set_outputs+0x1ec>
 8000a12:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <Set_outputs+0x248>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	715a      	strb	r2, [r3, #5]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[8] == '0')) out1[5] = 0;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b41      	cmp	r3, #65	; 0x41
 8000a1e:	d111      	bne.n	8000a44 <Set_outputs+0x218>
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	3301      	adds	r3, #1
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2b4d      	cmp	r3, #77	; 0x4d
 8000a28:	d10c      	bne.n	8000a44 <Set_outputs+0x218>
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	3302      	adds	r3, #2
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b31      	cmp	r3, #49	; 0x31
 8000a32:	d107      	bne.n	8000a44 <Set_outputs+0x218>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	3308      	adds	r3, #8
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b30      	cmp	r3, #48	; 0x30
 8000a3c:	d102      	bne.n	8000a44 <Set_outputs+0x218>
 8000a3e:	4b0d      	ldr	r3, [pc, #52]	; (8000a74 <Set_outputs+0x248>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	715a      	strb	r2, [r3, #5]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[9] == '1')) out1[6] = 1;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	2b41      	cmp	r3, #65	; 0x41
 8000a4a:	d115      	bne.n	8000a78 <Set_outputs+0x24c>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	2b4d      	cmp	r3, #77	; 0x4d
 8000a54:	d110      	bne.n	8000a78 <Set_outputs+0x24c>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	3302      	adds	r3, #2
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b31      	cmp	r3, #49	; 0x31
 8000a5e:	d10b      	bne.n	8000a78 <Set_outputs+0x24c>
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	3309      	adds	r3, #9
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b31      	cmp	r3, #49	; 0x31
 8000a68:	d106      	bne.n	8000a78 <Set_outputs+0x24c>
 8000a6a:	4b02      	ldr	r3, [pc, #8]	; (8000a74 <Set_outputs+0x248>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	719a      	strb	r2, [r3, #6]
 8000a70:	e002      	b.n	8000a78 <Set_outputs+0x24c>
 8000a72:	bf00      	nop
 8000a74:	200002a8 	.word	0x200002a8
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[9] == '0')) out1[6] = 0;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b41      	cmp	r3, #65	; 0x41
 8000a7e:	d111      	bne.n	8000aa4 <Set_outputs+0x278>
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	3301      	adds	r3, #1
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	2b4d      	cmp	r3, #77	; 0x4d
 8000a88:	d10c      	bne.n	8000aa4 <Set_outputs+0x278>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	3302      	adds	r3, #2
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2b31      	cmp	r3, #49	; 0x31
 8000a92:	d107      	bne.n	8000aa4 <Set_outputs+0x278>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	3309      	adds	r3, #9
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b30      	cmp	r3, #48	; 0x30
 8000a9c:	d102      	bne.n	8000aa4 <Set_outputs+0x278>
 8000a9e:	4b86      	ldr	r3, [pc, #536]	; (8000cb8 <Set_outputs+0x48c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	719a      	strb	r2, [r3, #6]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[10] == '1')) out1[7] = 1;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	2b41      	cmp	r3, #65	; 0x41
 8000aaa:	d111      	bne.n	8000ad0 <Set_outputs+0x2a4>
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b4d      	cmp	r3, #77	; 0x4d
 8000ab4:	d10c      	bne.n	8000ad0 <Set_outputs+0x2a4>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	3302      	adds	r3, #2
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2b31      	cmp	r3, #49	; 0x31
 8000abe:	d107      	bne.n	8000ad0 <Set_outputs+0x2a4>
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	330a      	adds	r3, #10
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	2b31      	cmp	r3, #49	; 0x31
 8000ac8:	d102      	bne.n	8000ad0 <Set_outputs+0x2a4>
 8000aca:	4b7b      	ldr	r3, [pc, #492]	; (8000cb8 <Set_outputs+0x48c>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	71da      	strb	r2, [r3, #7]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[10] == '0')) out1[7] = 0;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b41      	cmp	r3, #65	; 0x41
 8000ad6:	d111      	bne.n	8000afc <Set_outputs+0x2d0>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	3301      	adds	r3, #1
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	2b4d      	cmp	r3, #77	; 0x4d
 8000ae0:	d10c      	bne.n	8000afc <Set_outputs+0x2d0>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	3302      	adds	r3, #2
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b31      	cmp	r3, #49	; 0x31
 8000aea:	d107      	bne.n	8000afc <Set_outputs+0x2d0>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	330a      	adds	r3, #10
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b30      	cmp	r3, #48	; 0x30
 8000af4:	d102      	bne.n	8000afc <Set_outputs+0x2d0>
 8000af6:	4b70      	ldr	r3, [pc, #448]	; (8000cb8 <Set_outputs+0x48c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	71da      	strb	r2, [r3, #7]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[11] == '1')) out2[0] = 1;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b41      	cmp	r3, #65	; 0x41
 8000b02:	d111      	bne.n	8000b28 <Set_outputs+0x2fc>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	3301      	adds	r3, #1
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b4d      	cmp	r3, #77	; 0x4d
 8000b0c:	d10c      	bne.n	8000b28 <Set_outputs+0x2fc>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	3302      	adds	r3, #2
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b31      	cmp	r3, #49	; 0x31
 8000b16:	d107      	bne.n	8000b28 <Set_outputs+0x2fc>
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	330b      	adds	r3, #11
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2b31      	cmp	r3, #49	; 0x31
 8000b20:	d102      	bne.n	8000b28 <Set_outputs+0x2fc>
 8000b22:	4b66      	ldr	r3, [pc, #408]	; (8000cbc <Set_outputs+0x490>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	701a      	strb	r2, [r3, #0]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[11] == '0')) out2[0] = 0;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b41      	cmp	r3, #65	; 0x41
 8000b2e:	d111      	bne.n	8000b54 <Set_outputs+0x328>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	3301      	adds	r3, #1
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	2b4d      	cmp	r3, #77	; 0x4d
 8000b38:	d10c      	bne.n	8000b54 <Set_outputs+0x328>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3302      	adds	r3, #2
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	2b31      	cmp	r3, #49	; 0x31
 8000b42:	d107      	bne.n	8000b54 <Set_outputs+0x328>
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	330b      	adds	r3, #11
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	2b30      	cmp	r3, #48	; 0x30
 8000b4c:	d102      	bne.n	8000b54 <Set_outputs+0x328>
 8000b4e:	4b5b      	ldr	r3, [pc, #364]	; (8000cbc <Set_outputs+0x490>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	701a      	strb	r2, [r3, #0]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[12] == '1')) out2[1] = 1;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b41      	cmp	r3, #65	; 0x41
 8000b5a:	d111      	bne.n	8000b80 <Set_outputs+0x354>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	2b4d      	cmp	r3, #77	; 0x4d
 8000b64:	d10c      	bne.n	8000b80 <Set_outputs+0x354>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	3302      	adds	r3, #2
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b31      	cmp	r3, #49	; 0x31
 8000b6e:	d107      	bne.n	8000b80 <Set_outputs+0x354>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	330c      	adds	r3, #12
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b31      	cmp	r3, #49	; 0x31
 8000b78:	d102      	bne.n	8000b80 <Set_outputs+0x354>
 8000b7a:	4b50      	ldr	r3, [pc, #320]	; (8000cbc <Set_outputs+0x490>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	705a      	strb	r2, [r3, #1]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[12] == '0')) out2[1] = 0;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b41      	cmp	r3, #65	; 0x41
 8000b86:	d111      	bne.n	8000bac <Set_outputs+0x380>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	2b4d      	cmp	r3, #77	; 0x4d
 8000b90:	d10c      	bne.n	8000bac <Set_outputs+0x380>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	3302      	adds	r3, #2
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b31      	cmp	r3, #49	; 0x31
 8000b9a:	d107      	bne.n	8000bac <Set_outputs+0x380>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	330c      	adds	r3, #12
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b30      	cmp	r3, #48	; 0x30
 8000ba4:	d102      	bne.n	8000bac <Set_outputs+0x380>
 8000ba6:	4b45      	ldr	r3, [pc, #276]	; (8000cbc <Set_outputs+0x490>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	705a      	strb	r2, [r3, #1]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[13] == '1')) out2[2] = 1;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	2b41      	cmp	r3, #65	; 0x41
 8000bb2:	d111      	bne.n	8000bd8 <Set_outputs+0x3ac>
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b4d      	cmp	r3, #77	; 0x4d
 8000bbc:	d10c      	bne.n	8000bd8 <Set_outputs+0x3ac>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	3302      	adds	r3, #2
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	2b31      	cmp	r3, #49	; 0x31
 8000bc6:	d107      	bne.n	8000bd8 <Set_outputs+0x3ac>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	330d      	adds	r3, #13
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	2b31      	cmp	r3, #49	; 0x31
 8000bd0:	d102      	bne.n	8000bd8 <Set_outputs+0x3ac>
 8000bd2:	4b3a      	ldr	r3, [pc, #232]	; (8000cbc <Set_outputs+0x490>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	709a      	strb	r2, [r3, #2]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[13] == '0')) out2[2] = 0;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b41      	cmp	r3, #65	; 0x41
 8000bde:	d111      	bne.n	8000c04 <Set_outputs+0x3d8>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	3301      	adds	r3, #1
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b4d      	cmp	r3, #77	; 0x4d
 8000be8:	d10c      	bne.n	8000c04 <Set_outputs+0x3d8>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	3302      	adds	r3, #2
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	2b31      	cmp	r3, #49	; 0x31
 8000bf2:	d107      	bne.n	8000c04 <Set_outputs+0x3d8>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	330d      	adds	r3, #13
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b30      	cmp	r3, #48	; 0x30
 8000bfc:	d102      	bne.n	8000c04 <Set_outputs+0x3d8>
 8000bfe:	4b2f      	ldr	r3, [pc, #188]	; (8000cbc <Set_outputs+0x490>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	709a      	strb	r2, [r3, #2]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[14] == '1')) out2[3] = 1;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b41      	cmp	r3, #65	; 0x41
 8000c0a:	d111      	bne.n	8000c30 <Set_outputs+0x404>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	2b4d      	cmp	r3, #77	; 0x4d
 8000c14:	d10c      	bne.n	8000c30 <Set_outputs+0x404>
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	3302      	adds	r3, #2
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	2b31      	cmp	r3, #49	; 0x31
 8000c1e:	d107      	bne.n	8000c30 <Set_outputs+0x404>
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	330e      	adds	r3, #14
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b31      	cmp	r3, #49	; 0x31
 8000c28:	d102      	bne.n	8000c30 <Set_outputs+0x404>
 8000c2a:	4b24      	ldr	r3, [pc, #144]	; (8000cbc <Set_outputs+0x490>)
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	70da      	strb	r2, [r3, #3]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[14] == '0')) out2[3] = 0;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b41      	cmp	r3, #65	; 0x41
 8000c36:	d111      	bne.n	8000c5c <Set_outputs+0x430>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	2b4d      	cmp	r3, #77	; 0x4d
 8000c40:	d10c      	bne.n	8000c5c <Set_outputs+0x430>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	3302      	adds	r3, #2
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b31      	cmp	r3, #49	; 0x31
 8000c4a:	d107      	bne.n	8000c5c <Set_outputs+0x430>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	330e      	adds	r3, #14
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b30      	cmp	r3, #48	; 0x30
 8000c54:	d102      	bne.n	8000c5c <Set_outputs+0x430>
 8000c56:	4b19      	ldr	r3, [pc, #100]	; (8000cbc <Set_outputs+0x490>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	70da      	strb	r2, [r3, #3]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[15] == '1')) out2[4] = 1;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	2b41      	cmp	r3, #65	; 0x41
 8000c62:	d111      	bne.n	8000c88 <Set_outputs+0x45c>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	3301      	adds	r3, #1
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	2b4d      	cmp	r3, #77	; 0x4d
 8000c6c:	d10c      	bne.n	8000c88 <Set_outputs+0x45c>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	3302      	adds	r3, #2
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b31      	cmp	r3, #49	; 0x31
 8000c76:	d107      	bne.n	8000c88 <Set_outputs+0x45c>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	330f      	adds	r3, #15
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	2b31      	cmp	r3, #49	; 0x31
 8000c80:	d102      	bne.n	8000c88 <Set_outputs+0x45c>
 8000c82:	4b0e      	ldr	r3, [pc, #56]	; (8000cbc <Set_outputs+0x490>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	711a      	strb	r2, [r3, #4]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[15] == '0')) out2[4] = 0;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b41      	cmp	r3, #65	; 0x41
 8000c8e:	d117      	bne.n	8000cc0 <Set_outputs+0x494>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3301      	adds	r3, #1
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b4d      	cmp	r3, #77	; 0x4d
 8000c98:	d112      	bne.n	8000cc0 <Set_outputs+0x494>
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	3302      	adds	r3, #2
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b31      	cmp	r3, #49	; 0x31
 8000ca2:	d10d      	bne.n	8000cc0 <Set_outputs+0x494>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	330f      	adds	r3, #15
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	2b30      	cmp	r3, #48	; 0x30
 8000cac:	d108      	bne.n	8000cc0 <Set_outputs+0x494>
 8000cae:	4b03      	ldr	r3, [pc, #12]	; (8000cbc <Set_outputs+0x490>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	711a      	strb	r2, [r3, #4]
 8000cb4:	e004      	b.n	8000cc0 <Set_outputs+0x494>
 8000cb6:	bf00      	nop
 8000cb8:	200002a8 	.word	0x200002a8
 8000cbc:	200002b0 	.word	0x200002b0

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[16] == '1')) out2[5] = 1;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b41      	cmp	r3, #65	; 0x41
 8000cc6:	d111      	bne.n	8000cec <Set_outputs+0x4c0>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b4d      	cmp	r3, #77	; 0x4d
 8000cd0:	d10c      	bne.n	8000cec <Set_outputs+0x4c0>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	3302      	adds	r3, #2
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b31      	cmp	r3, #49	; 0x31
 8000cda:	d107      	bne.n	8000cec <Set_outputs+0x4c0>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3310      	adds	r3, #16
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	2b31      	cmp	r3, #49	; 0x31
 8000ce4:	d102      	bne.n	8000cec <Set_outputs+0x4c0>
 8000ce6:	4b99      	ldr	r3, [pc, #612]	; (8000f4c <Set_outputs+0x720>)
 8000ce8:	2201      	movs	r2, #1
 8000cea:	715a      	strb	r2, [r3, #5]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[16] == '0')) out2[5] = 0;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b41      	cmp	r3, #65	; 0x41
 8000cf2:	d111      	bne.n	8000d18 <Set_outputs+0x4ec>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b4d      	cmp	r3, #77	; 0x4d
 8000cfc:	d10c      	bne.n	8000d18 <Set_outputs+0x4ec>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	3302      	adds	r3, #2
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b31      	cmp	r3, #49	; 0x31
 8000d06:	d107      	bne.n	8000d18 <Set_outputs+0x4ec>
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	3310      	adds	r3, #16
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b30      	cmp	r3, #48	; 0x30
 8000d10:	d102      	bne.n	8000d18 <Set_outputs+0x4ec>
 8000d12:	4b8e      	ldr	r3, [pc, #568]	; (8000f4c <Set_outputs+0x720>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	715a      	strb	r2, [r3, #5]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[17] == '1')) out2[6] = 1;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b41      	cmp	r3, #65	; 0x41
 8000d1e:	d111      	bne.n	8000d44 <Set_outputs+0x518>
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3301      	adds	r3, #1
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b4d      	cmp	r3, #77	; 0x4d
 8000d28:	d10c      	bne.n	8000d44 <Set_outputs+0x518>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	3302      	adds	r3, #2
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b31      	cmp	r3, #49	; 0x31
 8000d32:	d107      	bne.n	8000d44 <Set_outputs+0x518>
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3311      	adds	r3, #17
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	2b31      	cmp	r3, #49	; 0x31
 8000d3c:	d102      	bne.n	8000d44 <Set_outputs+0x518>
 8000d3e:	4b83      	ldr	r3, [pc, #524]	; (8000f4c <Set_outputs+0x720>)
 8000d40:	2201      	movs	r2, #1
 8000d42:	719a      	strb	r2, [r3, #6]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[17] == '0')) out2[6] = 0;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	2b41      	cmp	r3, #65	; 0x41
 8000d4a:	d111      	bne.n	8000d70 <Set_outputs+0x544>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b4d      	cmp	r3, #77	; 0x4d
 8000d54:	d10c      	bne.n	8000d70 <Set_outputs+0x544>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	3302      	adds	r3, #2
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b31      	cmp	r3, #49	; 0x31
 8000d5e:	d107      	bne.n	8000d70 <Set_outputs+0x544>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	3311      	adds	r3, #17
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b30      	cmp	r3, #48	; 0x30
 8000d68:	d102      	bne.n	8000d70 <Set_outputs+0x544>
 8000d6a:	4b78      	ldr	r3, [pc, #480]	; (8000f4c <Set_outputs+0x720>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	719a      	strb	r2, [r3, #6]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[18] == '1')) out2[7] = 1;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b41      	cmp	r3, #65	; 0x41
 8000d76:	d111      	bne.n	8000d9c <Set_outputs+0x570>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b4d      	cmp	r3, #77	; 0x4d
 8000d80:	d10c      	bne.n	8000d9c <Set_outputs+0x570>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	3302      	adds	r3, #2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b31      	cmp	r3, #49	; 0x31
 8000d8a:	d107      	bne.n	8000d9c <Set_outputs+0x570>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3312      	adds	r3, #18
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b31      	cmp	r3, #49	; 0x31
 8000d94:	d102      	bne.n	8000d9c <Set_outputs+0x570>
 8000d96:	4b6d      	ldr	r3, [pc, #436]	; (8000f4c <Set_outputs+0x720>)
 8000d98:	2201      	movs	r2, #1
 8000d9a:	71da      	strb	r2, [r3, #7]
	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(str_rx1[2] == '1')&&(str_rx1[18] == '0')) out2[7] = 0;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b41      	cmp	r3, #65	; 0x41
 8000da2:	d111      	bne.n	8000dc8 <Set_outputs+0x59c>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	3301      	adds	r3, #1
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	2b4d      	cmp	r3, #77	; 0x4d
 8000dac:	d10c      	bne.n	8000dc8 <Set_outputs+0x59c>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	3302      	adds	r3, #2
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b31      	cmp	r3, #49	; 0x31
 8000db6:	d107      	bne.n	8000dc8 <Set_outputs+0x59c>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3312      	adds	r3, #18
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b30      	cmp	r3, #48	; 0x30
 8000dc0:	d102      	bne.n	8000dc8 <Set_outputs+0x59c>
 8000dc2:	4b62      	ldr	r3, [pc, #392]	; (8000f4c <Set_outputs+0x720>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	71da      	strb	r2, [r3, #7]

	if ((str_rx1[0] == 'A')&&(str_rx1[1] == 'M')&&(flag_ok ==1)){ USART1_Send_String ("OK"); flag_ok=0;}
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b41      	cmp	r3, #65	; 0x41
 8000dce:	d10e      	bne.n	8000dee <Set_outputs+0x5c2>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	2b4d      	cmp	r3, #77	; 0x4d
 8000dd8:	d109      	bne.n	8000dee <Set_outputs+0x5c2>
 8000dda:	4b5d      	ldr	r3, [pc, #372]	; (8000f50 <Set_outputs+0x724>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d105      	bne.n	8000dee <Set_outputs+0x5c2>
 8000de2:	485c      	ldr	r0, [pc, #368]	; (8000f54 <Set_outputs+0x728>)
 8000de4:	f000 fb2e 	bl	8001444 <USART1_Send_String>
 8000de8:	4b59      	ldr	r3, [pc, #356]	; (8000f50 <Set_outputs+0x724>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	701a      	strb	r2, [r3, #0]

		if (out1[0] ==1) LL_GPIO_SetOutputPin(OUT1_GPIO_Port, OUT1_Pin); else LL_GPIO_ResetOutputPin(OUT1_GPIO_Port, OUT1_Pin);
 8000dee:	4b5a      	ldr	r3, [pc, #360]	; (8000f58 <Set_outputs+0x72c>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d104      	bne.n	8000e00 <Set_outputs+0x5d4>
 8000df6:	2101      	movs	r1, #1
 8000df8:	4858      	ldr	r0, [pc, #352]	; (8000f5c <Set_outputs+0x730>)
 8000dfa:	f7ff fcc9 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000dfe:	e003      	b.n	8000e08 <Set_outputs+0x5dc>
 8000e00:	2101      	movs	r1, #1
 8000e02:	4856      	ldr	r0, [pc, #344]	; (8000f5c <Set_outputs+0x730>)
 8000e04:	f7ff fcd2 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out1[1] ==1) LL_GPIO_SetOutputPin(OUT2_GPIO_Port, OUT2_Pin); else LL_GPIO_ResetOutputPin(OUT2_GPIO_Port, OUT2_Pin);
 8000e08:	4b53      	ldr	r3, [pc, #332]	; (8000f58 <Set_outputs+0x72c>)
 8000e0a:	785b      	ldrb	r3, [r3, #1]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d104      	bne.n	8000e1a <Set_outputs+0x5ee>
 8000e10:	2102      	movs	r1, #2
 8000e12:	4852      	ldr	r0, [pc, #328]	; (8000f5c <Set_outputs+0x730>)
 8000e14:	f7ff fcbc 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000e18:	e003      	b.n	8000e22 <Set_outputs+0x5f6>
 8000e1a:	2102      	movs	r1, #2
 8000e1c:	484f      	ldr	r0, [pc, #316]	; (8000f5c <Set_outputs+0x730>)
 8000e1e:	f7ff fcc5 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out1[2] ==1) LL_GPIO_SetOutputPin(OUT3_GPIO_Port, OUT3_Pin); else LL_GPIO_ResetOutputPin(OUT3_GPIO_Port, OUT3_Pin);
 8000e22:	4b4d      	ldr	r3, [pc, #308]	; (8000f58 <Set_outputs+0x72c>)
 8000e24:	789b      	ldrb	r3, [r3, #2]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d104      	bne.n	8000e34 <Set_outputs+0x608>
 8000e2a:	2104      	movs	r1, #4
 8000e2c:	484b      	ldr	r0, [pc, #300]	; (8000f5c <Set_outputs+0x730>)
 8000e2e:	f7ff fcaf 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000e32:	e003      	b.n	8000e3c <Set_outputs+0x610>
 8000e34:	2104      	movs	r1, #4
 8000e36:	4849      	ldr	r0, [pc, #292]	; (8000f5c <Set_outputs+0x730>)
 8000e38:	f7ff fcb8 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out1[3] ==1) LL_GPIO_SetOutputPin(OUT4_GPIO_Port, OUT4_Pin); else LL_GPIO_ResetOutputPin(OUT4_GPIO_Port, OUT4_Pin);
 8000e3c:	4b46      	ldr	r3, [pc, #280]	; (8000f58 <Set_outputs+0x72c>)
 8000e3e:	78db      	ldrb	r3, [r3, #3]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d104      	bne.n	8000e4e <Set_outputs+0x622>
 8000e44:	2108      	movs	r1, #8
 8000e46:	4845      	ldr	r0, [pc, #276]	; (8000f5c <Set_outputs+0x730>)
 8000e48:	f7ff fca2 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000e4c:	e003      	b.n	8000e56 <Set_outputs+0x62a>
 8000e4e:	2108      	movs	r1, #8
 8000e50:	4842      	ldr	r0, [pc, #264]	; (8000f5c <Set_outputs+0x730>)
 8000e52:	f7ff fcab 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out1[4] ==1) LL_GPIO_SetOutputPin(OUT5_GPIO_Port, OUT5_Pin); else LL_GPIO_ResetOutputPin(OUT5_GPIO_Port, OUT5_Pin);
 8000e56:	4b40      	ldr	r3, [pc, #256]	; (8000f58 <Set_outputs+0x72c>)
 8000e58:	791b      	ldrb	r3, [r3, #4]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d104      	bne.n	8000e68 <Set_outputs+0x63c>
 8000e5e:	2110      	movs	r1, #16
 8000e60:	483e      	ldr	r0, [pc, #248]	; (8000f5c <Set_outputs+0x730>)
 8000e62:	f7ff fc95 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000e66:	e003      	b.n	8000e70 <Set_outputs+0x644>
 8000e68:	2110      	movs	r1, #16
 8000e6a:	483c      	ldr	r0, [pc, #240]	; (8000f5c <Set_outputs+0x730>)
 8000e6c:	f7ff fc9e 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out1[5] ==1) LL_GPIO_SetOutputPin(OUT6_GPIO_Port, OUT6_Pin); else LL_GPIO_ResetOutputPin(OUT6_GPIO_Port, OUT6_Pin);
 8000e70:	4b39      	ldr	r3, [pc, #228]	; (8000f58 <Set_outputs+0x72c>)
 8000e72:	795b      	ldrb	r3, [r3, #5]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d104      	bne.n	8000e82 <Set_outputs+0x656>
 8000e78:	2120      	movs	r1, #32
 8000e7a:	4838      	ldr	r0, [pc, #224]	; (8000f5c <Set_outputs+0x730>)
 8000e7c:	f7ff fc88 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000e80:	e003      	b.n	8000e8a <Set_outputs+0x65e>
 8000e82:	2120      	movs	r1, #32
 8000e84:	4835      	ldr	r0, [pc, #212]	; (8000f5c <Set_outputs+0x730>)
 8000e86:	f7ff fc91 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out1[6] ==1) LL_GPIO_SetOutputPin(OUT7_GPIO_Port, OUT7_Pin); else LL_GPIO_ResetOutputPin(OUT7_GPIO_Port, OUT7_Pin);
 8000e8a:	4b33      	ldr	r3, [pc, #204]	; (8000f58 <Set_outputs+0x72c>)
 8000e8c:	799b      	ldrb	r3, [r3, #6]
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d104      	bne.n	8000e9c <Set_outputs+0x670>
 8000e92:	2140      	movs	r1, #64	; 0x40
 8000e94:	4831      	ldr	r0, [pc, #196]	; (8000f5c <Set_outputs+0x730>)
 8000e96:	f7ff fc7b 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000e9a:	e003      	b.n	8000ea4 <Set_outputs+0x678>
 8000e9c:	2140      	movs	r1, #64	; 0x40
 8000e9e:	482f      	ldr	r0, [pc, #188]	; (8000f5c <Set_outputs+0x730>)
 8000ea0:	f7ff fc84 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out1[7] ==1) LL_GPIO_SetOutputPin(OUT8_GPIO_Port, OUT8_Pin); else LL_GPIO_ResetOutputPin(OUT8_GPIO_Port, OUT8_Pin);
 8000ea4:	4b2c      	ldr	r3, [pc, #176]	; (8000f58 <Set_outputs+0x72c>)
 8000ea6:	79db      	ldrb	r3, [r3, #7]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d104      	bne.n	8000eb6 <Set_outputs+0x68a>
 8000eac:	2180      	movs	r1, #128	; 0x80
 8000eae:	482b      	ldr	r0, [pc, #172]	; (8000f5c <Set_outputs+0x730>)
 8000eb0:	f7ff fc6e 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000eb4:	e003      	b.n	8000ebe <Set_outputs+0x692>
 8000eb6:	2180      	movs	r1, #128	; 0x80
 8000eb8:	4828      	ldr	r0, [pc, #160]	; (8000f5c <Set_outputs+0x730>)
 8000eba:	f7ff fc77 	bl	80007ac <LL_GPIO_ResetOutputPin>

		if (out2[0] ==1) LL_GPIO_SetOutputPin(OUT9_GPIO_Port, OUT9_Pin); else LL_GPIO_ResetOutputPin(OUT9_GPIO_Port, OUT9_Pin);
 8000ebe:	4b23      	ldr	r3, [pc, #140]	; (8000f4c <Set_outputs+0x720>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d105      	bne.n	8000ed2 <Set_outputs+0x6a6>
 8000ec6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eca:	4824      	ldr	r0, [pc, #144]	; (8000f5c <Set_outputs+0x730>)
 8000ecc:	f7ff fc60 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000ed0:	e004      	b.n	8000edc <Set_outputs+0x6b0>
 8000ed2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ed6:	4821      	ldr	r0, [pc, #132]	; (8000f5c <Set_outputs+0x730>)
 8000ed8:	f7ff fc68 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out2[1] ==1) LL_GPIO_SetOutputPin(OUT10_GPIO_Port, OUT10_Pin); else LL_GPIO_ResetOutputPin(OUT10_GPIO_Port, OUT10_Pin);
 8000edc:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <Set_outputs+0x720>)
 8000ede:	785b      	ldrb	r3, [r3, #1]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d105      	bne.n	8000ef0 <Set_outputs+0x6c4>
 8000ee4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ee8:	481c      	ldr	r0, [pc, #112]	; (8000f5c <Set_outputs+0x730>)
 8000eea:	f7ff fc51 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000eee:	e004      	b.n	8000efa <Set_outputs+0x6ce>
 8000ef0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ef4:	4819      	ldr	r0, [pc, #100]	; (8000f5c <Set_outputs+0x730>)
 8000ef6:	f7ff fc59 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out2[2] ==1) LL_GPIO_SetOutputPin(OUT11_GPIO_Port, OUT11_Pin); else LL_GPIO_ResetOutputPin(OUT11_GPIO_Port, OUT11_Pin);
 8000efa:	4b14      	ldr	r3, [pc, #80]	; (8000f4c <Set_outputs+0x720>)
 8000efc:	789b      	ldrb	r3, [r3, #2]
 8000efe:	2b01      	cmp	r3, #1
 8000f00:	d105      	bne.n	8000f0e <Set_outputs+0x6e2>
 8000f02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f06:	4815      	ldr	r0, [pc, #84]	; (8000f5c <Set_outputs+0x730>)
 8000f08:	f7ff fc42 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000f0c:	e004      	b.n	8000f18 <Set_outputs+0x6ec>
 8000f0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f12:	4812      	ldr	r0, [pc, #72]	; (8000f5c <Set_outputs+0x730>)
 8000f14:	f7ff fc4a 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out2[3] ==1) LL_GPIO_SetOutputPin(OUT12_GPIO_Port, OUT12_Pin); else LL_GPIO_ResetOutputPin(OUT12_GPIO_Port, OUT12_Pin);
 8000f18:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <Set_outputs+0x720>)
 8000f1a:	78db      	ldrb	r3, [r3, #3]
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d105      	bne.n	8000f2c <Set_outputs+0x700>
 8000f20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f24:	480d      	ldr	r0, [pc, #52]	; (8000f5c <Set_outputs+0x730>)
 8000f26:	f7ff fc33 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000f2a:	e004      	b.n	8000f36 <Set_outputs+0x70a>
 8000f2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f30:	480a      	ldr	r0, [pc, #40]	; (8000f5c <Set_outputs+0x730>)
 8000f32:	f7ff fc3b 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out2[4] ==1) LL_GPIO_SetOutputPin(OUT13_GPIO_Port, OUT13_Pin); else LL_GPIO_ResetOutputPin(OUT13_GPIO_Port, OUT13_Pin);
 8000f36:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <Set_outputs+0x720>)
 8000f38:	791b      	ldrb	r3, [r3, #4]
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d110      	bne.n	8000f60 <Set_outputs+0x734>
 8000f3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f42:	4806      	ldr	r0, [pc, #24]	; (8000f5c <Set_outputs+0x730>)
 8000f44:	f7ff fc24 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000f48:	e00f      	b.n	8000f6a <Set_outputs+0x73e>
 8000f4a:	bf00      	nop
 8000f4c:	200002b0 	.word	0x200002b0
 8000f50:	200002a5 	.word	0x200002a5
 8000f54:	0800c304 	.word	0x0800c304
 8000f58:	200002a8 	.word	0x200002a8
 8000f5c:	40020400 	.word	0x40020400
 8000f60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f64:	4819      	ldr	r0, [pc, #100]	; (8000fcc <Set_outputs+0x7a0>)
 8000f66:	f7ff fc21 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out2[5] ==1) LL_GPIO_SetOutputPin(OUT14_GPIO_Port, OUT14_Pin); else LL_GPIO_ResetOutputPin(OUT14_GPIO_Port, OUT14_Pin);
 8000f6a:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <Set_outputs+0x7a4>)
 8000f6c:	795b      	ldrb	r3, [r3, #5]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d105      	bne.n	8000f7e <Set_outputs+0x752>
 8000f72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f76:	4815      	ldr	r0, [pc, #84]	; (8000fcc <Set_outputs+0x7a0>)
 8000f78:	f7ff fc0a 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000f7c:	e004      	b.n	8000f88 <Set_outputs+0x75c>
 8000f7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f82:	4812      	ldr	r0, [pc, #72]	; (8000fcc <Set_outputs+0x7a0>)
 8000f84:	f7ff fc12 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out2[6] ==1) LL_GPIO_SetOutputPin(OUT15_GPIO_Port, OUT15_Pin); else LL_GPIO_ResetOutputPin(OUT15_GPIO_Port, OUT15_Pin);
 8000f88:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <Set_outputs+0x7a4>)
 8000f8a:	799b      	ldrb	r3, [r3, #6]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d105      	bne.n	8000f9c <Set_outputs+0x770>
 8000f90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f94:	480d      	ldr	r0, [pc, #52]	; (8000fcc <Set_outputs+0x7a0>)
 8000f96:	f7ff fbfb 	bl	8000790 <LL_GPIO_SetOutputPin>
 8000f9a:	e004      	b.n	8000fa6 <Set_outputs+0x77a>
 8000f9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fa0:	480a      	ldr	r0, [pc, #40]	; (8000fcc <Set_outputs+0x7a0>)
 8000fa2:	f7ff fc03 	bl	80007ac <LL_GPIO_ResetOutputPin>
		if (out2[7] ==1) LL_GPIO_SetOutputPin(OUT16_GPIO_Port, OUT16_Pin); else LL_GPIO_ResetOutputPin(OUT16_GPIO_Port, OUT16_Pin);
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <Set_outputs+0x7a4>)
 8000fa8:	79db      	ldrb	r3, [r3, #7]
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d105      	bne.n	8000fba <Set_outputs+0x78e>
 8000fae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fb2:	4808      	ldr	r0, [pc, #32]	; (8000fd4 <Set_outputs+0x7a8>)
 8000fb4:	f7ff fbec 	bl	8000790 <LL_GPIO_SetOutputPin>

}
 8000fb8:	e004      	b.n	8000fc4 <Set_outputs+0x798>
		if (out2[7] ==1) LL_GPIO_SetOutputPin(OUT16_GPIO_Port, OUT16_Pin); else LL_GPIO_ResetOutputPin(OUT16_GPIO_Port, OUT16_Pin);
 8000fba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fbe:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <Set_outputs+0x7a8>)
 8000fc0:	f7ff fbf4 	bl	80007ac <LL_GPIO_ResetOutputPin>
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40020400 	.word	0x40020400
 8000fd0:	200002b0 	.word	0x200002b0
 8000fd4:	40020000 	.word	0x40020000

08000fd8 <UART_Printf>:
                            .dns = {8, 8, 8, 8},
                            .dhcp = NETINFO_STATIC };



void UART_Printf(const char* fmt, ...) {
 8000fd8:	b40f      	push	{r0, r1, r2, r3}
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b0c2      	sub	sp, #264	; 0x108
 8000fde:	af00      	add	r7, sp, #0
    char buff[256];
    va_list args;
    va_start(args, fmt);
 8000fe0:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8000fe4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000fe8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000fec:	601a      	str	r2, [r3, #0]
    vsnprintf(buff, sizeof(buff), fmt, args);
 8000fee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000ff2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000ff6:	f107 0008 	add.w	r0, r7, #8
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001000:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001004:	f00a fca6 	bl	800b954 <vsniprintf>
    CDC_Transmit_FS((uint8_t*)buff, strlen(buff));
 8001008:	f107 0308 	add.w	r3, r7, #8
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff f8e7 	bl	80001e0 <strlen>
 8001012:	4603      	mov	r3, r0
 8001014:	b29a      	uxth	r2, r3
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f00a f81b 	bl	800b058 <CDC_Transmit_FS>
    va_end(args);
}
 8001022:	bf00      	nop
 8001024:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001028:	46bd      	mov	sp, r7
 800102a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800102e:	b004      	add	sp, #16
 8001030:	4770      	bx	lr
	...

08001034 <BuildStartPage>:
		"<p><a href='/switch'>Antenna switch</a></p>"
		"<p><a href='/toggle'>Toggle switch</a></p>"
		"<p><a href='/label'>Config name of labels</a></p>";


void BuildStartPage (char* buf){
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	strcpy(buf,http_200_header);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4a0f      	ldr	r2, [pc, #60]	; (800107c <BuildStartPage+0x48>)
 8001040:	4618      	mov	r0, r3
 8001042:	4611      	mov	r1, r2
 8001044:	2352      	movs	r3, #82	; 0x52
 8001046:	461a      	mov	r2, r3
 8001048:	f00a fd00 	bl	800ba4c <memcpy>
	strcat(buf, (char *)startPage);
 800104c:	490c      	ldr	r1, [pc, #48]	; (8001080 <BuildStartPage+0x4c>)
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f00a fca6 	bl	800b9a0 <strcat>
	strcat(buf, (char *)SVG);
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff f8c3 	bl	80001e0 <strlen>
 800105a:	4603      	mov	r3, r0
 800105c:	461a      	mov	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	4a08      	ldr	r2, [pc, #32]	; (8001084 <BuildStartPage+0x50>)
 8001064:	4618      	mov	r0, r3
 8001066:	4611      	mov	r1, r2
 8001068:	f241 03e5 	movw	r3, #4325	; 0x10e5
 800106c:	461a      	mov	r2, r3
 800106e:	f00a fced 	bl	800ba4c <memcpy>

}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	0800d584 	.word	0x0800d584
 8001080:	20000018 	.word	0x20000018
 8001084:	0800c49c 	.word	0x0800c49c

08001088 <W5500_Select>:
/* Private variables ---------------------------------------------------------*/
SPI_HandleTypeDef hspi1;

/* USER CODE BEGIN PV */
void W5500_Select(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	2110      	movs	r1, #16
 8001090:	4802      	ldr	r0, [pc, #8]	; (800109c <W5500_Select+0x14>)
 8001092:	f002 fc6d 	bl	8003970 <HAL_GPIO_WritePin>
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40020000 	.word	0x40020000

080010a0 <W5500_Unselect>:

void W5500_Unselect(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80010a4:	2201      	movs	r2, #1
 80010a6:	2110      	movs	r1, #16
 80010a8:	4802      	ldr	r0, [pc, #8]	; (80010b4 <W5500_Unselect+0x14>)
 80010aa:	f002 fc61 	bl	8003970 <HAL_GPIO_WritePin>
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40020000 	.word	0x40020000

080010b8 <W5500_ReadBuff>:

void W5500_ReadBuff(uint8_t* buff, uint16_t len)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Receive(&hspi1, buff, len, HAL_MAX_DELAY);
 80010c4:	887a      	ldrh	r2, [r7, #2]
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <W5500_ReadBuff+0x24>)
 80010ce:	f004 fd47 	bl	8005b60 <HAL_SPI_Receive>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	200022e0 	.word	0x200022e0

080010e0 <W5500_WriteBuff>:

void W5500_WriteBuff(uint8_t* buff, uint16_t len)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Transmit(&hspi1, buff, len, HAL_MAX_DELAY);
 80010ec:	887a      	ldrh	r2, [r7, #2]
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	6879      	ldr	r1, [r7, #4]
 80010f4:	4803      	ldr	r0, [pc, #12]	; (8001104 <W5500_WriteBuff+0x24>)
 80010f6:	f004 fbf7 	bl	80058e8 <HAL_SPI_Transmit>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	200022e0 	.word	0x200022e0

08001108 <W5500_ReadByte>:

uint8_t W5500_ReadByte(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
    uint8_t byte;
    W5500_ReadBuff(&byte, sizeof(byte));
 800110e:	1dfb      	adds	r3, r7, #7
 8001110:	2101      	movs	r1, #1
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ffd0 	bl	80010b8 <W5500_ReadBuff>
    return byte;
 8001118:	79fb      	ldrb	r3, [r7, #7]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <W5500_WriteByte>:

void W5500_WriteByte(uint8_t byte)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b082      	sub	sp, #8
 8001126:	af00      	add	r7, sp, #0
 8001128:	4603      	mov	r3, r0
 800112a:	71fb      	strb	r3, [r7, #7]
    W5500_WriteBuff(&byte, sizeof(byte));
 800112c:	1dfb      	adds	r3, r7, #7
 800112e:	2101      	movs	r1, #1
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff ffd5 	bl	80010e0 <W5500_WriteBuff>
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <loopback_tcps>:


int32_t loopback_tcps(uint8_t sn, char *buf, uint16_t port) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	6039      	str	r1, [r7, #0]
 800114a:	71fb      	strb	r3, [r7, #7]
 800114c:	4613      	mov	r3, r2
 800114e:	80bb      	strh	r3, [r7, #4]
	int32_t ret;
	uint32_t size = 0, sentsize = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	2300      	movs	r3, #0
 8001156:	613b      	str	r3, [r7, #16]
	char *url;

	switch (getSn_SR(sn)) {
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	3301      	adds	r3, #1
 800115e:	00db      	lsls	r3, r3, #3
 8001160:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001164:	4618      	mov	r0, r3
 8001166:	f001 fb5d 	bl	8002824 <WIZCHIP_READ>
 800116a:	4603      	mov	r3, r0
 800116c:	2b1c      	cmp	r3, #28
 800116e:	f200 812c 	bhi.w	80013ca <loopback_tcps+0x28a>
 8001172:	a201      	add	r2, pc, #4	; (adr r2, 8001178 <loopback_tcps+0x38>)
 8001174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001178:	08001399 	.word	0x08001399
 800117c:	080013cb 	.word	0x080013cb
 8001180:	080013cb 	.word	0x080013cb
 8001184:	080013cb 	.word	0x080013cb
 8001188:	080013cb 	.word	0x080013cb
 800118c:	080013cb 	.word	0x080013cb
 8001190:	080013cb 	.word	0x080013cb
 8001194:	080013cb 	.word	0x080013cb
 8001198:	080013cb 	.word	0x080013cb
 800119c:	080013cb 	.word	0x080013cb
 80011a0:	080013cb 	.word	0x080013cb
 80011a4:	080013cb 	.word	0x080013cb
 80011a8:	080013cb 	.word	0x080013cb
 80011ac:	080013cb 	.word	0x080013cb
 80011b0:	080013cb 	.word	0x080013cb
 80011b4:	080013cb 	.word	0x080013cb
 80011b8:	080013cb 	.word	0x080013cb
 80011bc:	080013cb 	.word	0x080013cb
 80011c0:	080013cb 	.word	0x080013cb
 80011c4:	08001377 	.word	0x08001377
 80011c8:	080013cb 	.word	0x080013cb
 80011cc:	080013cb 	.word	0x080013cb
 80011d0:	080013cb 	.word	0x080013cb
 80011d4:	080011ed 	.word	0x080011ed
 80011d8:	080013cb 	.word	0x080013cb
 80011dc:	080013cb 	.word	0x080013cb
 80011e0:	080013cb 	.word	0x080013cb
 80011e4:	080013cb 	.word	0x080013cb
 80011e8:	0800134b 	.word	0x0800134b
	case SOCK_ESTABLISHED:
		if (getSn_IR(sn) & Sn_IR_CON) {
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	3301      	adds	r3, #1
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80011f8:	4618      	mov	r0, r3
 80011fa:	f001 fb13 	bl	8002824 <WIZCHIP_READ>
 80011fe:	4603      	mov	r3, r0
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	2b00      	cmp	r3, #0
 8001206:	d00e      	beq.n	8001226 <loopback_tcps+0xe6>
			UART_Printf("%d:Connected\r\n", sn);
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	4619      	mov	r1, r3
 800120c:	4874      	ldr	r0, [pc, #464]	; (80013e0 <loopback_tcps+0x2a0>)
 800120e:	f7ff fee3 	bl	8000fd8 <UART_Printf>
			setSn_IR(sn, Sn_IR_CON);
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	3301      	adds	r3, #1
 8001218:	00db      	lsls	r3, r3, #3
 800121a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800121e:	2101      	movs	r1, #1
 8001220:	4618      	mov	r0, r3
 8001222:	f001 fb4b 	bl	80028bc <WIZCHIP_WRITE>
		}
		if ((size = getSn_RX_RSR(sn)) > 0) {
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	4618      	mov	r0, r3
 800122a:	f001 fca0 	bl	8002b6e <getSn_RX_RSR>
 800122e:	4603      	mov	r3, r0
 8001230:	617b      	str	r3, [r7, #20]
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	2b00      	cmp	r3, #0
 8001236:	f000 80ca 	beq.w	80013ce <loopback_tcps+0x28e>
			if (size > DATA_BUF_SIZE)
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	f242 0204 	movw	r2, #8196	; 0x2004
 8001240:	4293      	cmp	r3, r2
 8001242:	d902      	bls.n	800124a <loopback_tcps+0x10a>
				size = DATA_BUF_SIZE;
 8001244:	f242 0304 	movw	r3, #8196	; 0x2004
 8001248:	617b      	str	r3, [r7, #20]
			ret = recv(sn, buf, size);
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	b29a      	uxth	r2, r3
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	6839      	ldr	r1, [r7, #0]
 8001252:	4618      	mov	r0, r3
 8001254:	f000 ff12 	bl	800207c <recv>
 8001258:	60f8      	str	r0, [r7, #12]
			if (ret <= 0)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	2b00      	cmp	r3, #0
 800125e:	dc01      	bgt.n	8001264 <loopback_tcps+0x124>
				return ret;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	e0b8      	b.n	80013d6 <loopback_tcps+0x296>
			sentsize = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	613b      	str	r3, [r7, #16]
//=============================================
			if (memcmp(buf, "GET ", 4) == 0) {
 8001268:	2204      	movs	r2, #4
 800126a:	495e      	ldr	r1, [pc, #376]	; (80013e4 <loopback_tcps+0x2a4>)
 800126c:	6838      	ldr	r0, [r7, #0]
 800126e:	f00a fb7f 	bl	800b970 <memcmp>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d163      	bne.n	8001340 <loopback_tcps+0x200>
				url = buf + 4;
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	3304      	adds	r3, #4
 800127c:	60bb      	str	r3, [r7, #8]

				if (memcmp(url, "/status", 7) == 0) {
 800127e:	2207      	movs	r2, #7
 8001280:	4959      	ldr	r1, [pc, #356]	; (80013e8 <loopback_tcps+0x2a8>)
 8001282:	68b8      	ldr	r0, [r7, #8]
 8001284:	f00a fb74 	bl	800b970 <memcmp>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d104      	bne.n	8001298 <loopback_tcps+0x158>
					strcpy(buf, (char *)post_url);
 800128e:	4957      	ldr	r1, [pc, #348]	; (80013ec <loopback_tcps+0x2ac>)
 8001290:	6838      	ldr	r0, [r7, #0]
 8001292:	f00a fbd3 	bl	800ba3c <strcpy>
 8001296:	e02f      	b.n	80012f8 <loopback_tcps+0x1b8>
				} else if ((memcmp(url, "/ H", 3) == 0)) {
 8001298:	2203      	movs	r2, #3
 800129a:	4955      	ldr	r1, [pc, #340]	; (80013f0 <loopback_tcps+0x2b0>)
 800129c:	68b8      	ldr	r0, [r7, #8]
 800129e:	f00a fb67 	bl	800b970 <memcmp>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d103      	bne.n	80012b0 <loopback_tcps+0x170>
					BuildStartPage(buf);
 80012a8:	6838      	ldr	r0, [r7, #0]
 80012aa:	f7ff fec3 	bl	8001034 <BuildStartPage>
 80012ae:	e023      	b.n	80012f8 <loopback_tcps+0x1b8>
				} else if (memcmp(url, "/AM1", 4) == 0) {
 80012b0:	2204      	movs	r2, #4
 80012b2:	4950      	ldr	r1, [pc, #320]	; (80013f4 <loopback_tcps+0x2b4>)
 80012b4:	68b8      	ldr	r0, [r7, #8]
 80012b6:	f00a fb5b 	bl	800b970 <memcmp>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d113      	bne.n	80012e8 <loopback_tcps+0x1a8>
					get_url = url + 1;
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	3301      	adds	r3, #1
 80012c4:	4a4c      	ldr	r2, [pc, #304]	; (80013f8 <loopback_tcps+0x2b8>)
 80012c6:	6013      	str	r3, [r2, #0]
					strncpy(post_url, (char *)get_url,19);
 80012c8:	4b4b      	ldr	r3, [pc, #300]	; (80013f8 <loopback_tcps+0x2b8>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2213      	movs	r2, #19
 80012ce:	4619      	mov	r1, r3
 80012d0:	4846      	ldr	r0, [pc, #280]	; (80013ec <loopback_tcps+0x2ac>)
 80012d2:	f00a fb74 	bl	800b9be <strncpy>
					Set_outputs(get_url);
 80012d6:	4b48      	ldr	r3, [pc, #288]	; (80013f8 <loopback_tcps+0x2b8>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff faa6 	bl	800082c <Set_outputs>
					BuildStartPage(buf);
 80012e0:	6838      	ldr	r0, [r7, #0]
 80012e2:	f7ff fea7 	bl	8001034 <BuildStartPage>
 80012e6:	e007      	b.n	80012f8 <loopback_tcps+0x1b8>
				}else

				{
					strcpy(buf, http_404_header);
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	4a44      	ldr	r2, [pc, #272]	; (80013fc <loopback_tcps+0x2bc>)
 80012ec:	4618      	mov	r0, r3
 80012ee:	4611      	mov	r1, r2
 80012f0:	2359      	movs	r3, #89	; 0x59
 80012f2:	461a      	mov	r2, r3
 80012f4:	f00a fbaa 	bl	800ba4c <memcpy>
				}
				//======================================================
				size = strlen(buf);
 80012f8:	6838      	ldr	r0, [r7, #0]
 80012fa:	f7fe ff71 	bl	80001e0 <strlen>
 80012fe:	6178      	str	r0, [r7, #20]
				while (size != sentsize) {
 8001300:	e01a      	b.n	8001338 <loopback_tcps+0x1f8>
					ret = send(sn, buf + sentsize, size - sentsize);
 8001302:	683a      	ldr	r2, [r7, #0]
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	18d1      	adds	r1, r2, r3
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	b29a      	uxth	r2, r3
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	b29b      	uxth	r3, r3
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	b29a      	uxth	r2, r3
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	4618      	mov	r0, r3
 8001318:	f000 fdb6 	bl	8001e88 <send>
 800131c:	60f8      	str	r0, [r7, #12]
					if (ret < 0) {
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2b00      	cmp	r3, #0
 8001322:	da05      	bge.n	8001330 <loopback_tcps+0x1f0>
						close(sn);
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	4618      	mov	r0, r3
 8001328:	f000 fc70 	bl	8001c0c <close>
						return ret;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	e052      	b.n	80013d6 <loopback_tcps+0x296>
					}
					sentsize += ret;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4413      	add	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
				while (size != sentsize) {
 8001338:	697a      	ldr	r2, [r7, #20]
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	429a      	cmp	r2, r3
 800133e:	d1e0      	bne.n	8001302 <loopback_tcps+0x1c2>
				}
			}
			disconnect(sn);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fd2a 	bl	8001d9c <disconnect>
		}
		break;
 8001348:	e041      	b.n	80013ce <loopback_tcps+0x28e>
	case SOCK_CLOSE_WAIT:
		UART_Printf("%d:CloseWait\r\n", sn);
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	4619      	mov	r1, r3
 800134e:	482c      	ldr	r0, [pc, #176]	; (8001400 <loopback_tcps+0x2c0>)
 8001350:	f7ff fe42 	bl	8000fd8 <UART_Printf>
		if ((ret = disconnect(sn)) != SOCK_OK)
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4618      	mov	r0, r3
 8001358:	f000 fd20 	bl	8001d9c <disconnect>
 800135c:	4603      	mov	r3, r0
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d001      	beq.n	800136a <loopback_tcps+0x22a>
			return ret;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	e035      	b.n	80013d6 <loopback_tcps+0x296>
		UART_Printf("%d:Closed\r\n", sn);
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	4619      	mov	r1, r3
 800136e:	4825      	ldr	r0, [pc, #148]	; (8001404 <loopback_tcps+0x2c4>)
 8001370:	f7ff fe32 	bl	8000fd8 <UART_Printf>
		break;
 8001374:	e02e      	b.n	80013d4 <loopback_tcps+0x294>
	case SOCK_INIT:
		UART_Printf("%d:Listen, port [%d]\r\n", sn, port);
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	88ba      	ldrh	r2, [r7, #4]
 800137a:	4619      	mov	r1, r3
 800137c:	4822      	ldr	r0, [pc, #136]	; (8001408 <loopback_tcps+0x2c8>)
 800137e:	f7ff fe2b 	bl	8000fd8 <UART_Printf>
		if ((ret = listen(sn)) != SOCK_OK)
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4618      	mov	r0, r3
 8001386:	f000 fcaf 	bl	8001ce8 <listen>
 800138a:	4603      	mov	r3, r0
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d01e      	beq.n	80013d2 <loopback_tcps+0x292>
			return ret;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	e01e      	b.n	80013d6 <loopback_tcps+0x296>
		break;
	case SOCK_CLOSED:
		UART_Printf("%d:LBTStart\r\n", sn);
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	4619      	mov	r1, r3
 800139c:	481b      	ldr	r0, [pc, #108]	; (800140c <loopback_tcps+0x2cc>)
 800139e:	f7ff fe1b 	bl	8000fd8 <UART_Printf>
		if ((ret = socket(sn, Sn_MR_TCP, port, 0x00)) != sn)
 80013a2:	88ba      	ldrh	r2, [r7, #4]
 80013a4:	79f8      	ldrb	r0, [r7, #7]
 80013a6:	2300      	movs	r3, #0
 80013a8:	2101      	movs	r1, #1
 80013aa:	f000 fb1b 	bl	80019e4 <socket>
 80013ae:	4603      	mov	r3, r0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	68fa      	ldr	r2, [r7, #12]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d001      	beq.n	80013be <loopback_tcps+0x27e>
			return ret;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	e00b      	b.n	80013d6 <loopback_tcps+0x296>
		UART_Printf("%d:Opened\r\n", sn);
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	4619      	mov	r1, r3
 80013c2:	4813      	ldr	r0, [pc, #76]	; (8001410 <loopback_tcps+0x2d0>)
 80013c4:	f7ff fe08 	bl	8000fd8 <UART_Printf>
		break;
 80013c8:	e004      	b.n	80013d4 <loopback_tcps+0x294>
	default:
		break;
 80013ca:	bf00      	nop
 80013cc:	e002      	b.n	80013d4 <loopback_tcps+0x294>
		break;
 80013ce:	bf00      	nop
 80013d0:	e000      	b.n	80013d4 <loopback_tcps+0x294>
		break;
 80013d2:	bf00      	nop
	}
	return 1;
 80013d4:	2301      	movs	r3, #1
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	0800c308 	.word	0x0800c308
 80013e4:	0800c318 	.word	0x0800c318
 80013e8:	0800c320 	.word	0x0800c320
 80013ec:	200002bc 	.word	0x200002bc
 80013f0:	0800c328 	.word	0x0800c328
 80013f4:	0800c32c 	.word	0x0800c32c
 80013f8:	200002b8 	.word	0x200002b8
 80013fc:	0800d5d8 	.word	0x0800d5d8
 8001400:	0800c334 	.word	0x0800c334
 8001404:	0800c344 	.word	0x0800c344
 8001408:	0800c350 	.word	0x0800c350
 800140c:	0800c368 	.word	0x0800c368
 8001410:	0800c378 	.word	0x0800c378

08001414 <USART1_Send>:
static void MX_SPI1_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */


void USART1_Send (char chr){
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
	while (!(USART1->SR & USART_SR_TC));
 800141e:	bf00      	nop
 8001420:	4b07      	ldr	r3, [pc, #28]	; (8001440 <USART1_Send+0x2c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0f9      	beq.n	8001420 <USART1_Send+0xc>
	USART1->DR = chr;
 800142c:	4a04      	ldr	r2, [pc, #16]	; (8001440 <USART1_Send+0x2c>)
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	6053      	str	r3, [r2, #4]
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40011000 	.word	0x40011000

08001444 <USART1_Send_String>:

void USART1_Send_String (char* str){
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 800144c:	2300      	movs	r3, #0
 800144e:	73fb      	strb	r3, [r7, #15]
	while(str[i])
 8001450:	e009      	b.n	8001466 <USART1_Send_String+0x22>
	USART1_Send (str[i++]);
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	1c5a      	adds	r2, r3, #1
 8001456:	73fa      	strb	r2, [r7, #15]
 8001458:	461a      	mov	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff ffd7 	bl	8001414 <USART1_Send>
	while(str[i])
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	4413      	add	r3, r2
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d1ef      	bne.n	8001452 <USART1_Send_String+0xe>
}
 8001472:	bf00      	nop
 8001474:	bf00      	nop
 8001476:	3710      	adds	r7, #16
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001482:	f001 ff87 	bl	8003394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001486:	f000 f8ef 	bl	8001668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800148a:	f000 fa27 	bl	80018dc <MX_GPIO_Init>
  MX_TIM10_Init();
 800148e:	f000 f98f 	bl	80017b0 <MX_TIM10_Init>
  MX_USB_DEVICE_Init();
 8001492:	f009 fd23 	bl	800aedc <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8001496:	f000 f955 	bl	8001744 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800149a:	f000 f9bf 	bl	800181c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM10);
 800149e:	485a      	ldr	r0, [pc, #360]	; (8001608 <main+0x18c>)
 80014a0:	f7ff f91d 	bl	80006de <LL_TIM_EnableIT_UPDATE>
	LL_TIM_EnableCounter(TIM10);
 80014a4:	4858      	ldr	r0, [pc, #352]	; (8001608 <main+0x18c>)
 80014a6:	f7ff f8fa 	bl	800069e <LL_TIM_EnableCounter>
	LL_USART_Enable(USART1);
 80014aa:	4858      	ldr	r0, [pc, #352]	; (800160c <main+0x190>)
 80014ac:	f7ff f927 	bl	80006fe <LL_USART_Enable>
	LL_USART_EnableIT_RXNE(USART1);
 80014b0:	4856      	ldr	r0, [pc, #344]	; (800160c <main+0x190>)
 80014b2:	f7ff f94a 	bl	800074a <LL_USART_EnableIT_RXNE>
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_RESET);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2108      	movs	r1, #8
 80014ba:	4855      	ldr	r0, [pc, #340]	; (8001610 <main+0x194>)
 80014bc:	f002 fa58 	bl	8003970 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80014c0:	2001      	movs	r0, #1
 80014c2:	f001 ffa9 	bl	8003418 <HAL_Delay>
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	2108      	movs	r1, #8
 80014ca:	4851      	ldr	r0, [pc, #324]	; (8001610 <main+0x194>)
 80014cc:	f002 fa50 	bl	8003970 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80014d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014d4:	f001 ffa0 	bl	8003418 <HAL_Delay>

	reg_wizchip_cs_cbfunc(W5500_Select, W5500_Unselect);
 80014d8:	494e      	ldr	r1, [pc, #312]	; (8001614 <main+0x198>)
 80014da:	484f      	ldr	r0, [pc, #316]	; (8001618 <main+0x19c>)
 80014dc:	f001 fcae 	bl	8002e3c <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 80014e0:	494e      	ldr	r1, [pc, #312]	; (800161c <main+0x1a0>)
 80014e2:	484f      	ldr	r0, [pc, #316]	; (8001620 <main+0x1a4>)
 80014e4:	f001 fcd0 	bl	8002e88 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(W5500_ReadBuff, W5500_WriteBuff);
 80014e8:	494e      	ldr	r1, [pc, #312]	; (8001624 <main+0x1a8>)
 80014ea:	484f      	ldr	r0, [pc, #316]	; (8001628 <main+0x1ac>)
 80014ec:	f001 fcf8 	bl	8002ee0 <reg_wizchip_spiburst_cbfunc>

	uint8_t rx_tx_buff_sizes[] = { 2, 2, 2, 2, 2, 2, 2, 2 };
 80014f0:	4a4e      	ldr	r2, [pc, #312]	; (800162c <main+0x1b0>)
 80014f2:	f107 0308 	add.w	r3, r7, #8
 80014f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014fa:	e883 0003 	stmia.w	r3, {r0, r1}

	wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 80014fe:	f107 0208 	add.w	r2, r7, #8
 8001502:	f107 0308 	add.w	r3, r7, #8
 8001506:	4611      	mov	r1, r2
 8001508:	4618      	mov	r0, r3
 800150a:	f001 fd9f 	bl	800304c <wizchip_init>

	wizchip_setnetinfo(&gWIZNETINFO);
 800150e:	4848      	ldr	r0, [pc, #288]	; (8001630 <main+0x1b4>)
 8001510:	f001 fe28 	bl	8003164 <wizchip_setnetinfo>

	ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO);
 8001514:	4946      	ldr	r1, [pc, #280]	; (8001630 <main+0x1b4>)
 8001516:	2000      	movs	r0, #0
 8001518:	f001 fd0e 	bl	8002f38 <ctlnetwork>
	HAL_Delay(1000);
 800151c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001520:	f001 ff7a 	bl	8003418 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
		UART_Printf("Creating socket...\r\n");
 8001524:	4843      	ldr	r0, [pc, #268]	; (8001634 <main+0x1b8>)
 8001526:	f7ff fd57 	bl	8000fd8 <UART_Printf>
		stat = socket(HTTP_SOCKET, Sn_MR_TCP, 80, 0);
 800152a:	2300      	movs	r3, #0
 800152c:	2250      	movs	r2, #80	; 0x50
 800152e:	2101      	movs	r1, #1
 8001530:	2000      	movs	r0, #0
 8001532:	f000 fa57 	bl	80019e4 <socket>
 8001536:	4603      	mov	r3, r0
 8001538:	b2da      	uxtb	r2, r3
 800153a:	4b3f      	ldr	r3, [pc, #252]	; (8001638 <main+0x1bc>)
 800153c:	701a      	strb	r2, [r3, #0]
		if (stat != HTTP_SOCKET)
 800153e:	4b3e      	ldr	r3, [pc, #248]	; (8001638 <main+0x1bc>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d006      	beq.n	8001554 <main+0xd8>
			UART_Printf("socket() failed, code = %d\r\n", stat);
 8001546:	4b3c      	ldr	r3, [pc, #240]	; (8001638 <main+0x1bc>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	4619      	mov	r1, r3
 800154c:	483b      	ldr	r0, [pc, #236]	; (800163c <main+0x1c0>)
 800154e:	f7ff fd43 	bl	8000fd8 <UART_Printf>
 8001552:	e002      	b.n	800155a <main+0xde>
		else
			UART_Printf("Socket created, connecting...\r\n");
 8001554:	483a      	ldr	r0, [pc, #232]	; (8001640 <main+0x1c4>)
 8001556:	f7ff fd3f 	bl	8000fd8 <UART_Printf>
		stat = listen(HTTP_SOCKET);
 800155a:	2000      	movs	r0, #0
 800155c:	f000 fbc4 	bl	8001ce8 <listen>
 8001560:	4603      	mov	r3, r0
 8001562:	b2da      	uxtb	r2, r3
 8001564:	4b34      	ldr	r3, [pc, #208]	; (8001638 <main+0x1bc>)
 8001566:	701a      	strb	r2, [r3, #0]
		if (stat != SOCK_OK)
 8001568:	4b33      	ldr	r3, [pc, #204]	; (8001638 <main+0x1bc>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d006      	beq.n	800157e <main+0x102>
			UART_Printf("listen() failed, code = %d\r\n", stat);
 8001570:	4b31      	ldr	r3, [pc, #196]	; (8001638 <main+0x1bc>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	4619      	mov	r1, r3
 8001576:	4833      	ldr	r0, [pc, #204]	; (8001644 <main+0x1c8>)
 8001578:	f7ff fd2e 	bl	8000fd8 <UART_Printf>
 800157c:	e014      	b.n	80015a8 <main+0x12c>
		else
			UART_Printf("listen() OK\r\n");
 800157e:	4832      	ldr	r0, [pc, #200]	; (8001648 <main+0x1cc>)
 8001580:	f7ff fd2a 	bl	8000fd8 <UART_Printf>
		while (getSn_SR(HTTP_SOCKET) == SOCK_LISTEN) {
 8001584:	e010      	b.n	80015a8 <main+0x12c>
			HAL_Delay(5);
 8001586:	2005      	movs	r0, #5
 8001588:	f001 ff46 	bl	8003418 <HAL_Delay>
			if (flag_usb == 1) {
 800158c:	4b2f      	ldr	r3, [pc, #188]	; (800164c <main+0x1d0>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d109      	bne.n	80015a8 <main+0x12c>
				flag_usb = 0;
 8001594:	4b2d      	ldr	r3, [pc, #180]	; (800164c <main+0x1d0>)
 8001596:	2200      	movs	r2, #0
 8001598:	701a      	strb	r2, [r3, #0]
				strcpy(post_url,(char *) str_rx2);
 800159a:	492d      	ldr	r1, [pc, #180]	; (8001650 <main+0x1d4>)
 800159c:	482d      	ldr	r0, [pc, #180]	; (8001654 <main+0x1d8>)
 800159e:	f00a fa4d 	bl	800ba3c <strcpy>
				Set_outputs(str_rx2);
 80015a2:	482b      	ldr	r0, [pc, #172]	; (8001650 <main+0x1d4>)
 80015a4:	f7ff f942 	bl	800082c <Set_outputs>
		while (getSn_SR(HTTP_SOCKET) == SOCK_LISTEN) {
 80015a8:	f44f 7042 	mov.w	r0, #776	; 0x308
 80015ac:	f001 f93a 	bl	8002824 <WIZCHIP_READ>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b14      	cmp	r3, #20
 80015b4:	d0e7      	beq.n	8001586 <main+0x10a>
			}
		}
		UART_Printf("Input connection\r\n");
 80015b6:	4828      	ldr	r0, [pc, #160]	; (8001658 <main+0x1dc>)
 80015b8:	f7ff fd0e 	bl	8000fd8 <UART_Printf>
		if (getSn_SR(HTTP_SOCKET) != SOCK_ESTABLISHED)
 80015bc:	f44f 7042 	mov.w	r0, #776	; 0x308
 80015c0:	f001 f930 	bl	8002824 <WIZCHIP_READ>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b17      	cmp	r3, #23
 80015c8:	d002      	beq.n	80015d0 <main+0x154>
			UART_Printf("Error socket status\r\n");
 80015ca:	4824      	ldr	r0, [pc, #144]	; (800165c <main+0x1e0>)
 80015cc:	f7ff fd04 	bl	8000fd8 <UART_Printf>
		uint8_t rIP[4];
		getsockopt(HTTP_SOCKET, SO_DESTIP, rIP);
 80015d0:	1d3b      	adds	r3, r7, #4
 80015d2:	461a      	mov	r2, r3
 80015d4:	2104      	movs	r1, #4
 80015d6:	2000      	movs	r0, #0
 80015d8:	f000 fe06 	bl	80021e8 <getsockopt>
		UART_Printf("IP:  %d.%d.%d.%d\r\n", rIP[0], rIP[1], rIP[2], rIP[3]);
 80015dc:	793b      	ldrb	r3, [r7, #4]
 80015de:	4619      	mov	r1, r3
 80015e0:	797b      	ldrb	r3, [r7, #5]
 80015e2:	461a      	mov	r2, r3
 80015e4:	79bb      	ldrb	r3, [r7, #6]
 80015e6:	4618      	mov	r0, r3
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	4603      	mov	r3, r0
 80015ee:	481c      	ldr	r0, [pc, #112]	; (8001660 <main+0x1e4>)
 80015f0:	f7ff fcf2 	bl	8000fd8 <UART_Printf>

		loopback_tcps(HTTP_SOCKET, gDATABUF, 80);
 80015f4:	2250      	movs	r2, #80	; 0x50
 80015f6:	491b      	ldr	r1, [pc, #108]	; (8001664 <main+0x1e8>)
 80015f8:	2000      	movs	r0, #0
 80015fa:	f7ff fda1 	bl	8001140 <loopback_tcps>

		close(HTTP_SOCKET);
 80015fe:	2000      	movs	r0, #0
 8001600:	f000 fb04 	bl	8001c0c <close>
	while (1) {
 8001604:	e78e      	b.n	8001524 <main+0xa8>
 8001606:	bf00      	nop
 8001608:	40014400 	.word	0x40014400
 800160c:	40011000 	.word	0x40011000
 8001610:	40020000 	.word	0x40020000
 8001614:	080010a1 	.word	0x080010a1
 8001618:	08001089 	.word	0x08001089
 800161c:	08001123 	.word	0x08001123
 8001620:	08001109 	.word	0x08001109
 8001624:	080010e1 	.word	0x080010e1
 8001628:	080010b9 	.word	0x080010b9
 800162c:	0800c44c 	.word	0x0800c44c
 8001630:	20000000 	.word	0x20000000
 8001634:	0800c384 	.word	0x0800c384
 8001638:	200022dc 	.word	0x200022dc
 800163c:	0800c39c 	.word	0x0800c39c
 8001640:	0800c3bc 	.word	0x0800c3bc
 8001644:	0800c3dc 	.word	0x0800c3dc
 8001648:	0800c3fc 	.word	0x0800c3fc
 800164c:	200002d5 	.word	0x200002d5
 8001650:	2000028c 	.word	0x2000028c
 8001654:	200002bc 	.word	0x200002bc
 8001658:	0800c40c 	.word	0x0800c40c
 800165c:	0800c420 	.word	0x0800c420
 8001660:	0800c438 	.word	0x0800c438
 8001664:	200002d8 	.word	0x200002d8

08001668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b094      	sub	sp, #80	; 0x50
 800166c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800166e:	f107 0320 	add.w	r3, r7, #32
 8001672:	2230      	movs	r2, #48	; 0x30
 8001674:	2100      	movs	r1, #0
 8001676:	4618      	mov	r0, r3
 8001678:	f00a f98a 	bl	800b990 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800167c:	f107 030c 	add.w	r3, r7, #12
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800168c:	2300      	movs	r3, #0
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	4b2a      	ldr	r3, [pc, #168]	; (800173c <SystemClock_Config+0xd4>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	4a29      	ldr	r2, [pc, #164]	; (800173c <SystemClock_Config+0xd4>)
 8001696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169a:	6413      	str	r3, [r2, #64]	; 0x40
 800169c:	4b27      	ldr	r3, [pc, #156]	; (800173c <SystemClock_Config+0xd4>)
 800169e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80016a8:	2300      	movs	r3, #0
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	4b24      	ldr	r3, [pc, #144]	; (8001740 <SystemClock_Config+0xd8>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016b4:	4a22      	ldr	r2, [pc, #136]	; (8001740 <SystemClock_Config+0xd8>)
 80016b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016ba:	6013      	str	r3, [r2, #0]
 80016bc:	4b20      	ldr	r3, [pc, #128]	; (8001740 <SystemClock_Config+0xd8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016c8:	2301      	movs	r3, #1
 80016ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d2:	2302      	movs	r3, #2
 80016d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80016dc:	2319      	movs	r3, #25
 80016de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80016e0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80016e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80016e6:	2304      	movs	r3, #4
 80016e8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016ea:	2307      	movs	r3, #7
 80016ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ee:	f107 0320 	add.w	r3, r7, #32
 80016f2:	4618      	mov	r0, r3
 80016f4:	f003 fbd2 	bl	8004e9c <HAL_RCC_OscConfig>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016fe:	f000 f96b 	bl	80019d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001702:	230f      	movs	r3, #15
 8001704:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001706:	2302      	movs	r3, #2
 8001708:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800170e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001712:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001714:	2300      	movs	r3, #0
 8001716:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001718:	f107 030c 	add.w	r3, r7, #12
 800171c:	2102      	movs	r1, #2
 800171e:	4618      	mov	r0, r3
 8001720:	f003 fe34 	bl	800538c <HAL_RCC_ClockConfig>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800172a:	f000 f955 	bl	80019d8 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800172e:	f003 ff13 	bl	8005558 <HAL_RCC_EnableCSS>
}
 8001732:	bf00      	nop
 8001734:	3750      	adds	r7, #80	; 0x50
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800
 8001740:	40007000 	.word	0x40007000

08001744 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001748:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <MX_SPI1_Init+0x64>)
 800174a:	4a18      	ldr	r2, [pc, #96]	; (80017ac <MX_SPI1_Init+0x68>)
 800174c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800174e:	4b16      	ldr	r3, [pc, #88]	; (80017a8 <MX_SPI1_Init+0x64>)
 8001750:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001754:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001756:	4b14      	ldr	r3, [pc, #80]	; (80017a8 <MX_SPI1_Init+0x64>)
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800175c:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <MX_SPI1_Init+0x64>)
 800175e:	2200      	movs	r2, #0
 8001760:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001762:	4b11      	ldr	r3, [pc, #68]	; (80017a8 <MX_SPI1_Init+0x64>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001768:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <MX_SPI1_Init+0x64>)
 800176a:	2200      	movs	r2, #0
 800176c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800176e:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <MX_SPI1_Init+0x64>)
 8001770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001774:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001776:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <MX_SPI1_Init+0x64>)
 8001778:	2208      	movs	r2, #8
 800177a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800177c:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <MX_SPI1_Init+0x64>)
 800177e:	2200      	movs	r2, #0
 8001780:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001782:	4b09      	ldr	r3, [pc, #36]	; (80017a8 <MX_SPI1_Init+0x64>)
 8001784:	2200      	movs	r2, #0
 8001786:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001788:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <MX_SPI1_Init+0x64>)
 800178a:	2200      	movs	r2, #0
 800178c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800178e:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <MX_SPI1_Init+0x64>)
 8001790:	220a      	movs	r2, #10
 8001792:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001794:	4804      	ldr	r0, [pc, #16]	; (80017a8 <MX_SPI1_Init+0x64>)
 8001796:	f004 f81e 	bl	80057d6 <HAL_SPI_Init>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017a0:	f000 f91a 	bl	80019d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	200022e0 	.word	0x200022e0
 80017ac:	40013000 	.word	0x40013000

080017b0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM10);
 80017c4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017c8:	f7ff f818 	bl	80007fc <LL_APB2_GRP1_EnableClock>

  /* TIM10 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 80017cc:	f7fe fede 	bl	800058c <__NVIC_GetPriorityGrouping>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2200      	movs	r2, #0
 80017d4:	210f      	movs	r1, #15
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7fe ff2e 	bl	8000638 <NVIC_EncodePriority>
 80017dc:	4603      	mov	r3, r0
 80017de:	4619      	mov	r1, r3
 80017e0:	2019      	movs	r0, #25
 80017e2:	f7fe feff 	bl	80005e4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80017e6:	2019      	movs	r0, #25
 80017e8:	f7fe fede 	bl	80005a8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  TIM_InitStruct.Prescaler = 41999;
 80017ec:	f24a 430f 	movw	r3, #41999	; 0xa40f
 80017f0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80017f2:	2300      	movs	r3, #0
 80017f4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 499;
 80017f6:	f240 13f3 	movw	r3, #499	; 0x1f3
 80017fa:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM10, &TIM_InitStruct);
 8001800:	1d3b      	adds	r3, r7, #4
 8001802:	4619      	mov	r1, r3
 8001804:	4804      	ldr	r0, [pc, #16]	; (8001818 <MX_TIM10_Init+0x68>)
 8001806:	f005 fc0d 	bl	8007024 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM10);
 800180a:	4803      	ldr	r0, [pc, #12]	; (8001818 <MX_TIM10_Init+0x68>)
 800180c:	f7fe ff57 	bl	80006be <LL_TIM_EnableARRPreload>
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001810:	bf00      	nop
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40014400 	.word	0x40014400

0800181c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08e      	sub	sp, #56	; 0x38
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001822:	f107 031c 	add.w	r3, r7, #28
 8001826:	2200      	movs	r2, #0
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	605a      	str	r2, [r3, #4]
 800182c:	609a      	str	r2, [r3, #8]
 800182e:	60da      	str	r2, [r3, #12]
 8001830:	611a      	str	r2, [r3, #16]
 8001832:	615a      	str	r2, [r3, #20]
 8001834:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001836:	1d3b      	adds	r3, r7, #4
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]
 8001844:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8001846:	2010      	movs	r0, #16
 8001848:	f7fe ffd8 	bl	80007fc <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800184c:	2001      	movs	r0, #1
 800184e:	f7fe ffbd 	bl	80007cc <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8001852:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001856:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001858:	2302      	movs	r3, #2
 800185a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800185c:	2303      	movs	r3, #3
 800185e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001868:	2307      	movs	r3, #7
 800186a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186c:	1d3b      	adds	r3, r7, #4
 800186e:	4619      	mov	r1, r3
 8001870:	4818      	ldr	r0, [pc, #96]	; (80018d4 <MX_USART1_UART_Init+0xb8>)
 8001872:	f005 f9f0 	bl	8006c56 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001876:	f7fe fe89 	bl	800058c <__NVIC_GetPriorityGrouping>
 800187a:	4603      	mov	r3, r0
 800187c:	2200      	movs	r2, #0
 800187e:	2100      	movs	r1, #0
 8001880:	4618      	mov	r0, r3
 8001882:	f7fe fed9 	bl	8000638 <NVIC_EncodePriority>
 8001886:	4603      	mov	r3, r0
 8001888:	4619      	mov	r1, r3
 800188a:	2025      	movs	r0, #37	; 0x25
 800188c:	f7fe feaa 	bl	80005e4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8001890:	2025      	movs	r0, #37	; 0x25
 8001892:	f7fe fe89 	bl	80005a8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001896:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800189a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800189c:	2300      	movs	r3, #0
 800189e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80018a0:	2300      	movs	r3, #0
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80018a8:	230c      	movs	r3, #12
 80018aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80018b0:	2300      	movs	r3, #0
 80018b2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 80018b4:	f107 031c 	add.w	r3, r7, #28
 80018b8:	4619      	mov	r1, r3
 80018ba:	4807      	ldr	r0, [pc, #28]	; (80018d8 <MX_USART1_UART_Init+0xbc>)
 80018bc:	f005 fe94 	bl	80075e8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 80018c0:	4805      	ldr	r0, [pc, #20]	; (80018d8 <MX_USART1_UART_Init+0xbc>)
 80018c2:	f7fe ff2c 	bl	800071e <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 80018c6:	4804      	ldr	r0, [pc, #16]	; (80018d8 <MX_USART1_UART_Init+0xbc>)
 80018c8:	f7fe ff19 	bl	80006fe <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	3738      	adds	r7, #56	; 0x38
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40020000 	.word	0x40020000
 80018d8:	40011000 	.word	0x40011000

080018dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	463b      	mov	r3, r7
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
 80018f0:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80018f2:	2004      	movs	r0, #4
 80018f4:	f7fe ff6a 	bl	80007cc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80018f8:	2080      	movs	r0, #128	; 0x80
 80018fa:	f7fe ff67 	bl	80007cc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80018fe:	2001      	movs	r0, #1
 8001900:	f7fe ff64 	bl	80007cc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001904:	2002      	movs	r0, #2
 8001906:	f7fe ff61 	bl	80007cc <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 800190a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800190e:	4826      	ldr	r0, [pc, #152]	; (80019a8 <MX_GPIO_Init+0xcc>)
 8001910:	f7fe ff4c 	bl	80007ac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, SPI_RST_Pin|SPI1_CS_Pin|OUT16_Pin);
 8001914:	f248 0118 	movw	r1, #32792	; 0x8018
 8001918:	4824      	ldr	r0, [pc, #144]	; (80019ac <MX_GPIO_Init+0xd0>)
 800191a:	f7fe ff47 	bl	80007ac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, OUT1_Pin|OUT2_Pin|OUT3_Pin|OUT11_Pin
 800191e:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
 8001922:	4823      	ldr	r0, [pc, #140]	; (80019b0 <MX_GPIO_Init+0xd4>)
 8001924:	f7fe ff42 	bl	80007ac <LL_GPIO_ResetOutputPin>
                          |OUT12_Pin|OUT13_Pin|OUT14_Pin|OUT15_Pin
                          |OUT4_Pin|OUT5_Pin|OUT6_Pin|OUT7_Pin
                          |OUT8_Pin|OUT9_Pin|OUT10_Pin);

  /**/
  GPIO_InitStruct.Pin = LED_Pin;
 8001928:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800192c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800192e:	2301      	movs	r3, #1
 8001930:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001932:	2300      	movs	r3, #0
 8001934:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800193a:	2300      	movs	r3, #0
 800193c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800193e:	463b      	mov	r3, r7
 8001940:	4619      	mov	r1, r3
 8001942:	4819      	ldr	r0, [pc, #100]	; (80019a8 <MX_GPIO_Init+0xcc>)
 8001944:	f005 f987 	bl	8006c56 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_Pin;
 8001948:	2301      	movs	r3, #1
 800194a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800194c:	2300      	movs	r3, #0
 800194e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001950:	2301      	movs	r3, #1
 8001952:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001954:	463b      	mov	r3, r7
 8001956:	4619      	mov	r1, r3
 8001958:	4814      	ldr	r0, [pc, #80]	; (80019ac <MX_GPIO_Init+0xd0>)
 800195a:	f005 f97c 	bl	8006c56 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SPI_RST_Pin|SPI1_CS_Pin|OUT16_Pin;
 800195e:	f248 0318 	movw	r3, #32792	; 0x8018
 8001962:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001964:	2301      	movs	r3, #1
 8001966:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001970:	2300      	movs	r3, #0
 8001972:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001974:	463b      	mov	r3, r7
 8001976:	4619      	mov	r1, r3
 8001978:	480c      	ldr	r0, [pc, #48]	; (80019ac <MX_GPIO_Init+0xd0>)
 800197a:	f005 f96c 	bl	8006c56 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OUT1_Pin|OUT2_Pin|OUT3_Pin|OUT11_Pin
 800197e:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8001982:	603b      	str	r3, [r7, #0]
                          |OUT12_Pin|OUT13_Pin|OUT14_Pin|OUT15_Pin
                          |OUT4_Pin|OUT5_Pin|OUT6_Pin|OUT7_Pin
                          |OUT8_Pin|OUT9_Pin|OUT10_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001984:	2301      	movs	r3, #1
 8001986:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001988:	2300      	movs	r3, #0
 800198a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001990:	2300      	movs	r3, #0
 8001992:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001994:	463b      	mov	r3, r7
 8001996:	4619      	mov	r1, r3
 8001998:	4805      	ldr	r0, [pc, #20]	; (80019b0 <MX_GPIO_Init+0xd4>)
 800199a:	f005 f95c 	bl	8006c56 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800199e:	bf00      	nop
 80019a0:	3718      	adds	r7, #24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40020800 	.word	0x40020800
 80019ac:	40020000 	.word	0x40020000
 80019b0:	40020400 	.word	0x40020400

080019b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a04      	ldr	r2, [pc, #16]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d101      	bne.n	80019ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019c6:	f001 fd07 	bl	80033d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019ca:	bf00      	nop
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40010000 	.word	0x40010000

080019d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80019dc:	b672      	cpsid	i
}
 80019de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <Error_Handler+0x8>
	...

080019e4 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80019e4:	b590      	push	{r4, r7, lr}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4604      	mov	r4, r0
 80019ec:	4608      	mov	r0, r1
 80019ee:	4611      	mov	r1, r2
 80019f0:	461a      	mov	r2, r3
 80019f2:	4623      	mov	r3, r4
 80019f4:	71fb      	strb	r3, [r7, #7]
 80019f6:	4603      	mov	r3, r0
 80019f8:	71bb      	strb	r3, [r7, #6]
 80019fa:	460b      	mov	r3, r1
 80019fc:	80bb      	strh	r3, [r7, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	2b08      	cmp	r3, #8
 8001a06:	d902      	bls.n	8001a0e <socket+0x2a>
 8001a08:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0c:	e0f0      	b.n	8001bf0 <socket+0x20c>
	switch(protocol)
 8001a0e:	79bb      	ldrb	r3, [r7, #6]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d005      	beq.n	8001a20 <socket+0x3c>
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	dd11      	ble.n	8001a3c <socket+0x58>
 8001a18:	3b02      	subs	r3, #2
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d80e      	bhi.n	8001a3c <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8001a1e:	e011      	b.n	8001a44 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8001a20:	f107 030c 	add.w	r3, r7, #12
 8001a24:	2204      	movs	r2, #4
 8001a26:	4619      	mov	r1, r3
 8001a28:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001a2c:	f000 ff94 	bl	8002958 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d105      	bne.n	8001a42 <socket+0x5e>
 8001a36:	f06f 0302 	mvn.w	r3, #2
 8001a3a:	e0d9      	b.n	8001bf0 <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8001a3c:	f06f 0304 	mvn.w	r3, #4
 8001a40:	e0d6      	b.n	8001bf0 <socket+0x20c>
	    break;
 8001a42:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8001a44:	78fb      	ldrb	r3, [r7, #3]
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d002      	beq.n	8001a54 <socket+0x70>
 8001a4e:	f06f 0305 	mvn.w	r3, #5
 8001a52:	e0cd      	b.n	8001bf0 <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8001a54:	78fb      	ldrb	r3, [r7, #3]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d028      	beq.n	8001aac <socket+0xc8>
	{
   	switch(protocol)
 8001a5a:	79bb      	ldrb	r3, [r7, #6]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d002      	beq.n	8001a66 <socket+0x82>
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d008      	beq.n	8001a76 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8001a64:	e022      	b.n	8001aac <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8001a66:	78fb      	ldrb	r3, [r7, #3]
 8001a68:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d11a      	bne.n	8001aa6 <socket+0xc2>
 8001a70:	f06f 0305 	mvn.w	r3, #5
 8001a74:	e0bc      	b.n	8001bf0 <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 8001a76:	78fb      	ldrb	r3, [r7, #3]
 8001a78:	f003 0320 	and.w	r3, r3, #32
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d006      	beq.n	8001a8e <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8001a80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	db02      	blt.n	8001a8e <socket+0xaa>
 8001a88:	f06f 0305 	mvn.w	r3, #5
 8001a8c:	e0b0      	b.n	8001bf0 <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 8001a8e:	78fb      	ldrb	r3, [r7, #3]
 8001a90:	f003 0310 	and.w	r3, r3, #16
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d008      	beq.n	8001aaa <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8001a98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	db04      	blt.n	8001aaa <socket+0xc6>
 8001aa0:	f06f 0305 	mvn.w	r3, #5
 8001aa4:	e0a4      	b.n	8001bf0 <socket+0x20c>
   	      break;
 8001aa6:	bf00      	nop
 8001aa8:	e000      	b.n	8001aac <socket+0xc8>
   	      break;
 8001aaa:	bf00      	nop
   	}
   }
	close(sn);
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 f8ac 	bl	8001c0c <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	3301      	adds	r3, #1
 8001aba:	00db      	lsls	r3, r3, #3
 8001abc:	4618      	mov	r0, r3
 8001abe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ac2:	f023 030f 	bic.w	r3, r3, #15
 8001ac6:	b25a      	sxtb	r2, r3
 8001ac8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	b25b      	sxtb	r3, r3
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f000 fef2 	bl	80028bc <WIZCHIP_WRITE>
    #endif
	if(!port)
 8001ad8:	88bb      	ldrh	r3, [r7, #4]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d110      	bne.n	8001b00 <socket+0x11c>
	{
	   port = sock_any_port++;
 8001ade:	4b46      	ldr	r3, [pc, #280]	; (8001bf8 <socket+0x214>)
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	b291      	uxth	r1, r2
 8001ae6:	4a44      	ldr	r2, [pc, #272]	; (8001bf8 <socket+0x214>)
 8001ae8:	8011      	strh	r1, [r2, #0]
 8001aea:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001aec:	4b42      	ldr	r3, [pc, #264]	; (8001bf8 <socket+0x214>)
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d103      	bne.n	8001b00 <socket+0x11c>
 8001af8:	4b3f      	ldr	r3, [pc, #252]	; (8001bf8 <socket+0x214>)
 8001afa:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8001afe:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	3301      	adds	r3, #1
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	88bb      	ldrh	r3, [r7, #4]
 8001b10:	0a1b      	lsrs	r3, r3, #8
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	4619      	mov	r1, r3
 8001b18:	4610      	mov	r0, r2
 8001b1a:	f000 fecf 	bl	80028bc <WIZCHIP_WRITE>
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	3301      	adds	r3, #1
 8001b24:	00db      	lsls	r3, r3, #3
 8001b26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	88bb      	ldrh	r3, [r7, #4]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	4619      	mov	r1, r3
 8001b32:	4610      	mov	r0, r2
 8001b34:	f000 fec2 	bl	80028bc <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001b44:	2101      	movs	r1, #1
 8001b46:	4618      	mov	r0, r3
 8001b48:	f000 feb8 	bl	80028bc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001b4c:	bf00      	nop
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	3301      	adds	r3, #1
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 fe62 	bl	8002824 <WIZCHIP_READ>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1f3      	bne.n	8001b4e <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	b21b      	sxth	r3, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	b21a      	sxth	r2, r3
 8001b74:	4b21      	ldr	r3, [pc, #132]	; (8001bfc <socket+0x218>)
 8001b76:	881b      	ldrh	r3, [r3, #0]
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	b21b      	sxth	r3, r3
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	4b1e      	ldr	r3, [pc, #120]	; (8001bfc <socket+0x218>)
 8001b82:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8001b84:	78fb      	ldrb	r3, [r7, #3]
 8001b86:	f003 0201 	and.w	r2, r3, #1
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	b21a      	sxth	r2, r3
 8001b92:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <socket+0x218>)
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	b21b      	sxth	r3, r3
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	b21b      	sxth	r3, r3
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <socket+0x218>)
 8001ba0:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	b21b      	sxth	r3, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	b21a      	sxth	r2, r3
 8001bb0:	4b13      	ldr	r3, [pc, #76]	; (8001c00 <socket+0x21c>)
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	b21b      	sxth	r3, r3
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <socket+0x21c>)
 8001bbe:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8001bc0:	79fb      	ldrb	r3, [r7, #7]
 8001bc2:	4a10      	ldr	r2, [pc, #64]	; (8001c04 <socket+0x220>)
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	4a0e      	ldr	r2, [pc, #56]	; (8001c08 <socket+0x224>)
 8001bce:	2100      	movs	r1, #0
 8001bd0:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8001bd2:	bf00      	nop
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	3301      	adds	r3, #1
 8001bda:	00db      	lsls	r3, r3, #3
 8001bdc:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001be0:	4618      	mov	r0, r3
 8001be2:	f000 fe1f 	bl	8002824 <WIZCHIP_READ>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d0f3      	beq.n	8001bd4 <socket+0x1f0>
   return (int8_t)sn;
 8001bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd90      	pop	{r4, r7, pc}
 8001bf8:	200000f6 	.word	0x200000f6
 8001bfc:	20002338 	.word	0x20002338
 8001c00:	2000233a 	.word	0x2000233a
 8001c04:	2000233c 	.word	0x2000233c
 8001c08:	2000234c 	.word	0x2000234c

08001c0c <close>:

int8_t close(uint8_t sn)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	d902      	bls.n	8001c22 <close+0x16>
 8001c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c20:	e055      	b.n	8001cce <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	3301      	adds	r3, #1
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c2e:	2110      	movs	r1, #16
 8001c30:	4618      	mov	r0, r3
 8001c32:	f000 fe43 	bl	80028bc <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8001c36:	bf00      	nop
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c44:	4618      	mov	r0, r3
 8001c46:	f000 fded 	bl	8002824 <WIZCHIP_READ>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1f3      	bne.n	8001c38 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	3301      	adds	r3, #1
 8001c56:	00db      	lsls	r3, r3, #3
 8001c58:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001c5c:	211f      	movs	r1, #31
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 fe2c 	bl	80028bc <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	2201      	movs	r2, #1
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	b21b      	sxth	r3, r3
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	b21a      	sxth	r2, r3
 8001c72:	4b19      	ldr	r3, [pc, #100]	; (8001cd8 <close+0xcc>)
 8001c74:	881b      	ldrh	r3, [r3, #0]
 8001c76:	b21b      	sxth	r3, r3
 8001c78:	4013      	ands	r3, r2
 8001c7a:	b21b      	sxth	r3, r3
 8001c7c:	b29a      	uxth	r2, r3
 8001c7e:	4b16      	ldr	r3, [pc, #88]	; (8001cd8 <close+0xcc>)
 8001c80:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	2201      	movs	r2, #1
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	b21a      	sxth	r2, r3
 8001c90:	4b12      	ldr	r3, [pc, #72]	; (8001cdc <close+0xd0>)
 8001c92:	881b      	ldrh	r3, [r3, #0]
 8001c94:	b21b      	sxth	r3, r3
 8001c96:	4013      	ands	r3, r2
 8001c98:	b21b      	sxth	r3, r3
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	; (8001cdc <close+0xd0>)
 8001c9e:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	4a0f      	ldr	r2, [pc, #60]	; (8001ce0 <close+0xd4>)
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4a0d      	ldr	r2, [pc, #52]	; (8001ce4 <close+0xd8>)
 8001cae:	2100      	movs	r1, #0
 8001cb0:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8001cb2:	bf00      	nop
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	3301      	adds	r3, #1
 8001cba:	00db      	lsls	r3, r3, #3
 8001cbc:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f000 fdaf 	bl	8002824 <WIZCHIP_READ>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1f3      	bne.n	8001cb4 <close+0xa8>
	return SOCK_OK;
 8001ccc:	2301      	movs	r3, #1
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20002338 	.word	0x20002338
 8001cdc:	2000233a 	.word	0x2000233a
 8001ce0:	2000233c 	.word	0x2000233c
 8001ce4:	2000234c 	.word	0x2000234c

08001ce8 <listen>:

int8_t listen(uint8_t sn)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8001cf2:	79fb      	ldrb	r3, [r7, #7]
 8001cf4:	2b08      	cmp	r3, #8
 8001cf6:	d902      	bls.n	8001cfe <listen+0x16>
 8001cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8001cfc:	e049      	b.n	8001d92 <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	3301      	adds	r3, #1
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 fd8c 	bl	8002824 <WIZCHIP_READ>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	f003 030f 	and.w	r3, r3, #15
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d002      	beq.n	8001d1c <listen+0x34>
 8001d16:	f06f 0304 	mvn.w	r3, #4
 8001d1a:	e03a      	b.n	8001d92 <listen+0xaa>
	CHECK_SOCKINIT();
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	3301      	adds	r3, #1
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f000 fd7b 	bl	8002824 <WIZCHIP_READ>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b13      	cmp	r3, #19
 8001d32:	d002      	beq.n	8001d3a <listen+0x52>
 8001d34:	f06f 0302 	mvn.w	r3, #2
 8001d38:	e02b      	b.n	8001d92 <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	3301      	adds	r3, #1
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001d46:	2102      	movs	r1, #2
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f000 fdb7 	bl	80028bc <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8001d4e:	bf00      	nop
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	3301      	adds	r3, #1
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f000 fd61 	bl	8002824 <WIZCHIP_READ>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f3      	bne.n	8001d50 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8001d68:	e006      	b.n	8001d78 <listen+0x90>
   {
         close(sn);
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ff4d 	bl	8001c0c <close>
         return SOCKERR_SOCKCLOSED;
 8001d72:	f06f 0303 	mvn.w	r3, #3
 8001d76:	e00c      	b.n	8001d92 <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001d84:	4618      	mov	r0, r3
 8001d86:	f000 fd4d 	bl	8002824 <WIZCHIP_READ>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b14      	cmp	r3, #20
 8001d8e:	d1ec      	bne.n	8001d6a <listen+0x82>
   }
   return SOCK_OK;
 8001d90:	2301      	movs	r3, #1
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
	...

08001d9c <disconnect>:
   
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	2b08      	cmp	r3, #8
 8001daa:	d902      	bls.n	8001db2 <disconnect+0x16>
 8001dac:	f04f 33ff 	mov.w	r3, #4294967295
 8001db0:	e062      	b.n	8001e78 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	3301      	adds	r3, #1
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 fd32 	bl	8002824 <WIZCHIP_READ>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	f003 030f 	and.w	r3, r3, #15
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d002      	beq.n	8001dd0 <disconnect+0x34>
 8001dca:	f06f 0304 	mvn.w	r3, #4
 8001dce:	e053      	b.n	8001e78 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	00db      	lsls	r3, r3, #3
 8001dd8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001ddc:	2108      	movs	r1, #8
 8001dde:	4618      	mov	r0, r3
 8001de0:	f000 fd6c 	bl	80028bc <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8001de4:	bf00      	nop
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	3301      	adds	r3, #1
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001df2:	4618      	mov	r0, r3
 8001df4:	f000 fd16 	bl	8002824 <WIZCHIP_READ>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f3      	bne.n	8001de6 <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	2201      	movs	r2, #1
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	b21b      	sxth	r3, r3
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	b21a      	sxth	r2, r3
 8001e0c:	4b1c      	ldr	r3, [pc, #112]	; (8001e80 <disconnect+0xe4>)
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	b21b      	sxth	r3, r3
 8001e12:	4013      	ands	r3, r2
 8001e14:	b21b      	sxth	r3, r3
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <disconnect+0xe4>)
 8001e1a:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001e1c:	4b19      	ldr	r3, [pc, #100]	; (8001e84 <disconnect+0xe8>)
 8001e1e:	881b      	ldrh	r3, [r3, #0]
 8001e20:	461a      	mov	r2, r3
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	fa42 f303 	asr.w	r3, r2, r3
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d016      	beq.n	8001e5e <disconnect+0xc2>
 8001e30:	2300      	movs	r3, #0
 8001e32:	e021      	b.n	8001e78 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	3301      	adds	r3, #1
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001e40:	4618      	mov	r0, r3
 8001e42:	f000 fcef 	bl	8002824 <WIZCHIP_READ>
 8001e46:	4603      	mov	r3, r0
 8001e48:	f003 0308 	and.w	r3, r3, #8
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d006      	beq.n	8001e5e <disconnect+0xc2>
	   {
	      close(sn);
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff feda 	bl	8001c0c <close>
	      return SOCKERR_TIMEOUT;
 8001e58:	f06f 030c 	mvn.w	r3, #12
 8001e5c:	e00c      	b.n	8001e78 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	3301      	adds	r3, #1
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f000 fcda 	bl	8002824 <WIZCHIP_READ>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1de      	bne.n	8001e34 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8001e76:	2301      	movs	r3, #1
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	2000233a 	.word	0x2000233a
 8001e84:	20002338 	.word	0x20002338

08001e88 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	6039      	str	r1, [r7, #0]
 8001e92:	71fb      	strb	r3, [r7, #7]
 8001e94:	4613      	mov	r3, r2
 8001e96:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	2b08      	cmp	r3, #8
 8001ea4:	d902      	bls.n	8001eac <send+0x24>
 8001ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eaa:	e0de      	b.n	800206a <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 fcb5 	bl	8002824 <WIZCHIP_READ>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	f003 030f 	and.w	r3, r3, #15
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d002      	beq.n	8001eca <send+0x42>
 8001ec4:	f06f 0304 	mvn.w	r3, #4
 8001ec8:	e0cf      	b.n	800206a <send+0x1e2>
   CHECK_SOCKDATA();
 8001eca:	88bb      	ldrh	r3, [r7, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d102      	bne.n	8001ed6 <send+0x4e>
 8001ed0:	f06f 030d 	mvn.w	r3, #13
 8001ed4:	e0c9      	b.n	800206a <send+0x1e2>
   tmp = getSn_SR(sn);
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	3301      	adds	r3, #1
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f000 fc9e 	bl	8002824 <WIZCHIP_READ>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	2b17      	cmp	r3, #23
 8001ef0:	d005      	beq.n	8001efe <send+0x76>
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	2b1c      	cmp	r3, #28
 8001ef6:	d002      	beq.n	8001efe <send+0x76>
 8001ef8:	f06f 0306 	mvn.w	r3, #6
 8001efc:	e0b5      	b.n	800206a <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8001efe:	4b5d      	ldr	r3, [pc, #372]	; (8002074 <send+0x1ec>)
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	461a      	mov	r2, r3
 8001f04:	79fb      	ldrb	r3, [r7, #7]
 8001f06:	fa42 f303 	asr.w	r3, r2, r3
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d039      	beq.n	8001f86 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	3301      	adds	r3, #1
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f000 fc80 	bl	8002824 <WIZCHIP_READ>
 8001f24:	4603      	mov	r3, r0
 8001f26:	f003 031f 	and.w	r3, r3, #31
 8001f2a:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
 8001f2e:	f003 0310 	and.w	r3, r3, #16
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d019      	beq.n	8001f6a <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001f42:	2110      	movs	r1, #16
 8001f44:	4618      	mov	r0, r3
 8001f46:	f000 fcb9 	bl	80028bc <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	b21b      	sxth	r3, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	b21a      	sxth	r2, r3
 8001f58:	4b46      	ldr	r3, [pc, #280]	; (8002074 <send+0x1ec>)
 8001f5a:	881b      	ldrh	r3, [r3, #0]
 8001f5c:	b21b      	sxth	r3, r3
 8001f5e:	4013      	ands	r3, r2
 8001f60:	b21b      	sxth	r3, r3
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	4b43      	ldr	r3, [pc, #268]	; (8002074 <send+0x1ec>)
 8001f66:	801a      	strh	r2, [r3, #0]
 8001f68:	e00d      	b.n	8001f86 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
 8001f6c:	f003 0308 	and.w	r3, r3, #8
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d006      	beq.n	8001f82 <send+0xfa>
      {
         close(sn);
 8001f74:	79fb      	ldrb	r3, [r7, #7]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff fe48 	bl	8001c0c <close>
         return SOCKERR_TIMEOUT;
 8001f7c:	f06f 030c 	mvn.w	r3, #12
 8001f80:	e073      	b.n	800206a <send+0x1e2>
      }
      else return SOCK_BUSY;
 8001f82:	2300      	movs	r3, #0
 8001f84:	e071      	b.n	800206a <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 fc46 	bl	8002824 <WIZCHIP_READ>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	029b      	lsls	r3, r3, #10
 8001f9e:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8001fa0:	88ba      	ldrh	r2, [r7, #4]
 8001fa2:	89bb      	ldrh	r3, [r7, #12]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d901      	bls.n	8001fac <send+0x124>
 8001fa8:	89bb      	ldrh	r3, [r7, #12]
 8001faa:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8001fac:	79fb      	ldrb	r3, [r7, #7]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f000 fd92 	bl	8002ad8 <getSn_TX_FSR>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f000 fc2d 	bl	8002824 <WIZCHIP_READ>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
 8001fd0:	2b17      	cmp	r3, #23
 8001fd2:	d009      	beq.n	8001fe8 <send+0x160>
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	2b1c      	cmp	r3, #28
 8001fd8:	d006      	beq.n	8001fe8 <send+0x160>
      {
         close(sn);
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff fe15 	bl	8001c0c <close>
         return SOCKERR_SOCKSTATUS;
 8001fe2:	f06f 0306 	mvn.w	r3, #6
 8001fe6:	e040      	b.n	800206a <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8001fe8:	4b23      	ldr	r3, [pc, #140]	; (8002078 <send+0x1f0>)
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	461a      	mov	r2, r3
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	fa42 f303 	asr.w	r3, r2, r3
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d005      	beq.n	8002008 <send+0x180>
 8001ffc:	88ba      	ldrh	r2, [r7, #4]
 8001ffe:	89bb      	ldrh	r3, [r7, #12]
 8002000:	429a      	cmp	r2, r3
 8002002:	d901      	bls.n	8002008 <send+0x180>
 8002004:	2300      	movs	r3, #0
 8002006:	e030      	b.n	800206a <send+0x1e2>
      if(len <= freesize) break;
 8002008:	88ba      	ldrh	r2, [r7, #4]
 800200a:	89bb      	ldrh	r3, [r7, #12]
 800200c:	429a      	cmp	r2, r3
 800200e:	d900      	bls.n	8002012 <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8002010:	e7cc      	b.n	8001fac <send+0x124>
      if(len <= freesize) break;
 8002012:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8002014:	88ba      	ldrh	r2, [r7, #4]
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	6839      	ldr	r1, [r7, #0]
 800201a:	4618      	mov	r0, r3
 800201c:	f000 fdf2 	bl	8002c04 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	3301      	adds	r3, #1
 8002026:	00db      	lsls	r3, r3, #3
 8002028:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800202c:	2120      	movs	r1, #32
 800202e:	4618      	mov	r0, r3
 8002030:	f000 fc44 	bl	80028bc <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8002034:	bf00      	nop
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	3301      	adds	r3, #1
 800203c:	00db      	lsls	r3, r3, #3
 800203e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002042:	4618      	mov	r0, r3
 8002044:	f000 fbee 	bl	8002824 <WIZCHIP_READ>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f3      	bne.n	8002036 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	2201      	movs	r2, #1
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	b21a      	sxth	r2, r3
 8002058:	4b06      	ldr	r3, [pc, #24]	; (8002074 <send+0x1ec>)
 800205a:	881b      	ldrh	r3, [r3, #0]
 800205c:	b21b      	sxth	r3, r3
 800205e:	4313      	orrs	r3, r2
 8002060:	b21b      	sxth	r3, r3
 8002062:	b29a      	uxth	r2, r3
 8002064:	4b03      	ldr	r3, [pc, #12]	; (8002074 <send+0x1ec>)
 8002066:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8002068:	88bb      	ldrh	r3, [r7, #4]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	2000233a 	.word	0x2000233a
 8002078:	20002338 	.word	0x20002338

0800207c <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 800207c:	b590      	push	{r4, r7, lr}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	6039      	str	r1, [r7, #0]
 8002086:	71fb      	strb	r3, [r7, #7]
 8002088:	4613      	mov	r3, r2
 800208a:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 800208c:	2300      	movs	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8002090:	2300      	movs	r3, #0
 8002092:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	2b08      	cmp	r3, #8
 8002098:	d902      	bls.n	80020a0 <recv+0x24>
 800209a:	f04f 33ff 	mov.w	r3, #4294967295
 800209e:	e09c      	b.n	80021da <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	3301      	adds	r3, #1
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 fbbb 	bl	8002824 <WIZCHIP_READ>
 80020ae:	4603      	mov	r3, r0
 80020b0:	f003 030f 	and.w	r3, r3, #15
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d002      	beq.n	80020be <recv+0x42>
 80020b8:	f06f 0304 	mvn.w	r3, #4
 80020bc:	e08d      	b.n	80021da <recv+0x15e>
   CHECK_SOCKDATA();
 80020be:	88bb      	ldrh	r3, [r7, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d102      	bne.n	80020ca <recv+0x4e>
 80020c4:	f06f 030d 	mvn.w	r3, #13
 80020c8:	e087      	b.n	80021da <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	3301      	adds	r3, #1
 80020d0:	00db      	lsls	r3, r3, #3
 80020d2:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80020d6:	4618      	mov	r0, r3
 80020d8:	f000 fba4 	bl	8002824 <WIZCHIP_READ>
 80020dc:	4603      	mov	r3, r0
 80020de:	b29b      	uxth	r3, r3
 80020e0:	029b      	lsls	r3, r3, #10
 80020e2:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 80020e4:	89ba      	ldrh	r2, [r7, #12]
 80020e6:	88bb      	ldrh	r3, [r7, #4]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d201      	bcs.n	80020f0 <recv+0x74>
 80020ec:	89bb      	ldrh	r3, [r7, #12]
 80020ee:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 80020f0:	79fb      	ldrb	r3, [r7, #7]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 fd3b 	bl	8002b6e <getSn_RX_RSR>
 80020f8:	4603      	mov	r3, r0
 80020fa:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	3301      	adds	r3, #1
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002108:	4618      	mov	r0, r3
 800210a:	f000 fb8b 	bl	8002824 <WIZCHIP_READ>
 800210e:	4603      	mov	r3, r0
 8002110:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	2b17      	cmp	r3, #23
 8002116:	d026      	beq.n	8002166 <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8002118:	7bfb      	ldrb	r3, [r7, #15]
 800211a:	2b1c      	cmp	r3, #28
 800211c:	d11c      	bne.n	8002158 <recv+0xdc>
            {
               if(recvsize != 0) break;
 800211e:	89bb      	ldrh	r3, [r7, #12]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d133      	bne.n	800218c <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	4618      	mov	r0, r3
 8002128:	f000 fcd6 	bl	8002ad8 <getSn_TX_FSR>
 800212c:	4603      	mov	r3, r0
 800212e:	461c      	mov	r4, r3
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	3301      	adds	r3, #1
 8002136:	00db      	lsls	r3, r3, #3
 8002138:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800213c:	4618      	mov	r0, r3
 800213e:	f000 fb71 	bl	8002824 <WIZCHIP_READ>
 8002142:	4603      	mov	r3, r0
 8002144:	029b      	lsls	r3, r3, #10
 8002146:	429c      	cmp	r4, r3
 8002148:	d10d      	bne.n	8002166 <recv+0xea>
               {
                  close(sn);
 800214a:	79fb      	ldrb	r3, [r7, #7]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fd5d 	bl	8001c0c <close>
                  return SOCKERR_SOCKSTATUS;
 8002152:	f06f 0306 	mvn.w	r3, #6
 8002156:	e040      	b.n	80021da <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff fd56 	bl	8001c0c <close>
               return SOCKERR_SOCKSTATUS;
 8002160:	f06f 0306 	mvn.w	r3, #6
 8002164:	e039      	b.n	80021da <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8002166:	4b1f      	ldr	r3, [pc, #124]	; (80021e4 <recv+0x168>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	461a      	mov	r2, r3
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	fa42 f303 	asr.w	r3, r2, r3
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d004      	beq.n	8002184 <recv+0x108>
 800217a:	89bb      	ldrh	r3, [r7, #12]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d101      	bne.n	8002184 <recv+0x108>
 8002180:	2300      	movs	r3, #0
 8002182:	e02a      	b.n	80021da <recv+0x15e>
         if(recvsize != 0) break;
 8002184:	89bb      	ldrh	r3, [r7, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d102      	bne.n	8002190 <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 800218a:	e7b1      	b.n	80020f0 <recv+0x74>
               if(recvsize != 0) break;
 800218c:	bf00      	nop
 800218e:	e000      	b.n	8002192 <recv+0x116>
         if(recvsize != 0) break;
 8002190:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8002192:	89ba      	ldrh	r2, [r7, #12]
 8002194:	88bb      	ldrh	r3, [r7, #4]
 8002196:	429a      	cmp	r2, r3
 8002198:	d201      	bcs.n	800219e <recv+0x122>
 800219a:	89bb      	ldrh	r3, [r7, #12]
 800219c:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 800219e:	88ba      	ldrh	r2, [r7, #4]
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	6839      	ldr	r1, [r7, #0]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 fd89 	bl	8002cbc <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	3301      	adds	r3, #1
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80021b6:	2140      	movs	r1, #64	; 0x40
 80021b8:	4618      	mov	r0, r3
 80021ba:	f000 fb7f 	bl	80028bc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80021be:	bf00      	nop
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	3301      	adds	r3, #1
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80021cc:	4618      	mov	r0, r3
 80021ce:	f000 fb29 	bl	8002824 <WIZCHIP_READ>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1f3      	bne.n	80021c0 <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80021d8:	88bb      	ldrh	r3, [r7, #4]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd90      	pop	{r4, r7, pc}
 80021e2:	bf00      	nop
 80021e4:	20002338 	.word	0x20002338

080021e8 <getsockopt>:
   }   
   return SOCK_OK;
}

int8_t  getsockopt(uint8_t sn, sockopt_type sotype, void* arg)
{
 80021e8:	b590      	push	{r4, r7, lr}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	603a      	str	r2, [r7, #0]
 80021f2:	71fb      	strb	r3, [r7, #7]
 80021f4:	460b      	mov	r3, r1
 80021f6:	71bb      	strb	r3, [r7, #6]
   CHECK_SOCKNUM();
 80021f8:	79fb      	ldrb	r3, [r7, #7]
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d902      	bls.n	8002204 <getsockopt+0x1c>
 80021fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002202:	e101      	b.n	8002408 <getsockopt+0x220>
   switch(sotype)
 8002204:	79bb      	ldrb	r3, [r7, #6]
 8002206:	2b0c      	cmp	r3, #12
 8002208:	f200 80fa 	bhi.w	8002400 <getsockopt+0x218>
 800220c:	a201      	add	r2, pc, #4	; (adr r2, 8002214 <getsockopt+0x2c>)
 800220e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002212:	bf00      	nop
 8002214:	08002249 	.word	0x08002249
 8002218:	08002265 	.word	0x08002265
 800221c:	08002281 	.word	0x08002281
 8002220:	0800229d 	.word	0x0800229d
 8002224:	080022d7 	.word	0x080022d7
 8002228:	080022ef 	.word	0x080022ef
 800222c:	08002401 	.word	0x08002401
 8002230:	08002329 	.word	0x08002329
 8002234:	08002363 	.word	0x08002363
 8002238:	08002375 	.word	0x08002375
 800223c:	08002387 	.word	0x08002387
 8002240:	080023a3 	.word	0x080023a3
 8002244:	080023db 	.word	0x080023db
   {
      case SO_FLAG:
         *(uint8_t*)arg = getSn_MR(sn) & 0xF0;
 8002248:	79fb      	ldrb	r3, [r7, #7]
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	3301      	adds	r3, #1
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	4618      	mov	r0, r3
 8002252:	f000 fae7 	bl	8002824 <WIZCHIP_READ>
 8002256:	4603      	mov	r3, r0
 8002258:	f023 030f 	bic.w	r3, r3, #15
 800225c:	b2da      	uxtb	r2, r3
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	701a      	strb	r2, [r3, #0]
         break;
 8002262:	e0d0      	b.n	8002406 <getsockopt+0x21e>
      case SO_TTL:
         *(uint8_t*) arg = getSn_TTL(sn);
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	3301      	adds	r3, #1
 800226a:	00db      	lsls	r3, r3, #3
 800226c:	f503 53b0 	add.w	r3, r3, #5632	; 0x1600
 8002270:	4618      	mov	r0, r3
 8002272:	f000 fad7 	bl	8002824 <WIZCHIP_READ>
 8002276:	4603      	mov	r3, r0
 8002278:	461a      	mov	r2, r3
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	701a      	strb	r2, [r3, #0]
         break;
 800227e:	e0c2      	b.n	8002406 <getsockopt+0x21e>
      case SO_TOS:
         *(uint8_t*) arg = getSn_TOS(sn);
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	3301      	adds	r3, #1
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
 800228c:	4618      	mov	r0, r3
 800228e:	f000 fac9 	bl	8002824 <WIZCHIP_READ>
 8002292:	4603      	mov	r3, r0
 8002294:	461a      	mov	r2, r3
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	701a      	strb	r2, [r3, #0]
         break;
 800229a:	e0b4      	b.n	8002406 <getsockopt+0x21e>
      case SO_MSS:   
         *(uint16_t*) arg = getSn_MSSR(sn);
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	3301      	adds	r3, #1
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80022a8:	4618      	mov	r0, r3
 80022aa:	f000 fabb 	bl	8002824 <WIZCHIP_READ>
 80022ae:	4603      	mov	r3, r0
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	021b      	lsls	r3, r3, #8
 80022b4:	b29c      	uxth	r4, r3
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	3301      	adds	r3, #1
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 faae 	bl	8002824 <WIZCHIP_READ>
 80022c8:	4603      	mov	r3, r0
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	4423      	add	r3, r4
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	801a      	strh	r2, [r3, #0]
         break;
 80022d4:	e097      	b.n	8002406 <getsockopt+0x21e>
      case SO_DESTIP:
         getSn_DIPR(sn, (uint8_t*)arg);
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	3301      	adds	r3, #1
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80022e2:	2204      	movs	r2, #4
 80022e4:	6839      	ldr	r1, [r7, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 fb36 	bl	8002958 <WIZCHIP_READ_BUF>
         break;
 80022ec:	e08b      	b.n	8002406 <getsockopt+0x21e>
      case SO_DESTPORT:  
         *(uint16_t*) arg = getSn_DPORT(sn);
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	3301      	adds	r3, #1
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 fa92 	bl	8002824 <WIZCHIP_READ>
 8002300:	4603      	mov	r3, r0
 8002302:	b29b      	uxth	r3, r3
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	b29c      	uxth	r4, r3
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	3301      	adds	r3, #1
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8002314:	4618      	mov	r0, r3
 8002316:	f000 fa85 	bl	8002824 <WIZCHIP_READ>
 800231a:	4603      	mov	r3, r0
 800231c:	b29b      	uxth	r3, r3
 800231e:	4423      	add	r3, r4
 8002320:	b29a      	uxth	r2, r3
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	801a      	strh	r2, [r3, #0]
         break;
 8002326:	e06e      	b.n	8002406 <getsockopt+0x21e>
   #if _WIZCHIP_ > 5200   
      case SO_KEEPALIVEAUTO:
         CHECK_SOCKMODE(Sn_MR_TCP);
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	3301      	adds	r3, #1
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	4618      	mov	r0, r3
 8002332:	f000 fa77 	bl	8002824 <WIZCHIP_READ>
 8002336:	4603      	mov	r3, r0
 8002338:	f003 030f 	and.w	r3, r3, #15
 800233c:	2b01      	cmp	r3, #1
 800233e:	d002      	beq.n	8002346 <getsockopt+0x15e>
 8002340:	f06f 0304 	mvn.w	r3, #4
 8002344:	e060      	b.n	8002408 <getsockopt+0x220>
         *(uint16_t*) arg = getSn_KPALVTR(sn);
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	3301      	adds	r3, #1
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002352:	4618      	mov	r0, r3
 8002354:	f000 fa66 	bl	8002824 <WIZCHIP_READ>
 8002358:	4603      	mov	r3, r0
 800235a:	b29a      	uxth	r2, r3
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	801a      	strh	r2, [r3, #0]
         break;
 8002360:	e051      	b.n	8002406 <getsockopt+0x21e>
   #endif      
      case SO_SENDBUF:
         *(uint16_t*) arg = getSn_TX_FSR(sn);
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	4618      	mov	r0, r3
 8002366:	f000 fbb7 	bl	8002ad8 <getSn_TX_FSR>
 800236a:	4603      	mov	r3, r0
 800236c:	461a      	mov	r2, r3
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	801a      	strh	r2, [r3, #0]
         break;
 8002372:	e048      	b.n	8002406 <getsockopt+0x21e>
      case SO_RECVBUF:
         *(uint16_t*) arg = getSn_RX_RSR(sn);
 8002374:	79fb      	ldrb	r3, [r7, #7]
 8002376:	4618      	mov	r0, r3
 8002378:	f000 fbf9 	bl	8002b6e <getSn_RX_RSR>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	801a      	strh	r2, [r3, #0]
         break;
 8002384:	e03f      	b.n	8002406 <getsockopt+0x21e>
      case SO_STATUS:
         *(uint8_t*) arg = getSn_SR(sn);
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	3301      	adds	r3, #1
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002392:	4618      	mov	r0, r3
 8002394:	f000 fa46 	bl	8002824 <WIZCHIP_READ>
 8002398:	4603      	mov	r3, r0
 800239a:	461a      	mov	r2, r3
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	701a      	strb	r2, [r3, #0]
         break;
 80023a0:	e031      	b.n	8002406 <getsockopt+0x21e>
      case SO_REMAINSIZE:
         if(getSn_MR(sn) & Sn_MR_TCP)
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	3301      	adds	r3, #1
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 fa3a 	bl	8002824 <WIZCHIP_READ>
 80023b0:	4603      	mov	r3, r0
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d008      	beq.n	80023cc <getsockopt+0x1e4>
            *(uint16_t*)arg = getSn_RX_RSR(sn);
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	4618      	mov	r0, r3
 80023be:	f000 fbd6 	bl	8002b6e <getSn_RX_RSR>
 80023c2:	4603      	mov	r3, r0
 80023c4:	461a      	mov	r2, r3
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	801a      	strh	r2, [r3, #0]
         else
            *(uint16_t*)arg = sock_remained_size[sn];
         break;
 80023ca:	e01c      	b.n	8002406 <getsockopt+0x21e>
            *(uint16_t*)arg = sock_remained_size[sn];
 80023cc:	79fb      	ldrb	r3, [r7, #7]
 80023ce:	4a10      	ldr	r2, [pc, #64]	; (8002410 <getsockopt+0x228>)
 80023d0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	801a      	strh	r2, [r3, #0]
         break;
 80023d8:	e015      	b.n	8002406 <getsockopt+0x21e>
      case SO_PACKINFO:
         //CHECK_SOCKMODE(Sn_MR_TCP);
#if _WIZCHIP_ != 5300
         if((getSn_MR(sn) == Sn_MR_TCP))
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	3301      	adds	r3, #1
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 fa1e 	bl	8002824 <WIZCHIP_READ>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d102      	bne.n	80023f4 <getsockopt+0x20c>
             return SOCKERR_SOCKMODE;
 80023ee:	f06f 0304 	mvn.w	r3, #4
 80023f2:	e009      	b.n	8002408 <getsockopt+0x220>
#endif
         *(uint8_t*)arg = sock_pack_info[sn];
 80023f4:	79fb      	ldrb	r3, [r7, #7]
 80023f6:	4a07      	ldr	r2, [pc, #28]	; (8002414 <getsockopt+0x22c>)
 80023f8:	5cd2      	ldrb	r2, [r2, r3]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	701a      	strb	r2, [r3, #0]
         break;
 80023fe:	e002      	b.n	8002406 <getsockopt+0x21e>
      default:
         return SOCKERR_SOCKOPT;
 8002400:	f06f 0301 	mvn.w	r3, #1
 8002404:	e000      	b.n	8002408 <getsockopt+0x220>
   }
   return SOCK_OK;
 8002406:	2301      	movs	r3, #1
}
 8002408:	4618      	mov	r0, r3
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	bd90      	pop	{r4, r7, pc}
 8002410:	2000233c 	.word	0x2000233c
 8002414:	2000234c 	.word	0x2000234c

08002418 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800241e:	2300      	movs	r3, #0
 8002420:	607b      	str	r3, [r7, #4]
 8002422:	4b10      	ldr	r3, [pc, #64]	; (8002464 <HAL_MspInit+0x4c>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002426:	4a0f      	ldr	r2, [pc, #60]	; (8002464 <HAL_MspInit+0x4c>)
 8002428:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800242c:	6453      	str	r3, [r2, #68]	; 0x44
 800242e:	4b0d      	ldr	r3, [pc, #52]	; (8002464 <HAL_MspInit+0x4c>)
 8002430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002436:	607b      	str	r3, [r7, #4]
 8002438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	603b      	str	r3, [r7, #0]
 800243e:	4b09      	ldr	r3, [pc, #36]	; (8002464 <HAL_MspInit+0x4c>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	4a08      	ldr	r2, [pc, #32]	; (8002464 <HAL_MspInit+0x4c>)
 8002444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002448:	6413      	str	r3, [r2, #64]	; 0x40
 800244a:	4b06      	ldr	r3, [pc, #24]	; (8002464 <HAL_MspInit+0x4c>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002452:	603b      	str	r3, [r7, #0]
 8002454:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002456:	bf00      	nop
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	40023800 	.word	0x40023800

08002468 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b08a      	sub	sp, #40	; 0x28
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002470:	f107 0314 	add.w	r3, r7, #20
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	605a      	str	r2, [r3, #4]
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	60da      	str	r2, [r3, #12]
 800247e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a1d      	ldr	r2, [pc, #116]	; (80024fc <HAL_SPI_MspInit+0x94>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d133      	bne.n	80024f2 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800248a:	2300      	movs	r3, #0
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	4b1c      	ldr	r3, [pc, #112]	; (8002500 <HAL_SPI_MspInit+0x98>)
 8002490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002492:	4a1b      	ldr	r2, [pc, #108]	; (8002500 <HAL_SPI_MspInit+0x98>)
 8002494:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002498:	6453      	str	r3, [r2, #68]	; 0x44
 800249a:	4b19      	ldr	r3, [pc, #100]	; (8002500 <HAL_SPI_MspInit+0x98>)
 800249c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024a2:	613b      	str	r3, [r7, #16]
 80024a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	4b15      	ldr	r3, [pc, #84]	; (8002500 <HAL_SPI_MspInit+0x98>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	4a14      	ldr	r2, [pc, #80]	; (8002500 <HAL_SPI_MspInit+0x98>)
 80024b0:	f043 0301 	orr.w	r3, r3, #1
 80024b4:	6313      	str	r3, [r2, #48]	; 0x30
 80024b6:	4b12      	ldr	r3, [pc, #72]	; (8002500 <HAL_SPI_MspInit+0x98>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80024c2:	23e0      	movs	r3, #224	; 0xe0
 80024c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c6:	2302      	movs	r3, #2
 80024c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ce:	2303      	movs	r3, #3
 80024d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024d2:	2305      	movs	r3, #5
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d6:	f107 0314 	add.w	r3, r7, #20
 80024da:	4619      	mov	r1, r3
 80024dc:	4809      	ldr	r0, [pc, #36]	; (8002504 <HAL_SPI_MspInit+0x9c>)
 80024de:	f001 f8c3 	bl	8003668 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80024e2:	2200      	movs	r2, #0
 80024e4:	2100      	movs	r1, #0
 80024e6:	2023      	movs	r0, #35	; 0x23
 80024e8:	f001 f872 	bl	80035d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80024ec:	2023      	movs	r0, #35	; 0x23
 80024ee:	f001 f88b 	bl	8003608 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80024f2:	bf00      	nop
 80024f4:	3728      	adds	r7, #40	; 0x28
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40013000 	.word	0x40013000
 8002500:	40023800 	.word	0x40023800
 8002504:	40020000 	.word	0x40020000

08002508 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08c      	sub	sp, #48	; 0x30
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002510:	2300      	movs	r3, #0
 8002512:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002518:	2300      	movs	r3, #0
 800251a:	60bb      	str	r3, [r7, #8]
 800251c:	4b2e      	ldr	r3, [pc, #184]	; (80025d8 <HAL_InitTick+0xd0>)
 800251e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002520:	4a2d      	ldr	r2, [pc, #180]	; (80025d8 <HAL_InitTick+0xd0>)
 8002522:	f043 0301 	orr.w	r3, r3, #1
 8002526:	6453      	str	r3, [r2, #68]	; 0x44
 8002528:	4b2b      	ldr	r3, [pc, #172]	; (80025d8 <HAL_InitTick+0xd0>)
 800252a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	60bb      	str	r3, [r7, #8]
 8002532:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002534:	f107 020c 	add.w	r2, r7, #12
 8002538:	f107 0310 	add.w	r3, r7, #16
 800253c:	4611      	mov	r1, r2
 800253e:	4618      	mov	r0, r3
 8002540:	f003 f8fc 	bl	800573c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002544:	f003 f8e6 	bl	8005714 <HAL_RCC_GetPCLK2Freq>
 8002548:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800254a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800254c:	4a23      	ldr	r2, [pc, #140]	; (80025dc <HAL_InitTick+0xd4>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	0c9b      	lsrs	r3, r3, #18
 8002554:	3b01      	subs	r3, #1
 8002556:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002558:	4b21      	ldr	r3, [pc, #132]	; (80025e0 <HAL_InitTick+0xd8>)
 800255a:	4a22      	ldr	r2, [pc, #136]	; (80025e4 <HAL_InitTick+0xdc>)
 800255c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800255e:	4b20      	ldr	r3, [pc, #128]	; (80025e0 <HAL_InitTick+0xd8>)
 8002560:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002564:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002566:	4a1e      	ldr	r2, [pc, #120]	; (80025e0 <HAL_InitTick+0xd8>)
 8002568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800256c:	4b1c      	ldr	r3, [pc, #112]	; (80025e0 <HAL_InitTick+0xd8>)
 800256e:	2200      	movs	r2, #0
 8002570:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002572:	4b1b      	ldr	r3, [pc, #108]	; (80025e0 <HAL_InitTick+0xd8>)
 8002574:	2200      	movs	r2, #0
 8002576:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002578:	4b19      	ldr	r3, [pc, #100]	; (80025e0 <HAL_InitTick+0xd8>)
 800257a:	2200      	movs	r2, #0
 800257c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800257e:	4818      	ldr	r0, [pc, #96]	; (80025e0 <HAL_InitTick+0xd8>)
 8002580:	f003 ffe4 	bl	800654c <HAL_TIM_Base_Init>
 8002584:	4603      	mov	r3, r0
 8002586:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800258a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800258e:	2b00      	cmp	r3, #0
 8002590:	d11b      	bne.n	80025ca <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002592:	4813      	ldr	r0, [pc, #76]	; (80025e0 <HAL_InitTick+0xd8>)
 8002594:	f004 f834 	bl	8006600 <HAL_TIM_Base_Start_IT>
 8002598:	4603      	mov	r3, r0
 800259a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800259e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d111      	bne.n	80025ca <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80025a6:	2019      	movs	r0, #25
 80025a8:	f001 f82e 	bl	8003608 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b0f      	cmp	r3, #15
 80025b0:	d808      	bhi.n	80025c4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80025b2:	2200      	movs	r2, #0
 80025b4:	6879      	ldr	r1, [r7, #4]
 80025b6:	2019      	movs	r0, #25
 80025b8:	f001 f80a 	bl	80035d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025bc:	4a0a      	ldr	r2, [pc, #40]	; (80025e8 <HAL_InitTick+0xe0>)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	e002      	b.n	80025ca <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80025ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3730      	adds	r7, #48	; 0x30
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800
 80025dc:	431bde83 	.word	0x431bde83
 80025e0:	20002354 	.word	0x20002354
 80025e4:	40010000 	.word	0x40010000
 80025e8:	20000128 	.word	0x20000128

080025ec <LL_TIM_ClearFlag_UPDATE>:
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f06f 0201 	mvn.w	r2, #1
 80025fa:	611a      	str	r2, [r3, #16]
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	2b01      	cmp	r3, #1
 800261a:	d101      	bne.n	8002620 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800261c:	2301      	movs	r3, #1
 800261e:	e000      	b.n	8002622 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800262e:	b480      	push	{r7}
 8002630:	b085      	sub	sp, #20
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	4013      	ands	r3, r2
 8002644:	041a      	lsls	r2, r3, #16
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	43d9      	mvns	r1, r3
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	400b      	ands	r3, r1
 800264e:	431a      	orrs	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	619a      	str	r2, [r3, #24]
}
 8002654:	bf00      	nop
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002664:	f003 f89c 	bl	80057a0 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002668:	e7fe      	b.n	8002668 <NMI_Handler+0x8>

0800266a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800266a:	b480      	push	{r7}
 800266c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800266e:	e7fe      	b.n	800266e <HardFault_Handler+0x4>

08002670 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002674:	e7fe      	b.n	8002674 <MemManage_Handler+0x4>

08002676 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002676:	b480      	push	{r7}
 8002678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800267a:	e7fe      	b.n	800267a <BusFault_Handler+0x4>

0800267c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002680:	e7fe      	b.n	8002680 <UsageFault_Handler+0x4>

08002682 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002682:	b480      	push	{r7}
 8002684:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002686:	bf00      	nop
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800269e:	b480      	push	{r7}
 80026a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
	...

080026bc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM10)) {
 80026c0:	4809      	ldr	r0, [pc, #36]	; (80026e8 <TIM1_UP_TIM10_IRQHandler+0x2c>)
 80026c2:	f7ff ffa1 	bl	8002608 <LL_TIM_IsActiveFlag_UPDATE>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d007      	beq.n	80026dc <TIM1_UP_TIM10_IRQHandler+0x20>
			LL_TIM_ClearFlag_UPDATE(TIM10);
 80026cc:	4806      	ldr	r0, [pc, #24]	; (80026e8 <TIM1_UP_TIM10_IRQHandler+0x2c>)
 80026ce:	f7ff ff8d 	bl	80025ec <LL_TIM_ClearFlag_UPDATE>
			LL_GPIO_TogglePin(GPIOC, LED_Pin);
 80026d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026d6:	4805      	ldr	r0, [pc, #20]	; (80026ec <TIM1_UP_TIM10_IRQHandler+0x30>)
 80026d8:	f7ff ffa9 	bl	800262e <LL_GPIO_TogglePin>
	}

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80026dc:	4804      	ldr	r0, [pc, #16]	; (80026f0 <TIM1_UP_TIM10_IRQHandler+0x34>)
 80026de:	f003 fff1 	bl	80066c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40014400 	.word	0x40014400
 80026ec:	40020800 	.word	0x40020800
 80026f0:	20002354 	.word	0x20002354

080026f4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80026f8:	4802      	ldr	r0, [pc, #8]	; (8002704 <SPI1_IRQHandler+0x10>)
 80026fa:	f003 fce5 	bl	80060c8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	200022e0 	.word	0x200022e0

08002708 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	char letter;
		static uint8_t i = 0;
		letter = USART1->DR;
 800270e:	4b17      	ldr	r3, [pc, #92]	; (800276c <USART1_IRQHandler+0x64>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	71fb      	strb	r3, [r7, #7]
		if (letter != '\r')
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	2b0d      	cmp	r3, #13
 8002718:	d013      	beq.n	8002742 <USART1_IRQHandler+0x3a>
		{
			str_rx2[i] = letter;
 800271a:	4b15      	ldr	r3, [pc, #84]	; (8002770 <USART1_IRQHandler+0x68>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	4619      	mov	r1, r3
 8002720:	4a14      	ldr	r2, [pc, #80]	; (8002774 <USART1_IRQHandler+0x6c>)
 8002722:	79fb      	ldrb	r3, [r7, #7]
 8002724:	5453      	strb	r3, [r2, r1]
			i++;
 8002726:	4b12      	ldr	r3, [pc, #72]	; (8002770 <USART1_IRQHandler+0x68>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	3301      	adds	r3, #1
 800272c:	b2da      	uxtb	r2, r3
 800272e:	4b10      	ldr	r3, [pc, #64]	; (8002770 <USART1_IRQHandler+0x68>)
 8002730:	701a      	strb	r2, [r3, #0]
			if (i == 24) i = 0;
 8002732:	4b0f      	ldr	r3, [pc, #60]	; (8002770 <USART1_IRQHandler+0x68>)
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b18      	cmp	r3, #24
 8002738:	d112      	bne.n	8002760 <USART1_IRQHandler+0x58>
 800273a:	4b0d      	ldr	r3, [pc, #52]	; (8002770 <USART1_IRQHandler+0x68>)
 800273c:	2200      	movs	r2, #0
 800273e:	701a      	strb	r2, [r3, #0]
		}else {str_rx2[i] = '\r'; i = 0; flag_ok=1; flag_usb=1;}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002740:	e00e      	b.n	8002760 <USART1_IRQHandler+0x58>
		}else {str_rx2[i] = '\r'; i = 0; flag_ok=1; flag_usb=1;}
 8002742:	4b0b      	ldr	r3, [pc, #44]	; (8002770 <USART1_IRQHandler+0x68>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	461a      	mov	r2, r3
 8002748:	4b0a      	ldr	r3, [pc, #40]	; (8002774 <USART1_IRQHandler+0x6c>)
 800274a:	210d      	movs	r1, #13
 800274c:	5499      	strb	r1, [r3, r2]
 800274e:	4b08      	ldr	r3, [pc, #32]	; (8002770 <USART1_IRQHandler+0x68>)
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]
 8002754:	4b08      	ldr	r3, [pc, #32]	; (8002778 <USART1_IRQHandler+0x70>)
 8002756:	2201      	movs	r2, #1
 8002758:	701a      	strb	r2, [r3, #0]
 800275a:	4b08      	ldr	r3, [pc, #32]	; (800277c <USART1_IRQHandler+0x74>)
 800275c:	2201      	movs	r2, #1
 800275e:	701a      	strb	r2, [r3, #0]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	40011000 	.word	0x40011000
 8002770:	2000239c 	.word	0x2000239c
 8002774:	2000028c 	.word	0x2000028c
 8002778:	200002a5 	.word	0x200002a5
 800277c:	200002d5 	.word	0x200002d5

08002780 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002784:	4802      	ldr	r0, [pc, #8]	; (8002790 <OTG_FS_IRQHandler+0x10>)
 8002786:	f001 fa5c 	bl	8003c42 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800278a:	bf00      	nop
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	20003090 	.word	0x20003090

08002794 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800279c:	4a14      	ldr	r2, [pc, #80]	; (80027f0 <_sbrk+0x5c>)
 800279e:	4b15      	ldr	r3, [pc, #84]	; (80027f4 <_sbrk+0x60>)
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027a8:	4b13      	ldr	r3, [pc, #76]	; (80027f8 <_sbrk+0x64>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d102      	bne.n	80027b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027b0:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <_sbrk+0x64>)
 80027b2:	4a12      	ldr	r2, [pc, #72]	; (80027fc <_sbrk+0x68>)
 80027b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027b6:	4b10      	ldr	r3, [pc, #64]	; (80027f8 <_sbrk+0x64>)
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4413      	add	r3, r2
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d207      	bcs.n	80027d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027c4:	f009 f90e 	bl	800b9e4 <__errno>
 80027c8:	4603      	mov	r3, r0
 80027ca:	220c      	movs	r2, #12
 80027cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ce:	f04f 33ff 	mov.w	r3, #4294967295
 80027d2:	e009      	b.n	80027e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027d4:	4b08      	ldr	r3, [pc, #32]	; (80027f8 <_sbrk+0x64>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027da:	4b07      	ldr	r3, [pc, #28]	; (80027f8 <_sbrk+0x64>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4413      	add	r3, r2
 80027e2:	4a05      	ldr	r2, [pc, #20]	; (80027f8 <_sbrk+0x64>)
 80027e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027e6:	68fb      	ldr	r3, [r7, #12]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	20010000 	.word	0x20010000
 80027f4:	00000400 	.word	0x00000400
 80027f8:	200023a0 	.word	0x200023a0
 80027fc:	20003908 	.word	0x20003908

08002800 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002804:	4b06      	ldr	r3, [pc, #24]	; (8002820 <SystemInit+0x20>)
 8002806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800280a:	4a05      	ldr	r2, [pc, #20]	; (8002820 <SystemInit+0x20>)
 800280c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002810:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	e000ed00 	.word	0xe000ed00

08002824 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 800282c:	4b22      	ldr	r3, [pc, #136]	; (80028b8 <WIZCHIP_READ+0x94>)
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002832:	4b21      	ldr	r3, [pc, #132]	; (80028b8 <WIZCHIP_READ+0x94>)
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002838:	4b1f      	ldr	r3, [pc, #124]	; (80028b8 <WIZCHIP_READ+0x94>)
 800283a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <WIZCHIP_READ+0x24>
 8002840:	4b1d      	ldr	r3, [pc, #116]	; (80028b8 <WIZCHIP_READ+0x94>)
 8002842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002844:	2b00      	cmp	r3, #0
 8002846:	d114      	bne.n	8002872 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002848:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <WIZCHIP_READ+0x94>)
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	0c12      	lsrs	r2, r2, #16
 8002850:	b2d2      	uxtb	r2, r2
 8002852:	4610      	mov	r0, r2
 8002854:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002856:	4b18      	ldr	r3, [pc, #96]	; (80028b8 <WIZCHIP_READ+0x94>)
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	0a12      	lsrs	r2, r2, #8
 800285e:	b2d2      	uxtb	r2, r2
 8002860:	4610      	mov	r0, r2
 8002862:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002864:	4b14      	ldr	r3, [pc, #80]	; (80028b8 <WIZCHIP_READ+0x94>)
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	b2d2      	uxtb	r2, r2
 800286c:	4610      	mov	r0, r2
 800286e:	4798      	blx	r3
 8002870:	e011      	b.n	8002896 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	0c1b      	lsrs	r3, r3, #16
 8002876:	b2db      	uxtb	r3, r3
 8002878:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	0a1b      	lsrs	r3, r3, #8
 800287e:	b2db      	uxtb	r3, r3
 8002880:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	b2db      	uxtb	r3, r3
 8002886:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002888:	4b0b      	ldr	r3, [pc, #44]	; (80028b8 <WIZCHIP_READ+0x94>)
 800288a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288c:	f107 020c 	add.w	r2, r7, #12
 8002890:	2103      	movs	r1, #3
 8002892:	4610      	mov	r0, r2
 8002894:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8002896:	4b08      	ldr	r3, [pc, #32]	; (80028b8 <WIZCHIP_READ+0x94>)
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	4798      	blx	r3
 800289c:	4603      	mov	r3, r0
 800289e:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80028a0:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <WIZCHIP_READ+0x94>)
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80028a6:	4b04      	ldr	r3, [pc, #16]	; (80028b8 <WIZCHIP_READ+0x94>)
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	4798      	blx	r3
   return ret;
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	200000fc 	.word	0x200000fc

080028bc <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 80028c8:	4b22      	ldr	r3, [pc, #136]	; (8002954 <WIZCHIP_WRITE+0x98>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	4798      	blx	r3
   WIZCHIP.CS._select();
 80028ce:	4b21      	ldr	r3, [pc, #132]	; (8002954 <WIZCHIP_WRITE+0x98>)
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f043 0304 	orr.w	r3, r3, #4
 80028da:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80028dc:	4b1d      	ldr	r3, [pc, #116]	; (8002954 <WIZCHIP_WRITE+0x98>)
 80028de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d119      	bne.n	8002918 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80028e4:	4b1b      	ldr	r3, [pc, #108]	; (8002954 <WIZCHIP_WRITE+0x98>)
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	0c12      	lsrs	r2, r2, #16
 80028ec:	b2d2      	uxtb	r2, r2
 80028ee:	4610      	mov	r0, r2
 80028f0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80028f2:	4b18      	ldr	r3, [pc, #96]	; (8002954 <WIZCHIP_WRITE+0x98>)
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	0a12      	lsrs	r2, r2, #8
 80028fa:	b2d2      	uxtb	r2, r2
 80028fc:	4610      	mov	r0, r2
 80028fe:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002900:	4b14      	ldr	r3, [pc, #80]	; (8002954 <WIZCHIP_WRITE+0x98>)
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	b2d2      	uxtb	r2, r2
 8002908:	4610      	mov	r0, r2
 800290a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 800290c:	4b11      	ldr	r3, [pc, #68]	; (8002954 <WIZCHIP_WRITE+0x98>)
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	78fa      	ldrb	r2, [r7, #3]
 8002912:	4610      	mov	r0, r2
 8002914:	4798      	blx	r3
 8002916:	e013      	b.n	8002940 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	0c1b      	lsrs	r3, r3, #16
 800291c:	b2db      	uxtb	r3, r3
 800291e:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	0a1b      	lsrs	r3, r3, #8
 8002924:	b2db      	uxtb	r3, r3
 8002926:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	b2db      	uxtb	r3, r3
 800292c:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 800292e:	78fb      	ldrb	r3, [r7, #3]
 8002930:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8002932:	4b08      	ldr	r3, [pc, #32]	; (8002954 <WIZCHIP_WRITE+0x98>)
 8002934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002936:	f107 020c 	add.w	r2, r7, #12
 800293a:	2104      	movs	r1, #4
 800293c:	4610      	mov	r0, r2
 800293e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002940:	4b04      	ldr	r3, [pc, #16]	; (8002954 <WIZCHIP_WRITE+0x98>)
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002946:	4b03      	ldr	r3, [pc, #12]	; (8002954 <WIZCHIP_WRITE+0x98>)
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	4798      	blx	r3
}
 800294c:	bf00      	nop
 800294e:	3710      	adds	r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	200000fc 	.word	0x200000fc

08002958 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002958:	b590      	push	{r4, r7, lr}
 800295a:	b087      	sub	sp, #28
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	4613      	mov	r3, r2
 8002964:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8002966:	4b2b      	ldr	r3, [pc, #172]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800296c:	4b29      	ldr	r3, [pc, #164]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002972:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <WIZCHIP_READ_BUF+0x2a>
 800297a:	4b26      	ldr	r3, [pc, #152]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 800297c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297e:	2b00      	cmp	r3, #0
 8002980:	d126      	bne.n	80029d0 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002982:	4b24      	ldr	r3, [pc, #144]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 8002984:	6a1b      	ldr	r3, [r3, #32]
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	0c12      	lsrs	r2, r2, #16
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	4610      	mov	r0, r2
 800298e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002990:	4b20      	ldr	r3, [pc, #128]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	0a12      	lsrs	r2, r2, #8
 8002998:	b2d2      	uxtb	r2, r2
 800299a:	4610      	mov	r0, r2
 800299c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800299e:	4b1d      	ldr	r3, [pc, #116]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	b2d2      	uxtb	r2, r2
 80029a6:	4610      	mov	r0, r2
 80029a8:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80029aa:	2300      	movs	r3, #0
 80029ac:	82fb      	strh	r3, [r7, #22]
 80029ae:	e00a      	b.n	80029c6 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80029b0:	4b18      	ldr	r3, [pc, #96]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 80029b2:	69db      	ldr	r3, [r3, #28]
 80029b4:	8afa      	ldrh	r2, [r7, #22]
 80029b6:	68b9      	ldr	r1, [r7, #8]
 80029b8:	188c      	adds	r4, r1, r2
 80029ba:	4798      	blx	r3
 80029bc:	4603      	mov	r3, r0
 80029be:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 80029c0:	8afb      	ldrh	r3, [r7, #22]
 80029c2:	3301      	adds	r3, #1
 80029c4:	82fb      	strh	r3, [r7, #22]
 80029c6:	8afa      	ldrh	r2, [r7, #22]
 80029c8:	88fb      	ldrh	r3, [r7, #6]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d3f0      	bcc.n	80029b0 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80029ce:	e017      	b.n	8002a00 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	0c1b      	lsrs	r3, r3, #16
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	0a1b      	lsrs	r3, r3, #8
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80029e6:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 80029e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ea:	f107 0210 	add.w	r2, r7, #16
 80029ee:	2103      	movs	r1, #3
 80029f0:	4610      	mov	r0, r2
 80029f2:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80029f4:	4b07      	ldr	r3, [pc, #28]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	88fa      	ldrh	r2, [r7, #6]
 80029fa:	4611      	mov	r1, r2
 80029fc:	68b8      	ldr	r0, [r7, #8]
 80029fe:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002a00:	4b04      	ldr	r3, [pc, #16]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002a06:	4b03      	ldr	r3, [pc, #12]	; (8002a14 <WIZCHIP_READ_BUF+0xbc>)
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	4798      	blx	r3
}
 8002a0c:	bf00      	nop
 8002a0e:	371c      	adds	r7, #28
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd90      	pop	{r4, r7, pc}
 8002a14:	200000fc 	.word	0x200000fc

08002a18 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	4613      	mov	r3, r2
 8002a24:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8002a26:	4b2b      	ldr	r3, [pc, #172]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002a2c:	4b29      	ldr	r3, [pc, #164]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f043 0304 	orr.w	r3, r3, #4
 8002a38:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002a3a:	4b26      	ldr	r3, [pc, #152]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d126      	bne.n	8002a90 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002a42:	4b24      	ldr	r3, [pc, #144]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002a44:	6a1b      	ldr	r3, [r3, #32]
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	0c12      	lsrs	r2, r2, #16
 8002a4a:	b2d2      	uxtb	r2, r2
 8002a4c:	4610      	mov	r0, r2
 8002a4e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002a50:	4b20      	ldr	r3, [pc, #128]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002a52:	6a1b      	ldr	r3, [r3, #32]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	0a12      	lsrs	r2, r2, #8
 8002a58:	b2d2      	uxtb	r2, r2
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002a5e:	4b1d      	ldr	r3, [pc, #116]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	b2d2      	uxtb	r2, r2
 8002a66:	4610      	mov	r0, r2
 8002a68:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	82fb      	strh	r3, [r7, #22]
 8002a6e:	e00a      	b.n	8002a86 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002a70:	4b18      	ldr	r3, [pc, #96]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002a72:	6a1b      	ldr	r3, [r3, #32]
 8002a74:	8afa      	ldrh	r2, [r7, #22]
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	440a      	add	r2, r1
 8002a7a:	7812      	ldrb	r2, [r2, #0]
 8002a7c:	4610      	mov	r0, r2
 8002a7e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002a80:	8afb      	ldrh	r3, [r7, #22]
 8002a82:	3301      	adds	r3, #1
 8002a84:	82fb      	strh	r3, [r7, #22]
 8002a86:	8afa      	ldrh	r2, [r7, #22]
 8002a88:	88fb      	ldrh	r3, [r7, #6]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d3f0      	bcc.n	8002a70 <WIZCHIP_WRITE_BUF+0x58>
 8002a8e:	e017      	b.n	8002ac0 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	0c1b      	lsrs	r3, r3, #16
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	0a1b      	lsrs	r3, r3, #8
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002aa6:	4b0b      	ldr	r3, [pc, #44]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aaa:	f107 0210 	add.w	r2, r7, #16
 8002aae:	2103      	movs	r1, #3
 8002ab0:	4610      	mov	r0, r2
 8002ab2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8002ab4:	4b07      	ldr	r3, [pc, #28]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab8:	88fa      	ldrh	r2, [r7, #6]
 8002aba:	4611      	mov	r1, r2
 8002abc:	68b8      	ldr	r0, [r7, #8]
 8002abe:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002ac0:	4b04      	ldr	r3, [pc, #16]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002ac6:	4b03      	ldr	r3, [pc, #12]	; (8002ad4 <WIZCHIP_WRITE_BUF+0xbc>)
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	4798      	blx	r3
}
 8002acc:	bf00      	nop
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	200000fc 	.word	0x200000fc

08002ad8 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8002ad8:	b590      	push	{r4, r7, lr}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	81fb      	strh	r3, [r7, #14]
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	3301      	adds	r3, #1
 8002af0:	00db      	lsls	r3, r3, #3
 8002af2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff fe94 	bl	8002824 <WIZCHIP_READ>
 8002afc:	4603      	mov	r3, r0
 8002afe:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002b00:	89bb      	ldrh	r3, [r7, #12]
 8002b02:	021b      	lsls	r3, r3, #8
 8002b04:	b29c      	uxth	r4, r3
 8002b06:	79fb      	ldrb	r3, [r7, #7]
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff fe86 	bl	8002824 <WIZCHIP_READ>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	4423      	add	r3, r4
 8002b1e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002b20:	89bb      	ldrh	r3, [r7, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d01a      	beq.n	8002b5c <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002b26:	79fb      	ldrb	r3, [r7, #7]
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff fe76 	bl	8002824 <WIZCHIP_READ>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002b3c:	89fb      	ldrh	r3, [r7, #14]
 8002b3e:	021b      	lsls	r3, r3, #8
 8002b40:	b29c      	uxth	r4, r3
 8002b42:	79fb      	ldrb	r3, [r7, #7]
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	3301      	adds	r3, #1
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff fe68 	bl	8002824 <WIZCHIP_READ>
 8002b54:	4603      	mov	r3, r0
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	4423      	add	r3, r4
 8002b5a:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002b5c:	89fa      	ldrh	r2, [r7, #14]
 8002b5e:	89bb      	ldrh	r3, [r7, #12]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d1c2      	bne.n	8002aea <getSn_TX_FSR+0x12>
   return val;
 8002b64:	89fb      	ldrh	r3, [r7, #14]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd90      	pop	{r4, r7, pc}

08002b6e <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8002b6e:	b590      	push	{r4, r7, lr}
 8002b70:	b085      	sub	sp, #20
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	4603      	mov	r3, r0
 8002b76:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	81fb      	strh	r3, [r7, #14]
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	3301      	adds	r3, #1
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff fe49 	bl	8002824 <WIZCHIP_READ>
 8002b92:	4603      	mov	r3, r0
 8002b94:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002b96:	89bb      	ldrh	r3, [r7, #12]
 8002b98:	021b      	lsls	r3, r3, #8
 8002b9a:	b29c      	uxth	r4, r3
 8002b9c:	79fb      	ldrb	r3, [r7, #7]
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	00db      	lsls	r3, r3, #3
 8002ba4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff fe3b 	bl	8002824 <WIZCHIP_READ>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	4423      	add	r3, r4
 8002bb4:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002bb6:	89bb      	ldrh	r3, [r7, #12]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d01a      	beq.n	8002bf2 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff fe2b 	bl	8002824 <WIZCHIP_READ>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002bd2:	89fb      	ldrh	r3, [r7, #14]
 8002bd4:	021b      	lsls	r3, r3, #8
 8002bd6:	b29c      	uxth	r4, r3
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	3301      	adds	r3, #1
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff fe1d 	bl	8002824 <WIZCHIP_READ>
 8002bea:	4603      	mov	r3, r0
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	4423      	add	r3, r4
 8002bf0:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002bf2:	89fa      	ldrh	r2, [r7, #14]
 8002bf4:	89bb      	ldrh	r3, [r7, #12]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d1c2      	bne.n	8002b80 <getSn_RX_RSR+0x12>
   return val;
 8002bfa:	89fb      	ldrh	r3, [r7, #14]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd90      	pop	{r4, r7, pc}

08002c04 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002c04:	b590      	push	{r4, r7, lr}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	6039      	str	r1, [r7, #0]
 8002c0e:	71fb      	strb	r3, [r7, #7]
 8002c10:	4613      	mov	r3, r2
 8002c12:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8002c1c:	88bb      	ldrh	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d048      	beq.n	8002cb4 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	3301      	adds	r3, #1
 8002c28:	00db      	lsls	r3, r3, #3
 8002c2a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff fdf8 	bl	8002824 <WIZCHIP_READ>
 8002c34:	4603      	mov	r3, r0
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	021b      	lsls	r3, r3, #8
 8002c3a:	b29c      	uxth	r4, r3
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	3301      	adds	r3, #1
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff fdeb 	bl	8002824 <WIZCHIP_READ>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	4423      	add	r3, r4
 8002c54:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002c56:	89fb      	ldrh	r3, [r7, #14]
 8002c58:	021b      	lsls	r3, r3, #8
 8002c5a:	79fa      	ldrb	r2, [r7, #7]
 8002c5c:	0092      	lsls	r2, r2, #2
 8002c5e:	3202      	adds	r2, #2
 8002c60:	00d2      	lsls	r2, r2, #3
 8002c62:	4413      	add	r3, r2
 8002c64:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8002c66:	88bb      	ldrh	r3, [r7, #4]
 8002c68:	461a      	mov	r2, r3
 8002c6a:	6839      	ldr	r1, [r7, #0]
 8002c6c:	68b8      	ldr	r0, [r7, #8]
 8002c6e:	f7ff fed3 	bl	8002a18 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8002c72:	89fa      	ldrh	r2, [r7, #14]
 8002c74:	88bb      	ldrh	r3, [r7, #4]
 8002c76:	4413      	add	r3, r2
 8002c78:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	3301      	adds	r3, #1
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002c86:	461a      	mov	r2, r3
 8002c88:	89fb      	ldrh	r3, [r7, #14]
 8002c8a:	0a1b      	lsrs	r3, r3, #8
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	4619      	mov	r1, r3
 8002c92:	4610      	mov	r0, r2
 8002c94:	f7ff fe12 	bl	80028bc <WIZCHIP_WRITE>
 8002c98:	79fb      	ldrb	r3, [r7, #7]
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	89fb      	ldrh	r3, [r7, #14]
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	4619      	mov	r1, r3
 8002cac:	4610      	mov	r0, r2
 8002cae:	f7ff fe05 	bl	80028bc <WIZCHIP_WRITE>
 8002cb2:	e000      	b.n	8002cb6 <wiz_send_data+0xb2>
   if(len == 0)  return;
 8002cb4:	bf00      	nop
}
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd90      	pop	{r4, r7, pc}

08002cbc <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002cbc:	b590      	push	{r4, r7, lr}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	6039      	str	r1, [r7, #0]
 8002cc6:	71fb      	strb	r3, [r7, #7]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8002cd4:	88bb      	ldrh	r3, [r7, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d048      	beq.n	8002d6c <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	3301      	adds	r3, #1
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff fd9c 	bl	8002824 <WIZCHIP_READ>
 8002cec:	4603      	mov	r3, r0
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	b29c      	uxth	r4, r3
 8002cf4:	79fb      	ldrb	r3, [r7, #7]
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff fd8f 	bl	8002824 <WIZCHIP_READ>
 8002d06:	4603      	mov	r3, r0
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	4423      	add	r3, r4
 8002d0c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8002d0e:	89fb      	ldrh	r3, [r7, #14]
 8002d10:	021b      	lsls	r3, r3, #8
 8002d12:	79fa      	ldrb	r2, [r7, #7]
 8002d14:	0092      	lsls	r2, r2, #2
 8002d16:	3203      	adds	r2, #3
 8002d18:	00d2      	lsls	r2, r2, #3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8002d1e:	88bb      	ldrh	r3, [r7, #4]
 8002d20:	461a      	mov	r2, r3
 8002d22:	6839      	ldr	r1, [r7, #0]
 8002d24:	68b8      	ldr	r0, [r7, #8]
 8002d26:	f7ff fe17 	bl	8002958 <WIZCHIP_READ_BUF>
   ptr += len;
 8002d2a:	89fa      	ldrh	r2, [r7, #14]
 8002d2c:	88bb      	ldrh	r3, [r7, #4]
 8002d2e:	4413      	add	r3, r2
 8002d30:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	3301      	adds	r3, #1
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002d3e:	461a      	mov	r2, r3
 8002d40:	89fb      	ldrh	r3, [r7, #14]
 8002d42:	0a1b      	lsrs	r3, r3, #8
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4610      	mov	r0, r2
 8002d4c:	f7ff fdb6 	bl	80028bc <WIZCHIP_WRITE>
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	3301      	adds	r3, #1
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	89fb      	ldrh	r3, [r7, #14]
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	4619      	mov	r1, r3
 8002d64:	4610      	mov	r0, r2
 8002d66:	f7ff fda9 	bl	80028bc <WIZCHIP_WRITE>
 8002d6a:	e000      	b.n	8002d6e <wiz_recv_data+0xb2>
   if(len == 0) return;
 8002d6c:	bf00      	nop
}
 8002d6e:	3714      	adds	r7, #20
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd90      	pop	{r4, r7, pc}

08002d74 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	bf00      	nop
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8002d82:	b480      	push	{r7}
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	bf00      	nop
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	bf00      	nop
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8002d9e:	b480      	push	{r7}
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	bf00      	nop
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	4618      	mov	r0, r3
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
 8002dce:	460b      	mov	r3, r1
 8002dd0:	70fb      	strb	r3, [r7, #3]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	78fa      	ldrb	r2, [r7, #3]
 8002dd6:	701a      	strb	r2, [r3, #0]
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	2300      	movs	r3, #0
 8002dea:	4618      	mov	r0, r3
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	71fb      	strb	r3, [r7, #7]
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
 8002e12:	460b      	mov	r3, r1
 8002e14:	807b      	strh	r3, [r7, #2]
 8002e16:	bf00      	nop
 8002e18:	370c      	adds	r7, #12
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr

08002e22 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8002e22:	b480      	push	{r7}
 8002e24:	b083      	sub	sp, #12
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	807b      	strh	r3, [r7, #2]
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
	...

08002e3c <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d002      	beq.n	8002e52 <reg_wizchip_cs_cbfunc+0x16>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d106      	bne.n	8002e60 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8002e52:	4b0a      	ldr	r3, [pc, #40]	; (8002e7c <reg_wizchip_cs_cbfunc+0x40>)
 8002e54:	4a0a      	ldr	r2, [pc, #40]	; (8002e80 <reg_wizchip_cs_cbfunc+0x44>)
 8002e56:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8002e58:	4b08      	ldr	r3, [pc, #32]	; (8002e7c <reg_wizchip_cs_cbfunc+0x40>)
 8002e5a:	4a0a      	ldr	r2, [pc, #40]	; (8002e84 <reg_wizchip_cs_cbfunc+0x48>)
 8002e5c:	619a      	str	r2, [r3, #24]
 8002e5e:	e006      	b.n	8002e6e <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8002e60:	4a06      	ldr	r2, [pc, #24]	; (8002e7c <reg_wizchip_cs_cbfunc+0x40>)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8002e66:	4a05      	ldr	r2, [pc, #20]	; (8002e7c <reg_wizchip_cs_cbfunc+0x40>)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	6193      	str	r3, [r2, #24]
   }
}
 8002e6c:	bf00      	nop
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	200000fc 	.word	0x200000fc
 8002e80:	08002d91 	.word	0x08002d91
 8002e84:	08002d9f 	.word	0x08002d9f

08002e88 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002e92:	bf00      	nop
 8002e94:	4b0f      	ldr	r3, [pc, #60]	; (8002ed4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002e96:	881b      	ldrh	r3, [r3, #0]
 8002e98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d0f9      	beq.n	8002e94 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d002      	beq.n	8002eac <reg_wizchip_spi_cbfunc+0x24>
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d106      	bne.n	8002eba <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002eac:	4b09      	ldr	r3, [pc, #36]	; (8002ed4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002eae:	4a0a      	ldr	r2, [pc, #40]	; (8002ed8 <reg_wizchip_spi_cbfunc+0x50>)
 8002eb0:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8002eb2:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002eb4:	4a09      	ldr	r2, [pc, #36]	; (8002edc <reg_wizchip_spi_cbfunc+0x54>)
 8002eb6:	621a      	str	r2, [r3, #32]
 8002eb8:	e006      	b.n	8002ec8 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002eba:	4a06      	ldr	r2, [pc, #24]	; (8002ed4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002ec0:	4a04      	ldr	r2, [pc, #16]	; (8002ed4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	6213      	str	r3, [r2, #32]
   }
}
 8002ec6:	bf00      	nop
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	200000fc 	.word	0x200000fc
 8002ed8:	08002de5 	.word	0x08002de5
 8002edc:	08002df5 	.word	0x08002df5

08002ee0 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002eea:	bf00      	nop
 8002eec:	4b0f      	ldr	r3, [pc, #60]	; (8002f2c <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002eee:	881b      	ldrh	r3, [r3, #0]
 8002ef0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0f9      	beq.n	8002eec <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d002      	beq.n	8002f04 <reg_wizchip_spiburst_cbfunc+0x24>
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d106      	bne.n	8002f12 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8002f04:	4b09      	ldr	r3, [pc, #36]	; (8002f2c <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002f06:	4a0a      	ldr	r2, [pc, #40]	; (8002f30 <reg_wizchip_spiburst_cbfunc+0x50>)
 8002f08:	625a      	str	r2, [r3, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8002f0a:	4b08      	ldr	r3, [pc, #32]	; (8002f2c <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002f0c:	4a09      	ldr	r2, [pc, #36]	; (8002f34 <reg_wizchip_spiburst_cbfunc+0x54>)
 8002f0e:	629a      	str	r2, [r3, #40]	; 0x28
 8002f10:	e006      	b.n	8002f20 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8002f12:	4a06      	ldr	r2, [pc, #24]	; (8002f2c <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6253      	str	r3, [r2, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8002f18:	4a04      	ldr	r2, [pc, #16]	; (8002f2c <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	6293      	str	r3, [r2, #40]	; 0x28
   }
}
 8002f1e:	bf00      	nop
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	200000fc 	.word	0x200000fc
 8002f30:	08002e0b 	.word	0x08002e0b
 8002f34:	08002e23 	.word	0x08002e23

08002f38 <ctlnetwork>:
   return 0;
}


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	4603      	mov	r3, r0
 8002f40:	6039      	str	r1, [r7, #0]
 8002f42:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8002f44:	79fb      	ldrb	r3, [r7, #7]
 8002f46:	2b05      	cmp	r3, #5
 8002f48:	d82c      	bhi.n	8002fa4 <ctlnetwork+0x6c>
 8002f4a:	a201      	add	r2, pc, #4	; (adr r2, 8002f50 <ctlnetwork+0x18>)
 8002f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f50:	08002f69 	.word	0x08002f69
 8002f54:	08002f71 	.word	0x08002f71
 8002f58:	08002f79 	.word	0x08002f79
 8002f5c:	08002f87 	.word	0x08002f87
 8002f60:	08002f95 	.word	0x08002f95
 8002f64:	08002f9d 	.word	0x08002f9d
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8002f68:	6838      	ldr	r0, [r7, #0]
 8002f6a:	f000 f8fb 	bl	8003164 <wizchip_setnetinfo>
         break;
 8002f6e:	e01c      	b.n	8002faa <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8002f70:	6838      	ldr	r0, [r7, #0]
 8002f72:	f000 f937 	bl	80031e4 <wizchip_getnetinfo>
         break;
 8002f76:	e018      	b.n	8002faa <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f000 f971 	bl	8003264 <wizchip_setnetmode>
 8002f82:	4603      	mov	r3, r0
 8002f84:	e012      	b.n	8002fac <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8002f86:	f000 f98f 	bl	80032a8 <wizchip_getnetmode>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	701a      	strb	r2, [r3, #0]
         break;
 8002f92:	e00a      	b.n	8002faa <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8002f94:	6838      	ldr	r0, [r7, #0]
 8002f96:	f000 f98f 	bl	80032b8 <wizchip_settimeout>
         break;
 8002f9a:	e006      	b.n	8002faa <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 8002f9c:	6838      	ldr	r0, [r7, #0]
 8002f9e:	f000 f9ac 	bl	80032fa <wizchip_gettimeout>
         break;
 8002fa2:	e002      	b.n	8002faa <ctlnetwork+0x72>
      default:
         return -1;
 8002fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa8:	e000      	b.n	8002fac <ctlnetwork+0x74>
   }
   return 0;
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8002fba:	1d3b      	adds	r3, r7, #4
 8002fbc:	2206      	movs	r2, #6
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002fc4:	f7ff fcc8 	bl	8002958 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002fc8:	f107 0314 	add.w	r3, r7, #20
 8002fcc:	2204      	movs	r2, #4
 8002fce:	4619      	mov	r1, r3
 8002fd0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002fd4:	f7ff fcc0 	bl	8002958 <WIZCHIP_READ_BUF>
 8002fd8:	f107 0310 	add.w	r3, r7, #16
 8002fdc:	2204      	movs	r2, #4
 8002fde:	4619      	mov	r1, r3
 8002fe0:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002fe4:	f7ff fcb8 	bl	8002958 <WIZCHIP_READ_BUF>
 8002fe8:	f107 030c 	add.w	r3, r7, #12
 8002fec:	2204      	movs	r2, #4
 8002fee:	4619      	mov	r1, r3
 8002ff0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002ff4:	f7ff fcb0 	bl	8002958 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002ff8:	2180      	movs	r1, #128	; 0x80
 8002ffa:	2000      	movs	r0, #0
 8002ffc:	f7ff fc5e 	bl	80028bc <WIZCHIP_WRITE>
   getMR(); // for delay
 8003000:	2000      	movs	r0, #0
 8003002:	f7ff fc0f 	bl	8002824 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8003006:	1d3b      	adds	r3, r7, #4
 8003008:	2206      	movs	r2, #6
 800300a:	4619      	mov	r1, r3
 800300c:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003010:	f7ff fd02 	bl	8002a18 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8003014:	f107 0314 	add.w	r3, r7, #20
 8003018:	2204      	movs	r2, #4
 800301a:	4619      	mov	r1, r3
 800301c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003020:	f7ff fcfa 	bl	8002a18 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8003024:	f107 0310 	add.w	r3, r7, #16
 8003028:	2204      	movs	r2, #4
 800302a:	4619      	mov	r1, r3
 800302c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003030:	f7ff fcf2 	bl	8002a18 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8003034:	f107 030c 	add.w	r3, r7, #12
 8003038:	2204      	movs	r2, #4
 800303a:	4619      	mov	r1, r3
 800303c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003040:	f7ff fcea 	bl	8002a18 <WIZCHIP_WRITE_BUF>
}
 8003044:	bf00      	nop
 8003046:	3718      	adds	r7, #24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8003056:	2300      	movs	r3, #0
 8003058:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800305a:	f7ff ffab 	bl	8002fb4 <wizchip_sw_reset>
   if(txsize)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d03b      	beq.n	80030dc <wizchip_init+0x90>
   {
      tmp = 0;
 8003064:	2300      	movs	r3, #0
 8003066:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003068:	2300      	movs	r3, #0
 800306a:	73fb      	strb	r3, [r7, #15]
 800306c:	e015      	b.n	800309a <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800306e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	4413      	add	r3, r2
 8003076:	781a      	ldrb	r2, [r3, #0]
 8003078:	7bbb      	ldrb	r3, [r7, #14]
 800307a:	4413      	add	r3, r2
 800307c:	b2db      	uxtb	r3, r3
 800307e:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8003080:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003084:	2b10      	cmp	r3, #16
 8003086:	dd02      	ble.n	800308e <wizchip_init+0x42>
 8003088:	f04f 33ff 	mov.w	r3, #4294967295
 800308c:	e066      	b.n	800315c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800308e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003092:	b2db      	uxtb	r3, r3
 8003094:	3301      	adds	r3, #1
 8003096:	b2db      	uxtb	r3, r3
 8003098:	73fb      	strb	r3, [r7, #15]
 800309a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800309e:	2b07      	cmp	r3, #7
 80030a0:	dde5      	ble.n	800306e <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80030a2:	2300      	movs	r3, #0
 80030a4:	73fb      	strb	r3, [r7, #15]
 80030a6:	e015      	b.n	80030d4 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80030a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	3301      	adds	r3, #1
 80030b0:	00db      	lsls	r3, r3, #3
 80030b2:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80030b6:	4618      	mov	r0, r3
 80030b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	4413      	add	r3, r2
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	4619      	mov	r1, r3
 80030c4:	f7ff fbfa 	bl	80028bc <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80030c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	3301      	adds	r3, #1
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	73fb      	strb	r3, [r7, #15]
 80030d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030d8:	2b07      	cmp	r3, #7
 80030da:	dde5      	ble.n	80030a8 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d03b      	beq.n	800315a <wizchip_init+0x10e>
   {
      tmp = 0;
 80030e2:	2300      	movs	r3, #0
 80030e4:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80030e6:	2300      	movs	r3, #0
 80030e8:	73fb      	strb	r3, [r7, #15]
 80030ea:	e015      	b.n	8003118 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80030ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030f0:	683a      	ldr	r2, [r7, #0]
 80030f2:	4413      	add	r3, r2
 80030f4:	781a      	ldrb	r2, [r3, #0]
 80030f6:	7bbb      	ldrb	r3, [r7, #14]
 80030f8:	4413      	add	r3, r2
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 80030fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003102:	2b10      	cmp	r3, #16
 8003104:	dd02      	ble.n	800310c <wizchip_init+0xc0>
 8003106:	f04f 33ff 	mov.w	r3, #4294967295
 800310a:	e027      	b.n	800315c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800310c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003110:	b2db      	uxtb	r3, r3
 8003112:	3301      	adds	r3, #1
 8003114:	b2db      	uxtb	r3, r3
 8003116:	73fb      	strb	r3, [r7, #15]
 8003118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800311c:	2b07      	cmp	r3, #7
 800311e:	dde5      	ble.n	80030ec <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003120:	2300      	movs	r3, #0
 8003122:	73fb      	strb	r3, [r7, #15]
 8003124:	e015      	b.n	8003152 <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8003126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	3301      	adds	r3, #1
 800312e:	00db      	lsls	r3, r3, #3
 8003130:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8003134:	4618      	mov	r0, r3
 8003136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	4413      	add	r3, r2
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	4619      	mov	r1, r3
 8003142:	f7ff fbbb 	bl	80028bc <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800314a:	b2db      	uxtb	r3, r3
 800314c:	3301      	adds	r3, #1
 800314e:	b2db      	uxtb	r3, r3
 8003150:	73fb      	strb	r3, [r7, #15]
 8003152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003156:	2b07      	cmp	r3, #7
 8003158:	dde5      	ble.n	8003126 <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2206      	movs	r2, #6
 8003170:	4619      	mov	r1, r3
 8003172:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003176:	f7ff fc4f 	bl	8002a18 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	330e      	adds	r3, #14
 800317e:	2204      	movs	r2, #4
 8003180:	4619      	mov	r1, r3
 8003182:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003186:	f7ff fc47 	bl	8002a18 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	330a      	adds	r3, #10
 800318e:	2204      	movs	r2, #4
 8003190:	4619      	mov	r1, r3
 8003192:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003196:	f7ff fc3f 	bl	8002a18 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	3306      	adds	r3, #6
 800319e:	2204      	movs	r2, #4
 80031a0:	4619      	mov	r1, r3
 80031a2:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80031a6:	f7ff fc37 	bl	8002a18 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	7c9a      	ldrb	r2, [r3, #18]
 80031ae:	4b0b      	ldr	r3, [pc, #44]	; (80031dc <wizchip_setnetinfo+0x78>)
 80031b0:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	7cda      	ldrb	r2, [r3, #19]
 80031b6:	4b09      	ldr	r3, [pc, #36]	; (80031dc <wizchip_setnetinfo+0x78>)
 80031b8:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	7d1a      	ldrb	r2, [r3, #20]
 80031be:	4b07      	ldr	r3, [pc, #28]	; (80031dc <wizchip_setnetinfo+0x78>)
 80031c0:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	7d5a      	ldrb	r2, [r3, #21]
 80031c6:	4b05      	ldr	r3, [pc, #20]	; (80031dc <wizchip_setnetinfo+0x78>)
 80031c8:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	7d9a      	ldrb	r2, [r3, #22]
 80031ce:	4b04      	ldr	r3, [pc, #16]	; (80031e0 <wizchip_setnetinfo+0x7c>)
 80031d0:	701a      	strb	r2, [r3, #0]
}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	200023a4 	.word	0x200023a4
 80031e0:	200023a8 	.word	0x200023a8

080031e4 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2206      	movs	r2, #6
 80031f0:	4619      	mov	r1, r3
 80031f2:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80031f6:	f7ff fbaf 	bl	8002958 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	330e      	adds	r3, #14
 80031fe:	2204      	movs	r2, #4
 8003200:	4619      	mov	r1, r3
 8003202:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003206:	f7ff fba7 	bl	8002958 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	330a      	adds	r3, #10
 800320e:	2204      	movs	r2, #4
 8003210:	4619      	mov	r1, r3
 8003212:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003216:	f7ff fb9f 	bl	8002958 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3306      	adds	r3, #6
 800321e:	2204      	movs	r2, #4
 8003220:	4619      	mov	r1, r3
 8003222:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003226:	f7ff fb97 	bl	8002958 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 800322a:	4b0c      	ldr	r3, [pc, #48]	; (800325c <wizchip_getnetinfo+0x78>)
 800322c:	781a      	ldrb	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8003232:	4b0a      	ldr	r3, [pc, #40]	; (800325c <wizchip_getnetinfo+0x78>)
 8003234:	785a      	ldrb	r2, [r3, #1]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 800323a:	4b08      	ldr	r3, [pc, #32]	; (800325c <wizchip_getnetinfo+0x78>)
 800323c:	789a      	ldrb	r2, [r3, #2]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8003242:	4b06      	ldr	r3, [pc, #24]	; (800325c <wizchip_getnetinfo+0x78>)
 8003244:	78da      	ldrb	r2, [r3, #3]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 800324a:	4b05      	ldr	r3, [pc, #20]	; (8003260 <wizchip_getnetinfo+0x7c>)
 800324c:	781a      	ldrb	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	759a      	strb	r2, [r3, #22]
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	200023a4 	.word	0x200023a4
 8003260:	200023a8 	.word	0x200023a8

08003264 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	4603      	mov	r3, r0
 800326c:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800326e:	2300      	movs	r3, #0
 8003270:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8003272:	79fb      	ldrb	r3, [r7, #7]
 8003274:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8003278:	2b00      	cmp	r3, #0
 800327a:	d002      	beq.n	8003282 <wizchip_setnetmode+0x1e>
 800327c:	f04f 33ff 	mov.w	r3, #4294967295
 8003280:	e00e      	b.n	80032a0 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8003282:	2000      	movs	r0, #0
 8003284:	f7ff face 	bl	8002824 <WIZCHIP_READ>
 8003288:	4603      	mov	r3, r0
 800328a:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 800328c:	7bfa      	ldrb	r2, [r7, #15]
 800328e:	79fb      	ldrb	r3, [r7, #7]
 8003290:	4313      	orrs	r3, r2
 8003292:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8003294:	7bfb      	ldrb	r3, [r7, #15]
 8003296:	4619      	mov	r1, r3
 8003298:	2000      	movs	r0, #0
 800329a:	f7ff fb0f 	bl	80028bc <WIZCHIP_WRITE>
   return 0;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 80032ac:	2000      	movs	r0, #0
 80032ae:	f7ff fab9 	bl	8002824 <WIZCHIP_READ>
 80032b2:	4603      	mov	r3, r0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	4619      	mov	r1, r3
 80032c6:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 80032ca:	f7ff faf7 	bl	80028bc <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	885b      	ldrh	r3, [r3, #2]
 80032d2:	0a1b      	lsrs	r3, r3, #8
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	4619      	mov	r1, r3
 80032da:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 80032de:	f7ff faed 	bl	80028bc <WIZCHIP_WRITE>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	885b      	ldrh	r3, [r3, #2]
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	4619      	mov	r1, r3
 80032ea:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 80032ee:	f7ff fae5 	bl	80028bc <WIZCHIP_WRITE>
}
 80032f2:	bf00      	nop
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 80032fa:	b590      	push	{r4, r7, lr}
 80032fc:	b083      	sub	sp, #12
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8003302:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8003306:	f7ff fa8d 	bl	8002824 <WIZCHIP_READ>
 800330a:	4603      	mov	r3, r0
 800330c:	461a      	mov	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8003312:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8003316:	f7ff fa85 	bl	8002824 <WIZCHIP_READ>
 800331a:	4603      	mov	r3, r0
 800331c:	b29b      	uxth	r3, r3
 800331e:	021b      	lsls	r3, r3, #8
 8003320:	b29c      	uxth	r4, r3
 8003322:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8003326:	f7ff fa7d 	bl	8002824 <WIZCHIP_READ>
 800332a:	4603      	mov	r3, r0
 800332c:	b29b      	uxth	r3, r3
 800332e:	4423      	add	r3, r4
 8003330:	b29a      	uxth	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	805a      	strh	r2, [r3, #2]
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	bd90      	pop	{r4, r7, pc}
	...

08003340 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003340:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003378 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003344:	480d      	ldr	r0, [pc, #52]	; (800337c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003346:	490e      	ldr	r1, [pc, #56]	; (8003380 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003348:	4a0e      	ldr	r2, [pc, #56]	; (8003384 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800334a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800334c:	e002      	b.n	8003354 <LoopCopyDataInit>

0800334e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800334e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003352:	3304      	adds	r3, #4

08003354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003358:	d3f9      	bcc.n	800334e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800335a:	4a0b      	ldr	r2, [pc, #44]	; (8003388 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800335c:	4c0b      	ldr	r4, [pc, #44]	; (800338c <LoopFillZerobss+0x26>)
  movs r3, #0
 800335e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003360:	e001      	b.n	8003366 <LoopFillZerobss>

08003362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003364:	3204      	adds	r2, #4

08003366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003368:	d3fb      	bcc.n	8003362 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800336a:	f7ff fa49 	bl	8002800 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800336e:	f008 fb3f 	bl	800b9f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003372:	f7fe f883 	bl	800147c <main>
  bx  lr    
 8003376:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003378:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800337c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003380:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8003384:	0800d690 	.word	0x0800d690
  ldr r2, =_sbss
 8003388:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 800338c:	20003904 	.word	0x20003904

08003390 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003390:	e7fe      	b.n	8003390 <ADC_IRQHandler>
	...

08003394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003398:	4b0e      	ldr	r3, [pc, #56]	; (80033d4 <HAL_Init+0x40>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a0d      	ldr	r2, [pc, #52]	; (80033d4 <HAL_Init+0x40>)
 800339e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033a4:	4b0b      	ldr	r3, [pc, #44]	; (80033d4 <HAL_Init+0x40>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a0a      	ldr	r2, [pc, #40]	; (80033d4 <HAL_Init+0x40>)
 80033aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033b0:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <HAL_Init+0x40>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a07      	ldr	r2, [pc, #28]	; (80033d4 <HAL_Init+0x40>)
 80033b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033bc:	2003      	movs	r0, #3
 80033be:	f000 f8fc 	bl	80035ba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033c2:	200f      	movs	r0, #15
 80033c4:	f7ff f8a0 	bl	8002508 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033c8:	f7ff f826 	bl	8002418 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	40023c00 	.word	0x40023c00

080033d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033dc:	4b06      	ldr	r3, [pc, #24]	; (80033f8 <HAL_IncTick+0x20>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	461a      	mov	r2, r3
 80033e2:	4b06      	ldr	r3, [pc, #24]	; (80033fc <HAL_IncTick+0x24>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4413      	add	r3, r2
 80033e8:	4a04      	ldr	r2, [pc, #16]	; (80033fc <HAL_IncTick+0x24>)
 80033ea:	6013      	str	r3, [r2, #0]
}
 80033ec:	bf00      	nop
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	2000012c 	.word	0x2000012c
 80033fc:	200023ac 	.word	0x200023ac

08003400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  return uwTick;
 8003404:	4b03      	ldr	r3, [pc, #12]	; (8003414 <HAL_GetTick+0x14>)
 8003406:	681b      	ldr	r3, [r3, #0]
}
 8003408:	4618      	mov	r0, r3
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	200023ac 	.word	0x200023ac

08003418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003420:	f7ff ffee 	bl	8003400 <HAL_GetTick>
 8003424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003430:	d005      	beq.n	800343e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003432:	4b0a      	ldr	r3, [pc, #40]	; (800345c <HAL_Delay+0x44>)
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	461a      	mov	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	4413      	add	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800343e:	bf00      	nop
 8003440:	f7ff ffde 	bl	8003400 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	429a      	cmp	r2, r3
 800344e:	d8f7      	bhi.n	8003440 <HAL_Delay+0x28>
  {
  }
}
 8003450:	bf00      	nop
 8003452:	bf00      	nop
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	2000012c 	.word	0x2000012c

08003460 <__NVIC_SetPriorityGrouping>:
{
 8003460:	b480      	push	{r7}
 8003462:	b085      	sub	sp, #20
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f003 0307 	and.w	r3, r3, #7
 800346e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003470:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800347c:	4013      	ands	r3, r2
 800347e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800348c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003492:	4a04      	ldr	r2, [pc, #16]	; (80034a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	60d3      	str	r3, [r2, #12]
}
 8003498:	bf00      	nop
 800349a:	3714      	adds	r7, #20
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr
 80034a4:	e000ed00 	.word	0xe000ed00

080034a8 <__NVIC_GetPriorityGrouping>:
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034ac:	4b04      	ldr	r3, [pc, #16]	; (80034c0 <__NVIC_GetPriorityGrouping+0x18>)
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	0a1b      	lsrs	r3, r3, #8
 80034b2:	f003 0307 	and.w	r3, r3, #7
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	e000ed00 	.word	0xe000ed00

080034c4 <__NVIC_EnableIRQ>:
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	4603      	mov	r3, r0
 80034cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	db0b      	blt.n	80034ee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034d6:	79fb      	ldrb	r3, [r7, #7]
 80034d8:	f003 021f 	and.w	r2, r3, #31
 80034dc:	4907      	ldr	r1, [pc, #28]	; (80034fc <__NVIC_EnableIRQ+0x38>)
 80034de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e2:	095b      	lsrs	r3, r3, #5
 80034e4:	2001      	movs	r0, #1
 80034e6:	fa00 f202 	lsl.w	r2, r0, r2
 80034ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80034ee:	bf00      	nop
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	e000e100 	.word	0xe000e100

08003500 <__NVIC_SetPriority>:
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	4603      	mov	r3, r0
 8003508:	6039      	str	r1, [r7, #0]
 800350a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800350c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003510:	2b00      	cmp	r3, #0
 8003512:	db0a      	blt.n	800352a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	b2da      	uxtb	r2, r3
 8003518:	490c      	ldr	r1, [pc, #48]	; (800354c <__NVIC_SetPriority+0x4c>)
 800351a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800351e:	0112      	lsls	r2, r2, #4
 8003520:	b2d2      	uxtb	r2, r2
 8003522:	440b      	add	r3, r1
 8003524:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003528:	e00a      	b.n	8003540 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	b2da      	uxtb	r2, r3
 800352e:	4908      	ldr	r1, [pc, #32]	; (8003550 <__NVIC_SetPriority+0x50>)
 8003530:	79fb      	ldrb	r3, [r7, #7]
 8003532:	f003 030f 	and.w	r3, r3, #15
 8003536:	3b04      	subs	r3, #4
 8003538:	0112      	lsls	r2, r2, #4
 800353a:	b2d2      	uxtb	r2, r2
 800353c:	440b      	add	r3, r1
 800353e:	761a      	strb	r2, [r3, #24]
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	e000e100 	.word	0xe000e100
 8003550:	e000ed00 	.word	0xe000ed00

08003554 <NVIC_EncodePriority>:
{
 8003554:	b480      	push	{r7}
 8003556:	b089      	sub	sp, #36	; 0x24
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f003 0307 	and.w	r3, r3, #7
 8003566:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	f1c3 0307 	rsb	r3, r3, #7
 800356e:	2b04      	cmp	r3, #4
 8003570:	bf28      	it	cs
 8003572:	2304      	movcs	r3, #4
 8003574:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	3304      	adds	r3, #4
 800357a:	2b06      	cmp	r3, #6
 800357c:	d902      	bls.n	8003584 <NVIC_EncodePriority+0x30>
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	3b03      	subs	r3, #3
 8003582:	e000      	b.n	8003586 <NVIC_EncodePriority+0x32>
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003588:	f04f 32ff 	mov.w	r2, #4294967295
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	43da      	mvns	r2, r3
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	401a      	ands	r2, r3
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800359c:	f04f 31ff 	mov.w	r1, #4294967295
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	fa01 f303 	lsl.w	r3, r1, r3
 80035a6:	43d9      	mvns	r1, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035ac:	4313      	orrs	r3, r2
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3724      	adds	r7, #36	; 0x24
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035ba:	b580      	push	{r7, lr}
 80035bc:	b082      	sub	sp, #8
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f7ff ff4c 	bl	8003460 <__NVIC_SetPriorityGrouping>
}
 80035c8:	bf00      	nop
 80035ca:	3708      	adds	r7, #8
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
 80035dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035de:	2300      	movs	r3, #0
 80035e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035e2:	f7ff ff61 	bl	80034a8 <__NVIC_GetPriorityGrouping>
 80035e6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	68b9      	ldr	r1, [r7, #8]
 80035ec:	6978      	ldr	r0, [r7, #20]
 80035ee:	f7ff ffb1 	bl	8003554 <NVIC_EncodePriority>
 80035f2:	4602      	mov	r2, r0
 80035f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f8:	4611      	mov	r1, r2
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7ff ff80 	bl	8003500 <__NVIC_SetPriority>
}
 8003600:	bf00      	nop
 8003602:	3718      	adds	r7, #24
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff ff54 	bl	80034c4 <__NVIC_EnableIRQ>
}
 800361c:	bf00      	nop
 800361e:	3708      	adds	r7, #8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b02      	cmp	r3, #2
 8003636:	d004      	beq.n	8003642 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2280      	movs	r2, #128	; 0x80
 800363c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e00c      	b.n	800365c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2205      	movs	r2, #5
 8003646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0201 	bic.w	r2, r2, #1
 8003658:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003668:	b480      	push	{r7}
 800366a:	b089      	sub	sp, #36	; 0x24
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003672:	2300      	movs	r3, #0
 8003674:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003676:	2300      	movs	r3, #0
 8003678:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800367a:	2300      	movs	r3, #0
 800367c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800367e:	2300      	movs	r3, #0
 8003680:	61fb      	str	r3, [r7, #28]
 8003682:	e159      	b.n	8003938 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003684:	2201      	movs	r2, #1
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	697a      	ldr	r2, [r7, #20]
 8003694:	4013      	ands	r3, r2
 8003696:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	429a      	cmp	r2, r3
 800369e:	f040 8148 	bne.w	8003932 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f003 0303 	and.w	r3, r3, #3
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d005      	beq.n	80036ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d130      	bne.n	800371c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	2203      	movs	r2, #3
 80036c6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ca:	43db      	mvns	r3, r3
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	4013      	ands	r3, r2
 80036d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	69ba      	ldr	r2, [r7, #24]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036f0:	2201      	movs	r2, #1
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	43db      	mvns	r3, r3
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	4013      	ands	r3, r2
 80036fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	091b      	lsrs	r3, r3, #4
 8003706:	f003 0201 	and.w	r2, r3, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	4313      	orrs	r3, r2
 8003714:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 0303 	and.w	r3, r3, #3
 8003724:	2b03      	cmp	r3, #3
 8003726:	d017      	beq.n	8003758 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	2203      	movs	r2, #3
 8003734:	fa02 f303 	lsl.w	r3, r2, r3
 8003738:	43db      	mvns	r3, r3
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	4013      	ands	r3, r2
 800373e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	005b      	lsls	r3, r3, #1
 8003748:	fa02 f303 	lsl.w	r3, r2, r3
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4313      	orrs	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f003 0303 	and.w	r3, r3, #3
 8003760:	2b02      	cmp	r3, #2
 8003762:	d123      	bne.n	80037ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	08da      	lsrs	r2, r3, #3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3208      	adds	r2, #8
 800376c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003770:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	220f      	movs	r2, #15
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	43db      	mvns	r3, r3
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4013      	ands	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	691a      	ldr	r2, [r3, #16]
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f003 0307 	and.w	r3, r3, #7
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	4313      	orrs	r3, r2
 800379c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	08da      	lsrs	r2, r3, #3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	3208      	adds	r2, #8
 80037a6:	69b9      	ldr	r1, [r7, #24]
 80037a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	2203      	movs	r2, #3
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	43db      	mvns	r3, r3
 80037be:	69ba      	ldr	r2, [r7, #24]
 80037c0:	4013      	ands	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f003 0203 	and.w	r2, r3, #3
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f000 80a2 	beq.w	8003932 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ee:	2300      	movs	r3, #0
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	4b57      	ldr	r3, [pc, #348]	; (8003950 <HAL_GPIO_Init+0x2e8>)
 80037f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f6:	4a56      	ldr	r2, [pc, #344]	; (8003950 <HAL_GPIO_Init+0x2e8>)
 80037f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037fc:	6453      	str	r3, [r2, #68]	; 0x44
 80037fe:	4b54      	ldr	r3, [pc, #336]	; (8003950 <HAL_GPIO_Init+0x2e8>)
 8003800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003806:	60fb      	str	r3, [r7, #12]
 8003808:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800380a:	4a52      	ldr	r2, [pc, #328]	; (8003954 <HAL_GPIO_Init+0x2ec>)
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	089b      	lsrs	r3, r3, #2
 8003810:	3302      	adds	r3, #2
 8003812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003816:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	f003 0303 	and.w	r3, r3, #3
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	220f      	movs	r2, #15
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	43db      	mvns	r3, r3
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	4013      	ands	r3, r2
 800382c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a49      	ldr	r2, [pc, #292]	; (8003958 <HAL_GPIO_Init+0x2f0>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d019      	beq.n	800386a <HAL_GPIO_Init+0x202>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a48      	ldr	r2, [pc, #288]	; (800395c <HAL_GPIO_Init+0x2f4>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d013      	beq.n	8003866 <HAL_GPIO_Init+0x1fe>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a47      	ldr	r2, [pc, #284]	; (8003960 <HAL_GPIO_Init+0x2f8>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d00d      	beq.n	8003862 <HAL_GPIO_Init+0x1fa>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a46      	ldr	r2, [pc, #280]	; (8003964 <HAL_GPIO_Init+0x2fc>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d007      	beq.n	800385e <HAL_GPIO_Init+0x1f6>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a45      	ldr	r2, [pc, #276]	; (8003968 <HAL_GPIO_Init+0x300>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d101      	bne.n	800385a <HAL_GPIO_Init+0x1f2>
 8003856:	2304      	movs	r3, #4
 8003858:	e008      	b.n	800386c <HAL_GPIO_Init+0x204>
 800385a:	2307      	movs	r3, #7
 800385c:	e006      	b.n	800386c <HAL_GPIO_Init+0x204>
 800385e:	2303      	movs	r3, #3
 8003860:	e004      	b.n	800386c <HAL_GPIO_Init+0x204>
 8003862:	2302      	movs	r3, #2
 8003864:	e002      	b.n	800386c <HAL_GPIO_Init+0x204>
 8003866:	2301      	movs	r3, #1
 8003868:	e000      	b.n	800386c <HAL_GPIO_Init+0x204>
 800386a:	2300      	movs	r3, #0
 800386c:	69fa      	ldr	r2, [r7, #28]
 800386e:	f002 0203 	and.w	r2, r2, #3
 8003872:	0092      	lsls	r2, r2, #2
 8003874:	4093      	lsls	r3, r2
 8003876:	69ba      	ldr	r2, [r7, #24]
 8003878:	4313      	orrs	r3, r2
 800387a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800387c:	4935      	ldr	r1, [pc, #212]	; (8003954 <HAL_GPIO_Init+0x2ec>)
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	089b      	lsrs	r3, r3, #2
 8003882:	3302      	adds	r3, #2
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800388a:	4b38      	ldr	r3, [pc, #224]	; (800396c <HAL_GPIO_Init+0x304>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	43db      	mvns	r3, r3
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	4013      	ands	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038ae:	4a2f      	ldr	r2, [pc, #188]	; (800396c <HAL_GPIO_Init+0x304>)
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038b4:	4b2d      	ldr	r3, [pc, #180]	; (800396c <HAL_GPIO_Init+0x304>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	43db      	mvns	r3, r3
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	4013      	ands	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d003      	beq.n	80038d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038d8:	4a24      	ldr	r2, [pc, #144]	; (800396c <HAL_GPIO_Init+0x304>)
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038de:	4b23      	ldr	r3, [pc, #140]	; (800396c <HAL_GPIO_Init+0x304>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	43db      	mvns	r3, r3
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	4013      	ands	r3, r2
 80038ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	4313      	orrs	r3, r2
 8003900:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003902:	4a1a      	ldr	r2, [pc, #104]	; (800396c <HAL_GPIO_Init+0x304>)
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003908:	4b18      	ldr	r3, [pc, #96]	; (800396c <HAL_GPIO_Init+0x304>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	43db      	mvns	r3, r3
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	4013      	ands	r3, r2
 8003916:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d003      	beq.n	800392c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	4313      	orrs	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800392c:	4a0f      	ldr	r2, [pc, #60]	; (800396c <HAL_GPIO_Init+0x304>)
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	3301      	adds	r3, #1
 8003936:	61fb      	str	r3, [r7, #28]
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	2b0f      	cmp	r3, #15
 800393c:	f67f aea2 	bls.w	8003684 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003940:	bf00      	nop
 8003942:	bf00      	nop
 8003944:	3724      	adds	r7, #36	; 0x24
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	40023800 	.word	0x40023800
 8003954:	40013800 	.word	0x40013800
 8003958:	40020000 	.word	0x40020000
 800395c:	40020400 	.word	0x40020400
 8003960:	40020800 	.word	0x40020800
 8003964:	40020c00 	.word	0x40020c00
 8003968:	40021000 	.word	0x40021000
 800396c:	40013c00 	.word	0x40013c00

08003970 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	460b      	mov	r3, r1
 800397a:	807b      	strh	r3, [r7, #2]
 800397c:	4613      	mov	r3, r2
 800397e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003980:	787b      	ldrb	r3, [r7, #1]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003986:	887a      	ldrh	r2, [r7, #2]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800398c:	e003      	b.n	8003996 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800398e:	887b      	ldrh	r3, [r7, #2]
 8003990:	041a      	lsls	r2, r3, #16
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	619a      	str	r2, [r3, #24]
}
 8003996:	bf00      	nop
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr

080039a2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80039a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039a4:	b08f      	sub	sp, #60	; 0x3c
 80039a6:	af0a      	add	r7, sp, #40	; 0x28
 80039a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d101      	bne.n	80039b4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e10f      	b.n	8003bd4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d106      	bne.n	80039d4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f007 fc8a 	bl	800b2e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2203      	movs	r2, #3
 80039d8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d102      	bne.n	80039ee <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f003 ff71 	bl	80078da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	603b      	str	r3, [r7, #0]
 80039fe:	687e      	ldr	r6, [r7, #4]
 8003a00:	466d      	mov	r5, sp
 8003a02:	f106 0410 	add.w	r4, r6, #16
 8003a06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a0e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003a12:	e885 0003 	stmia.w	r5, {r0, r1}
 8003a16:	1d33      	adds	r3, r6, #4
 8003a18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a1a:	6838      	ldr	r0, [r7, #0]
 8003a1c:	f003 fe48 	bl	80076b0 <USB_CoreInit>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d005      	beq.n	8003a32 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2202      	movs	r2, #2
 8003a2a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e0d0      	b.n	8003bd4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2100      	movs	r1, #0
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f003 ff5f 	bl	80078fc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a3e:	2300      	movs	r3, #0
 8003a40:	73fb      	strb	r3, [r7, #15]
 8003a42:	e04a      	b.n	8003ada <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a44:	7bfa      	ldrb	r2, [r7, #15]
 8003a46:	6879      	ldr	r1, [r7, #4]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	4413      	add	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	333d      	adds	r3, #61	; 0x3d
 8003a54:	2201      	movs	r2, #1
 8003a56:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a58:	7bfa      	ldrb	r2, [r7, #15]
 8003a5a:	6879      	ldr	r1, [r7, #4]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	4413      	add	r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	333c      	adds	r3, #60	; 0x3c
 8003a68:	7bfa      	ldrb	r2, [r7, #15]
 8003a6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a6c:	7bfa      	ldrb	r2, [r7, #15]
 8003a6e:	7bfb      	ldrb	r3, [r7, #15]
 8003a70:	b298      	uxth	r0, r3
 8003a72:	6879      	ldr	r1, [r7, #4]
 8003a74:	4613      	mov	r3, r2
 8003a76:	00db      	lsls	r3, r3, #3
 8003a78:	4413      	add	r3, r2
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	440b      	add	r3, r1
 8003a7e:	3344      	adds	r3, #68	; 0x44
 8003a80:	4602      	mov	r2, r0
 8003a82:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a84:	7bfa      	ldrb	r2, [r7, #15]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	00db      	lsls	r3, r3, #3
 8003a8c:	4413      	add	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	3340      	adds	r3, #64	; 0x40
 8003a94:	2200      	movs	r2, #0
 8003a96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a98:	7bfa      	ldrb	r2, [r7, #15]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	00db      	lsls	r3, r3, #3
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	3348      	adds	r3, #72	; 0x48
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003aac:	7bfa      	ldrb	r2, [r7, #15]
 8003aae:	6879      	ldr	r1, [r7, #4]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	4413      	add	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	440b      	add	r3, r1
 8003aba:	334c      	adds	r3, #76	; 0x4c
 8003abc:	2200      	movs	r2, #0
 8003abe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003ac0:	7bfa      	ldrb	r2, [r7, #15]
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	4413      	add	r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	3354      	adds	r3, #84	; 0x54
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	73fb      	strb	r3, [r7, #15]
 8003ada:	7bfa      	ldrb	r2, [r7, #15]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d3af      	bcc.n	8003a44 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	73fb      	strb	r3, [r7, #15]
 8003ae8:	e044      	b.n	8003b74 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003aea:	7bfa      	ldrb	r2, [r7, #15]
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	4613      	mov	r3, r2
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	4413      	add	r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	440b      	add	r3, r1
 8003af8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003afc:	2200      	movs	r2, #0
 8003afe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b00:	7bfa      	ldrb	r2, [r7, #15]
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	4613      	mov	r3, r2
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	4413      	add	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	440b      	add	r3, r1
 8003b0e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003b12:	7bfa      	ldrb	r2, [r7, #15]
 8003b14:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003b16:	7bfa      	ldrb	r2, [r7, #15]
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	00db      	lsls	r3, r3, #3
 8003b1e:	4413      	add	r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	440b      	add	r3, r1
 8003b24:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003b28:	2200      	movs	r2, #0
 8003b2a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003b2c:	7bfa      	ldrb	r2, [r7, #15]
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	4613      	mov	r3, r2
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	4413      	add	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003b3e:	2200      	movs	r2, #0
 8003b40:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b42:	7bfa      	ldrb	r2, [r7, #15]
 8003b44:	6879      	ldr	r1, [r7, #4]
 8003b46:	4613      	mov	r3, r2
 8003b48:	00db      	lsls	r3, r3, #3
 8003b4a:	4413      	add	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	440b      	add	r3, r1
 8003b50:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003b54:	2200      	movs	r2, #0
 8003b56:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b58:	7bfa      	ldrb	r2, [r7, #15]
 8003b5a:	6879      	ldr	r1, [r7, #4]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	4413      	add	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	440b      	add	r3, r1
 8003b66:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b6e:	7bfb      	ldrb	r3, [r7, #15]
 8003b70:	3301      	adds	r3, #1
 8003b72:	73fb      	strb	r3, [r7, #15]
 8003b74:	7bfa      	ldrb	r2, [r7, #15]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d3b5      	bcc.n	8003aea <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	603b      	str	r3, [r7, #0]
 8003b84:	687e      	ldr	r6, [r7, #4]
 8003b86:	466d      	mov	r5, sp
 8003b88:	f106 0410 	add.w	r4, r6, #16
 8003b8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b94:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003b98:	e885 0003 	stmia.w	r5, {r0, r1}
 8003b9c:	1d33      	adds	r3, r6, #4
 8003b9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ba0:	6838      	ldr	r0, [r7, #0]
 8003ba2:	f003 fef7 	bl	8007994 <USB_DevInit>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d005      	beq.n	8003bb8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e00d      	b.n	8003bd4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f005 f846 	bl	8008c5e <USB_DevDisconnect>

  return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3714      	adds	r7, #20
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003bdc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d101      	bne.n	8003bf8 <HAL_PCD_Start+0x1c>
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	e020      	b.n	8003c3a <HAL_PCD_Start+0x5e>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d109      	bne.n	8003c1c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d005      	beq.n	8003c1c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c14:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4618      	mov	r0, r3
 8003c22:	f003 fe49 	bl	80078b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f004 fff6 	bl	8008c1c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003c42:	b590      	push	{r4, r7, lr}
 8003c44:	b08d      	sub	sp, #52	; 0x34
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c50:	6a3b      	ldr	r3, [r7, #32]
 8003c52:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f005 f8b4 	bl	8008dc6 <USB_GetMode>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f040 848a 	bne.w	800457a <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f005 f818 	bl	8008ca0 <USB_ReadInterrupts>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 8480 	beq.w	8004578 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	0a1b      	lsrs	r3, r3, #8
 8003c82:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f005 f805 	bl	8008ca0 <USB_ReadInterrupts>
 8003c96:	4603      	mov	r3, r0
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d107      	bne.n	8003cb0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	695a      	ldr	r2, [r3, #20]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f002 0202 	and.w	r2, r2, #2
 8003cae:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f004 fff3 	bl	8008ca0 <USB_ReadInterrupts>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	f003 0310 	and.w	r3, r3, #16
 8003cc0:	2b10      	cmp	r3, #16
 8003cc2:	d161      	bne.n	8003d88 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	699a      	ldr	r2, [r3, #24]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 0210 	bic.w	r2, r2, #16
 8003cd2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003cd4:	6a3b      	ldr	r3, [r7, #32]
 8003cd6:	6a1b      	ldr	r3, [r3, #32]
 8003cd8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	f003 020f 	and.w	r2, r3, #15
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	4413      	add	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	4413      	add	r3, r2
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	0c5b      	lsrs	r3, r3, #17
 8003cf8:	f003 030f 	and.w	r3, r3, #15
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d124      	bne.n	8003d4a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003d00:	69ba      	ldr	r2, [r7, #24]
 8003d02:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003d06:	4013      	ands	r3, r2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d035      	beq.n	8003d78 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	091b      	lsrs	r3, r3, #4
 8003d14:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003d16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	6a38      	ldr	r0, [r7, #32]
 8003d20:	f004 fe2a 	bl	8008978 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	691a      	ldr	r2, [r3, #16]
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	091b      	lsrs	r3, r3, #4
 8003d2c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d30:	441a      	add	r2, r3
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	6a1a      	ldr	r2, [r3, #32]
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	091b      	lsrs	r3, r3, #4
 8003d3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d42:	441a      	add	r2, r3
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	621a      	str	r2, [r3, #32]
 8003d48:	e016      	b.n	8003d78 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	0c5b      	lsrs	r3, r3, #17
 8003d4e:	f003 030f 	and.w	r3, r3, #15
 8003d52:	2b06      	cmp	r3, #6
 8003d54:	d110      	bne.n	8003d78 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003d5c:	2208      	movs	r2, #8
 8003d5e:	4619      	mov	r1, r3
 8003d60:	6a38      	ldr	r0, [r7, #32]
 8003d62:	f004 fe09 	bl	8008978 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	6a1a      	ldr	r2, [r3, #32]
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	091b      	lsrs	r3, r3, #4
 8003d6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d72:	441a      	add	r2, r3
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	699a      	ldr	r2, [r3, #24]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 0210 	orr.w	r2, r2, #16
 8003d86:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f004 ff87 	bl	8008ca0 <USB_ReadInterrupts>
 8003d92:	4603      	mov	r3, r0
 8003d94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d98:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003d9c:	f040 80a7 	bne.w	8003eee <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003da0:	2300      	movs	r3, #0
 8003da2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f004 ff8c 	bl	8008cc6 <USB_ReadDevAllOutEpInterrupt>
 8003dae:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003db0:	e099      	b.n	8003ee6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 808e 	beq.w	8003eda <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dc4:	b2d2      	uxtb	r2, r2
 8003dc6:	4611      	mov	r1, r2
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f004 ffb0 	bl	8008d2e <USB_ReadDevOutEPInterrupt>
 8003dce:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00c      	beq.n	8003df4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	015a      	lsls	r2, r3, #5
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	4413      	add	r3, r2
 8003de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003de6:	461a      	mov	r2, r3
 8003de8:	2301      	movs	r3, #1
 8003dea:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003dec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 fec2 	bl	8004b78 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	f003 0308 	and.w	r3, r3, #8
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00c      	beq.n	8003e18 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e00:	015a      	lsls	r2, r3, #5
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	4413      	add	r3, r2
 8003e06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	2308      	movs	r3, #8
 8003e0e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003e10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 ff98 	bl	8004d48 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	f003 0310 	and.w	r3, r3, #16
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d008      	beq.n	8003e34 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e24:	015a      	lsls	r2, r3, #5
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	4413      	add	r3, r2
 8003e2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e2e:	461a      	mov	r2, r3
 8003e30:	2310      	movs	r3, #16
 8003e32:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d030      	beq.n	8003ea0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003e3e:	6a3b      	ldr	r3, [r7, #32]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e46:	2b80      	cmp	r3, #128	; 0x80
 8003e48:	d109      	bne.n	8003e5e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	69fa      	ldr	r2, [r7, #28]
 8003e54:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e5c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e60:	4613      	mov	r3, r2
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	4413      	add	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	4413      	add	r3, r2
 8003e70:	3304      	adds	r3, #4
 8003e72:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	78db      	ldrb	r3, [r3, #3]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d108      	bne.n	8003e8e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	4619      	mov	r1, r3
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f007 fb29 	bl	800b4e0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	015a      	lsls	r2, r3, #5
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	4413      	add	r3, r2
 8003e96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	2302      	movs	r3, #2
 8003e9e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	f003 0320 	and.w	r3, r3, #32
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d008      	beq.n	8003ebc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eac:	015a      	lsls	r2, r3, #5
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	2320      	movs	r3, #32
 8003eba:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d009      	beq.n	8003eda <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec8:	015a      	lsls	r2, r3, #5
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	4413      	add	r3, r2
 8003ece:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ed8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003edc:	3301      	adds	r3, #1
 8003ede:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee2:	085b      	lsrs	r3, r3, #1
 8003ee4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f47f af62 	bne.w	8003db2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f004 fed4 	bl	8008ca0 <USB_ReadInterrupts>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003efe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f02:	f040 80db 	bne.w	80040bc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f004 fef5 	bl	8008cfa <USB_ReadDevAllInEpInterrupt>
 8003f10:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003f16:	e0cd      	b.n	80040b4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 80c2 	beq.w	80040a8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f2a:	b2d2      	uxtb	r2, r2
 8003f2c:	4611      	mov	r1, r2
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f004 ff1b 	bl	8008d6a <USB_ReadDevInEPInterrupt>
 8003f34:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	f003 0301 	and.w	r3, r3, #1
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d057      	beq.n	8003ff0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f42:	f003 030f 	and.w	r3, r3, #15
 8003f46:	2201      	movs	r2, #1
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	43db      	mvns	r3, r3
 8003f5a:	69f9      	ldr	r1, [r7, #28]
 8003f5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003f60:	4013      	ands	r3, r2
 8003f62:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f66:	015a      	lsls	r2, r3, #5
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	4413      	add	r3, r2
 8003f6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f70:	461a      	mov	r2, r3
 8003f72:	2301      	movs	r3, #1
 8003f74:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d132      	bne.n	8003fe4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003f7e:	6879      	ldr	r1, [r7, #4]
 8003f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f82:	4613      	mov	r3, r2
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	4413      	add	r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	334c      	adds	r3, #76	; 0x4c
 8003f8e:	6819      	ldr	r1, [r3, #0]
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f94:	4613      	mov	r3, r2
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	4413      	add	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4403      	add	r3, r0
 8003f9e:	3348      	adds	r3, #72	; 0x48
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4419      	add	r1, r3
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fa8:	4613      	mov	r3, r2
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	4413      	add	r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	4403      	add	r3, r0
 8003fb2:	334c      	adds	r3, #76	; 0x4c
 8003fb4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d113      	bne.n	8003fe4 <HAL_PCD_IRQHandler+0x3a2>
 8003fbc:	6879      	ldr	r1, [r7, #4]
 8003fbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	00db      	lsls	r3, r3, #3
 8003fc4:	4413      	add	r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	440b      	add	r3, r1
 8003fca:	3354      	adds	r3, #84	; 0x54
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d108      	bne.n	8003fe4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6818      	ldr	r0, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003fdc:	461a      	mov	r2, r3
 8003fde:	2101      	movs	r1, #1
 8003fe0:	f004 ff22 	bl	8008e28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	4619      	mov	r1, r3
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f007 f9fd 	bl	800b3ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d008      	beq.n	800400c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffc:	015a      	lsls	r2, r3, #5
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	4413      	add	r3, r2
 8004002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004006:	461a      	mov	r2, r3
 8004008:	2308      	movs	r3, #8
 800400a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	f003 0310 	and.w	r3, r3, #16
 8004012:	2b00      	cmp	r3, #0
 8004014:	d008      	beq.n	8004028 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004018:	015a      	lsls	r2, r3, #5
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	4413      	add	r3, r2
 800401e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004022:	461a      	mov	r2, r3
 8004024:	2310      	movs	r3, #16
 8004026:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800402e:	2b00      	cmp	r3, #0
 8004030:	d008      	beq.n	8004044 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004034:	015a      	lsls	r2, r3, #5
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	4413      	add	r3, r2
 800403a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800403e:	461a      	mov	r2, r3
 8004040:	2340      	movs	r3, #64	; 0x40
 8004042:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d023      	beq.n	8004096 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800404e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004050:	6a38      	ldr	r0, [r7, #32]
 8004052:	f003 fe03 	bl	8007c5c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004058:	4613      	mov	r3, r2
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	3338      	adds	r3, #56	; 0x38
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	4413      	add	r3, r2
 8004066:	3304      	adds	r3, #4
 8004068:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	78db      	ldrb	r3, [r3, #3]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d108      	bne.n	8004084 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	2200      	movs	r2, #0
 8004076:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407a:	b2db      	uxtb	r3, r3
 800407c:	4619      	mov	r1, r3
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f007 fa40 	bl	800b504 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004086:	015a      	lsls	r2, r3, #5
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	4413      	add	r3, r2
 800408c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004090:	461a      	mov	r2, r3
 8004092:	2302      	movs	r3, #2
 8004094:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800409c:	2b00      	cmp	r3, #0
 800409e:	d003      	beq.n	80040a8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80040a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fcdb 	bl	8004a5e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80040a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040aa:	3301      	adds	r3, #1
 80040ac:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80040ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b0:	085b      	lsrs	r3, r3, #1
 80040b2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80040b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f47f af2e 	bne.w	8003f18 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f004 fded 	bl	8008ca0 <USB_ReadInterrupts>
 80040c6:	4603      	mov	r3, r0
 80040c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80040cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80040d0:	d122      	bne.n	8004118 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	69fa      	ldr	r2, [r7, #28]
 80040dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040e0:	f023 0301 	bic.w	r3, r3, #1
 80040e4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d108      	bne.n	8004102 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80040f8:	2100      	movs	r1, #0
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 fec2 	bl	8004e84 <HAL_PCDEx_LPM_Callback>
 8004100:	e002      	b.n	8004108 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f007 f9de 	bl	800b4c4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	695a      	ldr	r2, [r3, #20]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004116:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f004 fdbf 	bl	8008ca0 <USB_ReadInterrupts>
 8004122:	4603      	mov	r3, r0
 8004124:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004128:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800412c:	d112      	bne.n	8004154 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b01      	cmp	r3, #1
 800413c:	d102      	bne.n	8004144 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f007 f99a 	bl	800b478 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695a      	ldr	r2, [r3, #20]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004152:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4618      	mov	r0, r3
 800415a:	f004 fda1 	bl	8008ca0 <USB_ReadInterrupts>
 800415e:	4603      	mov	r3, r0
 8004160:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004164:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004168:	f040 80b7 	bne.w	80042da <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	69fa      	ldr	r2, [r7, #28]
 8004176:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800417a:	f023 0301 	bic.w	r3, r3, #1
 800417e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2110      	movs	r1, #16
 8004186:	4618      	mov	r0, r3
 8004188:	f003 fd68 	bl	8007c5c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800418c:	2300      	movs	r3, #0
 800418e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004190:	e046      	b.n	8004220 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004194:	015a      	lsls	r2, r3, #5
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	4413      	add	r3, r2
 800419a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800419e:	461a      	mov	r2, r3
 80041a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80041a4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80041a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a8:	015a      	lsls	r2, r3, #5
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	4413      	add	r3, r2
 80041ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041b6:	0151      	lsls	r1, r2, #5
 80041b8:	69fa      	ldr	r2, [r7, #28]
 80041ba:	440a      	add	r2, r1
 80041bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80041c0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80041c4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80041c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c8:	015a      	lsls	r2, r3, #5
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	4413      	add	r3, r2
 80041ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041d2:	461a      	mov	r2, r3
 80041d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80041d8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80041da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041dc:	015a      	lsls	r2, r3, #5
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	4413      	add	r3, r2
 80041e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041ea:	0151      	lsls	r1, r2, #5
 80041ec:	69fa      	ldr	r2, [r7, #28]
 80041ee:	440a      	add	r2, r1
 80041f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80041f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80041f8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80041fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041fc:	015a      	lsls	r2, r3, #5
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	4413      	add	r3, r2
 8004202:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800420a:	0151      	lsls	r1, r2, #5
 800420c:	69fa      	ldr	r2, [r7, #28]
 800420e:	440a      	add	r2, r1
 8004210:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004214:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004218:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800421a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800421c:	3301      	adds	r3, #1
 800421e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004226:	429a      	cmp	r2, r3
 8004228:	d3b3      	bcc.n	8004192 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	69fa      	ldr	r2, [r7, #28]
 8004234:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004238:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800423c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004242:	2b00      	cmp	r3, #0
 8004244:	d016      	beq.n	8004274 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800424c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004250:	69fa      	ldr	r2, [r7, #28]
 8004252:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004256:	f043 030b 	orr.w	r3, r3, #11
 800425a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004266:	69fa      	ldr	r2, [r7, #28]
 8004268:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800426c:	f043 030b 	orr.w	r3, r3, #11
 8004270:	6453      	str	r3, [r2, #68]	; 0x44
 8004272:	e015      	b.n	80042a0 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800427a:	695b      	ldr	r3, [r3, #20]
 800427c:	69fa      	ldr	r2, [r7, #28]
 800427e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004282:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004286:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800428a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	69fa      	ldr	r2, [r7, #28]
 8004296:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800429a:	f043 030b 	orr.w	r3, r3, #11
 800429e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	69fa      	ldr	r2, [r7, #28]
 80042aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80042ae:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80042b2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6818      	ldr	r0, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80042c4:	461a      	mov	r2, r3
 80042c6:	f004 fdaf 	bl	8008e28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	695a      	ldr	r2, [r3, #20]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80042d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4618      	mov	r0, r3
 80042e0:	f004 fcde 	bl	8008ca0 <USB_ReadInterrupts>
 80042e4:	4603      	mov	r3, r0
 80042e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042ee:	d124      	bne.n	800433a <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4618      	mov	r0, r3
 80042f6:	f004 fd74 	bl	8008de2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4618      	mov	r0, r3
 8004300:	f003 fd29 	bl	8007d56 <USB_GetDevSpeed>
 8004304:	4603      	mov	r3, r0
 8004306:	461a      	mov	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681c      	ldr	r4, [r3, #0]
 8004310:	f001 f9f4 	bl	80056fc <HAL_RCC_GetHCLKFreq>
 8004314:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800431a:	b2db      	uxtb	r3, r3
 800431c:	461a      	mov	r2, r3
 800431e:	4620      	mov	r0, r4
 8004320:	f003 fa28 	bl	8007774 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f007 f888 	bl	800b43a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	695a      	ldr	r2, [r3, #20]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004338:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4618      	mov	r0, r3
 8004340:	f004 fcae 	bl	8008ca0 <USB_ReadInterrupts>
 8004344:	4603      	mov	r3, r0
 8004346:	f003 0308 	and.w	r3, r3, #8
 800434a:	2b08      	cmp	r3, #8
 800434c:	d10a      	bne.n	8004364 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f007 f865 	bl	800b41e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	695a      	ldr	r2, [r3, #20]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f002 0208 	and.w	r2, r2, #8
 8004362:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4618      	mov	r0, r3
 800436a:	f004 fc99 	bl	8008ca0 <USB_ReadInterrupts>
 800436e:	4603      	mov	r3, r0
 8004370:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004374:	2b80      	cmp	r3, #128	; 0x80
 8004376:	d122      	bne.n	80043be <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004378:	6a3b      	ldr	r3, [r7, #32]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004384:	2301      	movs	r3, #1
 8004386:	627b      	str	r3, [r7, #36]	; 0x24
 8004388:	e014      	b.n	80043b4 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800438e:	4613      	mov	r3, r2
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	4413      	add	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	440b      	add	r3, r1
 8004398:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d105      	bne.n	80043ae <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80043a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	4619      	mov	r1, r3
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 fb27 	bl	80049fc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b0:	3301      	adds	r3, #1
 80043b2:	627b      	str	r3, [r7, #36]	; 0x24
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d3e5      	bcc.n	800438a <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f004 fc6c 	bl	8008ca0 <USB_ReadInterrupts>
 80043c8:	4603      	mov	r3, r0
 80043ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043d2:	d13b      	bne.n	800444c <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043d4:	2301      	movs	r3, #1
 80043d6:	627b      	str	r3, [r7, #36]	; 0x24
 80043d8:	e02b      	b.n	8004432 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80043da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043dc:	015a      	lsls	r2, r3, #5
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	4413      	add	r3, r2
 80043e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80043ea:	6879      	ldr	r1, [r7, #4]
 80043ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ee:	4613      	mov	r3, r2
 80043f0:	00db      	lsls	r3, r3, #3
 80043f2:	4413      	add	r3, r2
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	440b      	add	r3, r1
 80043f8:	3340      	adds	r3, #64	; 0x40
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d115      	bne.n	800442c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004400:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004402:	2b00      	cmp	r3, #0
 8004404:	da12      	bge.n	800442c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800440a:	4613      	mov	r3, r2
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	4413      	add	r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	440b      	add	r3, r1
 8004414:	333f      	adds	r3, #63	; 0x3f
 8004416:	2201      	movs	r2, #1
 8004418:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441c:	b2db      	uxtb	r3, r3
 800441e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004422:	b2db      	uxtb	r3, r3
 8004424:	4619      	mov	r1, r3
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 fae8 	bl	80049fc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800442c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442e:	3301      	adds	r3, #1
 8004430:	627b      	str	r3, [r7, #36]	; 0x24
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004438:	429a      	cmp	r2, r3
 800443a:	d3ce      	bcc.n	80043da <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	695a      	ldr	r2, [r3, #20]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800444a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4618      	mov	r0, r3
 8004452:	f004 fc25 	bl	8008ca0 <USB_ReadInterrupts>
 8004456:	4603      	mov	r3, r0
 8004458:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800445c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004460:	d155      	bne.n	800450e <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004462:	2301      	movs	r3, #1
 8004464:	627b      	str	r3, [r7, #36]	; 0x24
 8004466:	e045      	b.n	80044f4 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446a:	015a      	lsls	r2, r3, #5
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	4413      	add	r3, r2
 8004470:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800447c:	4613      	mov	r3, r2
 800447e:	00db      	lsls	r3, r3, #3
 8004480:	4413      	add	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d12e      	bne.n	80044ee <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004490:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004492:	2b00      	cmp	r3, #0
 8004494:	da2b      	bge.n	80044ee <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80044a2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d121      	bne.n	80044ee <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80044aa:	6879      	ldr	r1, [r7, #4]
 80044ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044ae:	4613      	mov	r3, r2
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	4413      	add	r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	440b      	add	r3, r1
 80044b8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80044bc:	2201      	movs	r2, #1
 80044be:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80044c0:	6a3b      	ldr	r3, [r7, #32]
 80044c2:	699b      	ldr	r3, [r3, #24]
 80044c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80044c8:	6a3b      	ldr	r3, [r7, #32]
 80044ca:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80044cc:	6a3b      	ldr	r3, [r7, #32]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10a      	bne.n	80044ee <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	69fa      	ldr	r2, [r7, #28]
 80044e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044ea:	6053      	str	r3, [r2, #4]
            break;
 80044ec:	e007      	b.n	80044fe <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f0:	3301      	adds	r3, #1
 80044f2:	627b      	str	r3, [r7, #36]	; 0x24
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d3b4      	bcc.n	8004468 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695a      	ldr	r2, [r3, #20]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800450c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4618      	mov	r0, r3
 8004514:	f004 fbc4 	bl	8008ca0 <USB_ReadInterrupts>
 8004518:	4603      	mov	r3, r0
 800451a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800451e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004522:	d10a      	bne.n	800453a <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f006 ffff 	bl	800b528 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	695a      	ldr	r2, [r3, #20]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004538:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4618      	mov	r0, r3
 8004540:	f004 fbae 	bl	8008ca0 <USB_ReadInterrupts>
 8004544:	4603      	mov	r3, r0
 8004546:	f003 0304 	and.w	r3, r3, #4
 800454a:	2b04      	cmp	r3, #4
 800454c:	d115      	bne.n	800457a <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	f003 0304 	and.w	r3, r3, #4
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f006 ffef 	bl	800b544 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	6859      	ldr	r1, [r3, #4]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	430a      	orrs	r2, r1
 8004574:	605a      	str	r2, [r3, #4]
 8004576:	e000      	b.n	800457a <HAL_PCD_IRQHandler+0x938>
      return;
 8004578:	bf00      	nop
    }
  }
}
 800457a:	3734      	adds	r7, #52	; 0x34
 800457c:	46bd      	mov	sp, r7
 800457e:	bd90      	pop	{r4, r7, pc}

08004580 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	460b      	mov	r3, r1
 800458a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004592:	2b01      	cmp	r3, #1
 8004594:	d101      	bne.n	800459a <HAL_PCD_SetAddress+0x1a>
 8004596:	2302      	movs	r3, #2
 8004598:	e013      	b.n	80045c2 <HAL_PCD_SetAddress+0x42>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	78fa      	ldrb	r2, [r7, #3]
 80045a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	78fa      	ldrb	r2, [r7, #3]
 80045b0:	4611      	mov	r1, r2
 80045b2:	4618      	mov	r0, r3
 80045b4:	f004 fb0c 	bl	8008bd0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3708      	adds	r7, #8
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b084      	sub	sp, #16
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
 80045d2:	4608      	mov	r0, r1
 80045d4:	4611      	mov	r1, r2
 80045d6:	461a      	mov	r2, r3
 80045d8:	4603      	mov	r3, r0
 80045da:	70fb      	strb	r3, [r7, #3]
 80045dc:	460b      	mov	r3, r1
 80045de:	803b      	strh	r3, [r7, #0]
 80045e0:	4613      	mov	r3, r2
 80045e2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80045e4:	2300      	movs	r3, #0
 80045e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80045e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	da0f      	bge.n	8004610 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045f0:	78fb      	ldrb	r3, [r7, #3]
 80045f2:	f003 020f 	and.w	r2, r3, #15
 80045f6:	4613      	mov	r3, r2
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	4413      	add	r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	3338      	adds	r3, #56	; 0x38
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	4413      	add	r3, r2
 8004604:	3304      	adds	r3, #4
 8004606:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2201      	movs	r2, #1
 800460c:	705a      	strb	r2, [r3, #1]
 800460e:	e00f      	b.n	8004630 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004610:	78fb      	ldrb	r3, [r7, #3]
 8004612:	f003 020f 	and.w	r2, r3, #15
 8004616:	4613      	mov	r3, r2
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	4413      	add	r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	4413      	add	r3, r2
 8004626:	3304      	adds	r3, #4
 8004628:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004630:	78fb      	ldrb	r3, [r7, #3]
 8004632:	f003 030f 	and.w	r3, r3, #15
 8004636:	b2da      	uxtb	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800463c:	883a      	ldrh	r2, [r7, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	78ba      	ldrb	r2, [r7, #2]
 8004646:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	785b      	ldrb	r3, [r3, #1]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d004      	beq.n	800465a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	b29a      	uxth	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800465a:	78bb      	ldrb	r3, [r7, #2]
 800465c:	2b02      	cmp	r3, #2
 800465e:	d102      	bne.n	8004666 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800466c:	2b01      	cmp	r3, #1
 800466e:	d101      	bne.n	8004674 <HAL_PCD_EP_Open+0xaa>
 8004670:	2302      	movs	r3, #2
 8004672:	e00e      	b.n	8004692 <HAL_PCD_EP_Open+0xc8>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68f9      	ldr	r1, [r7, #12]
 8004682:	4618      	mov	r0, r3
 8004684:	f003 fb8c 	bl	8007da0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004690:	7afb      	ldrb	r3, [r7, #11]
}
 8004692:	4618      	mov	r0, r3
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b084      	sub	sp, #16
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	460b      	mov	r3, r1
 80046a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80046a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	da0f      	bge.n	80046ce <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046ae:	78fb      	ldrb	r3, [r7, #3]
 80046b0:	f003 020f 	and.w	r2, r3, #15
 80046b4:	4613      	mov	r3, r2
 80046b6:	00db      	lsls	r3, r3, #3
 80046b8:	4413      	add	r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	3338      	adds	r3, #56	; 0x38
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	4413      	add	r3, r2
 80046c2:	3304      	adds	r3, #4
 80046c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2201      	movs	r2, #1
 80046ca:	705a      	strb	r2, [r3, #1]
 80046cc:	e00f      	b.n	80046ee <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046ce:	78fb      	ldrb	r3, [r7, #3]
 80046d0:	f003 020f 	and.w	r2, r3, #15
 80046d4:	4613      	mov	r3, r2
 80046d6:	00db      	lsls	r3, r3, #3
 80046d8:	4413      	add	r3, r2
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	4413      	add	r3, r2
 80046e4:	3304      	adds	r3, #4
 80046e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80046ee:	78fb      	ldrb	r3, [r7, #3]
 80046f0:	f003 030f 	and.w	r3, r3, #15
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004700:	2b01      	cmp	r3, #1
 8004702:	d101      	bne.n	8004708 <HAL_PCD_EP_Close+0x6e>
 8004704:	2302      	movs	r3, #2
 8004706:	e00e      	b.n	8004726 <HAL_PCD_EP_Close+0x8c>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68f9      	ldr	r1, [r7, #12]
 8004716:	4618      	mov	r0, r3
 8004718:	f003 fbca 	bl	8007eb0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004724:	2300      	movs	r3, #0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}

0800472e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800472e:	b580      	push	{r7, lr}
 8004730:	b086      	sub	sp, #24
 8004732:	af00      	add	r7, sp, #0
 8004734:	60f8      	str	r0, [r7, #12]
 8004736:	607a      	str	r2, [r7, #4]
 8004738:	603b      	str	r3, [r7, #0]
 800473a:	460b      	mov	r3, r1
 800473c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800473e:	7afb      	ldrb	r3, [r7, #11]
 8004740:	f003 020f 	and.w	r2, r3, #15
 8004744:	4613      	mov	r3, r2
 8004746:	00db      	lsls	r3, r3, #3
 8004748:	4413      	add	r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	4413      	add	r3, r2
 8004754:	3304      	adds	r3, #4
 8004756:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	683a      	ldr	r2, [r7, #0]
 8004762:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	2200      	movs	r2, #0
 8004768:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	2200      	movs	r2, #0
 800476e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004770:	7afb      	ldrb	r3, [r7, #11]
 8004772:	f003 030f 	and.w	r3, r3, #15
 8004776:	b2da      	uxtb	r2, r3
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	691b      	ldr	r3, [r3, #16]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d102      	bne.n	800478a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800478a:	7afb      	ldrb	r3, [r7, #11]
 800478c:	f003 030f 	and.w	r3, r3, #15
 8004790:	2b00      	cmp	r3, #0
 8004792:	d109      	bne.n	80047a8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6818      	ldr	r0, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	b2db      	uxtb	r3, r3
 800479e:	461a      	mov	r2, r3
 80047a0:	6979      	ldr	r1, [r7, #20]
 80047a2:	f003 fea9 	bl	80084f8 <USB_EP0StartXfer>
 80047a6:	e008      	b.n	80047ba <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6818      	ldr	r0, [r3, #0]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	461a      	mov	r2, r3
 80047b4:	6979      	ldr	r1, [r7, #20]
 80047b6:	f003 fc57 	bl	8008068 <USB_EPStartXfer>
  }

  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3718      	adds	r7, #24
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	460b      	mov	r3, r1
 80047ce:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80047d0:	78fb      	ldrb	r3, [r7, #3]
 80047d2:	f003 020f 	and.w	r2, r3, #15
 80047d6:	6879      	ldr	r1, [r7, #4]
 80047d8:	4613      	mov	r3, r2
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	4413      	add	r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80047e6:	681b      	ldr	r3, [r3, #0]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	607a      	str	r2, [r7, #4]
 80047fe:	603b      	str	r3, [r7, #0]
 8004800:	460b      	mov	r3, r1
 8004802:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004804:	7afb      	ldrb	r3, [r7, #11]
 8004806:	f003 020f 	and.w	r2, r3, #15
 800480a:	4613      	mov	r3, r2
 800480c:	00db      	lsls	r3, r3, #3
 800480e:	4413      	add	r3, r2
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	3338      	adds	r3, #56	; 0x38
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	4413      	add	r3, r2
 8004818:	3304      	adds	r3, #4
 800481a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	2200      	movs	r2, #0
 800482c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	2201      	movs	r2, #1
 8004832:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004834:	7afb      	ldrb	r3, [r7, #11]
 8004836:	f003 030f 	and.w	r3, r3, #15
 800483a:	b2da      	uxtb	r2, r3
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	691b      	ldr	r3, [r3, #16]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d102      	bne.n	800484e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800484e:	7afb      	ldrb	r3, [r7, #11]
 8004850:	f003 030f 	and.w	r3, r3, #15
 8004854:	2b00      	cmp	r3, #0
 8004856:	d109      	bne.n	800486c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6818      	ldr	r0, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	691b      	ldr	r3, [r3, #16]
 8004860:	b2db      	uxtb	r3, r3
 8004862:	461a      	mov	r2, r3
 8004864:	6979      	ldr	r1, [r7, #20]
 8004866:	f003 fe47 	bl	80084f8 <USB_EP0StartXfer>
 800486a:	e008      	b.n	800487e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6818      	ldr	r0, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	b2db      	uxtb	r3, r3
 8004876:	461a      	mov	r2, r3
 8004878:	6979      	ldr	r1, [r7, #20]
 800487a:	f003 fbf5 	bl	8008068 <USB_EPStartXfer>
  }

  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3718      	adds	r7, #24
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	460b      	mov	r3, r1
 8004892:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004894:	78fb      	ldrb	r3, [r7, #3]
 8004896:	f003 020f 	and.w	r2, r3, #15
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d901      	bls.n	80048a6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e050      	b.n	8004948 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80048a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	da0f      	bge.n	80048ce <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048ae:	78fb      	ldrb	r3, [r7, #3]
 80048b0:	f003 020f 	and.w	r2, r3, #15
 80048b4:	4613      	mov	r3, r2
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	4413      	add	r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	3338      	adds	r3, #56	; 0x38
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	4413      	add	r3, r2
 80048c2:	3304      	adds	r3, #4
 80048c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2201      	movs	r2, #1
 80048ca:	705a      	strb	r2, [r3, #1]
 80048cc:	e00d      	b.n	80048ea <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80048ce:	78fa      	ldrb	r2, [r7, #3]
 80048d0:	4613      	mov	r3, r2
 80048d2:	00db      	lsls	r3, r3, #3
 80048d4:	4413      	add	r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	4413      	add	r3, r2
 80048e0:	3304      	adds	r3, #4
 80048e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2200      	movs	r2, #0
 80048e8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2201      	movs	r2, #1
 80048ee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048f0:	78fb      	ldrb	r3, [r7, #3]
 80048f2:	f003 030f 	and.w	r3, r3, #15
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004902:	2b01      	cmp	r3, #1
 8004904:	d101      	bne.n	800490a <HAL_PCD_EP_SetStall+0x82>
 8004906:	2302      	movs	r3, #2
 8004908:	e01e      	b.n	8004948 <HAL_PCD_EP_SetStall+0xc0>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68f9      	ldr	r1, [r7, #12]
 8004918:	4618      	mov	r0, r3
 800491a:	f004 f885 	bl	8008a28 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800491e:	78fb      	ldrb	r3, [r7, #3]
 8004920:	f003 030f 	and.w	r3, r3, #15
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10a      	bne.n	800493e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6818      	ldr	r0, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	b2d9      	uxtb	r1, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004938:	461a      	mov	r2, r3
 800493a:	f004 fa75 	bl	8008e28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004946:	2300      	movs	r3, #0
}
 8004948:	4618      	mov	r0, r3
 800494a:	3710      	adds	r7, #16
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	460b      	mov	r3, r1
 800495a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800495c:	78fb      	ldrb	r3, [r7, #3]
 800495e:	f003 020f 	and.w	r2, r3, #15
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	429a      	cmp	r2, r3
 8004968:	d901      	bls.n	800496e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e042      	b.n	80049f4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800496e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004972:	2b00      	cmp	r3, #0
 8004974:	da0f      	bge.n	8004996 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004976:	78fb      	ldrb	r3, [r7, #3]
 8004978:	f003 020f 	and.w	r2, r3, #15
 800497c:	4613      	mov	r3, r2
 800497e:	00db      	lsls	r3, r3, #3
 8004980:	4413      	add	r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	3338      	adds	r3, #56	; 0x38
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	4413      	add	r3, r2
 800498a:	3304      	adds	r3, #4
 800498c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2201      	movs	r2, #1
 8004992:	705a      	strb	r2, [r3, #1]
 8004994:	e00f      	b.n	80049b6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004996:	78fb      	ldrb	r3, [r7, #3]
 8004998:	f003 020f 	and.w	r2, r3, #15
 800499c:	4613      	mov	r3, r2
 800499e:	00db      	lsls	r3, r3, #3
 80049a0:	4413      	add	r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	4413      	add	r3, r2
 80049ac:	3304      	adds	r3, #4
 80049ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049bc:	78fb      	ldrb	r3, [r7, #3]
 80049be:	f003 030f 	and.w	r3, r3, #15
 80049c2:	b2da      	uxtb	r2, r3
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d101      	bne.n	80049d6 <HAL_PCD_EP_ClrStall+0x86>
 80049d2:	2302      	movs	r3, #2
 80049d4:	e00e      	b.n	80049f4 <HAL_PCD_EP_ClrStall+0xa4>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68f9      	ldr	r1, [r7, #12]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f004 f88d 	bl	8008b04 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80049f2:	2300      	movs	r3, #0
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	460b      	mov	r3, r1
 8004a06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004a08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	da0c      	bge.n	8004a2a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a10:	78fb      	ldrb	r3, [r7, #3]
 8004a12:	f003 020f 	and.w	r2, r3, #15
 8004a16:	4613      	mov	r3, r2
 8004a18:	00db      	lsls	r3, r3, #3
 8004a1a:	4413      	add	r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	3338      	adds	r3, #56	; 0x38
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	4413      	add	r3, r2
 8004a24:	3304      	adds	r3, #4
 8004a26:	60fb      	str	r3, [r7, #12]
 8004a28:	e00c      	b.n	8004a44 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a2a:	78fb      	ldrb	r3, [r7, #3]
 8004a2c:	f003 020f 	and.w	r2, r3, #15
 8004a30:	4613      	mov	r3, r2
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	4413      	add	r3, r2
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	4413      	add	r3, r2
 8004a40:	3304      	adds	r3, #4
 8004a42:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68f9      	ldr	r1, [r7, #12]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f003 feac 	bl	80087a8 <USB_EPStopXfer>
 8004a50:	4603      	mov	r3, r0
 8004a52:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004a54:	7afb      	ldrb	r3, [r7, #11]
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b08a      	sub	sp, #40	; 0x28
 8004a62:	af02      	add	r7, sp, #8
 8004a64:	6078      	str	r0, [r7, #4]
 8004a66:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	4613      	mov	r3, r2
 8004a76:	00db      	lsls	r3, r3, #3
 8004a78:	4413      	add	r3, r2
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	3338      	adds	r3, #56	; 0x38
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	4413      	add	r3, r2
 8004a82:	3304      	adds	r3, #4
 8004a84:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6a1a      	ldr	r2, [r3, #32]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d901      	bls.n	8004a96 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e06c      	b.n	8004b70 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	699a      	ldr	r2, [r3, #24]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6a1b      	ldr	r3, [r3, #32]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	69fa      	ldr	r2, [r7, #28]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d902      	bls.n	8004ab2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	3303      	adds	r3, #3
 8004ab6:	089b      	lsrs	r3, r3, #2
 8004ab8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004aba:	e02b      	b.n	8004b14 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	699a      	ldr	r2, [r3, #24]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	69fa      	ldr	r2, [r7, #28]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d902      	bls.n	8004ad8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	3303      	adds	r3, #3
 8004adc:	089b      	lsrs	r3, r3, #2
 8004ade:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6919      	ldr	r1, [r3, #16]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	9300      	str	r3, [sp, #0]
 8004af4:	4603      	mov	r3, r0
 8004af6:	6978      	ldr	r0, [r7, #20]
 8004af8:	f003 ff00 	bl	80088fc <USB_WritePacket>

    ep->xfer_buff  += len;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	691a      	ldr	r2, [r3, #16]
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	441a      	add	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a1a      	ldr	r2, [r3, #32]
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	441a      	add	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	015a      	lsls	r2, r3, #5
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004b24:	69ba      	ldr	r2, [r7, #24]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d809      	bhi.n	8004b3e <PCD_WriteEmptyTxFifo+0xe0>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6a1a      	ldr	r2, [r3, #32]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d203      	bcs.n	8004b3e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1be      	bne.n	8004abc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	699a      	ldr	r2, [r3, #24]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d811      	bhi.n	8004b6e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	f003 030f 	and.w	r3, r3, #15
 8004b50:	2201      	movs	r2, #1
 8004b52:	fa02 f303 	lsl.w	r3, r2, r3
 8004b56:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	43db      	mvns	r3, r3
 8004b64:	6939      	ldr	r1, [r7, #16]
 8004b66:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3720      	adds	r7, #32
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b088      	sub	sp, #32
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	333c      	adds	r3, #60	; 0x3c
 8004b90:	3304      	adds	r3, #4
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	015a      	lsls	r2, r3, #5
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d17b      	bne.n	8004ca6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f003 0308 	and.w	r3, r3, #8
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d015      	beq.n	8004be4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	4a61      	ldr	r2, [pc, #388]	; (8004d40 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	f240 80b9 	bls.w	8004d34 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f000 80b3 	beq.w	8004d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	015a      	lsls	r2, r3, #5
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	4413      	add	r3, r2
 8004bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bda:	461a      	mov	r2, r3
 8004bdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004be0:	6093      	str	r3, [r2, #8]
 8004be2:	e0a7      	b.n	8004d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	f003 0320 	and.w	r3, r3, #32
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d009      	beq.n	8004c02 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	015a      	lsls	r2, r3, #5
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	2320      	movs	r3, #32
 8004bfe:	6093      	str	r3, [r2, #8]
 8004c00:	e098      	b.n	8004d34 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f040 8093 	bne.w	8004d34 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	4a4b      	ldr	r2, [pc, #300]	; (8004d40 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d90f      	bls.n	8004c36 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00a      	beq.n	8004c36 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	015a      	lsls	r2, r3, #5
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	4413      	add	r3, r2
 8004c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c32:	6093      	str	r3, [r2, #8]
 8004c34:	e07e      	b.n	8004d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	4413      	add	r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	4413      	add	r3, r2
 8004c48:	3304      	adds	r3, #4
 8004c4a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	69da      	ldr	r2, [r3, #28]
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	0159      	lsls	r1, r3, #5
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	440b      	add	r3, r1
 8004c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c62:	1ad2      	subs	r2, r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d114      	bne.n	8004c98 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	699b      	ldr	r3, [r3, #24]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d109      	bne.n	8004c8a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004c80:	461a      	mov	r2, r3
 8004c82:	2101      	movs	r1, #1
 8004c84:	f004 f8d0 	bl	8008e28 <USB_EP0_OutStart>
 8004c88:	e006      	b.n	8004c98 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	691a      	ldr	r2, [r3, #16]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6a1b      	ldr	r3, [r3, #32]
 8004c92:	441a      	add	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f006 fb88 	bl	800b3b4 <HAL_PCD_DataOutStageCallback>
 8004ca4:	e046      	b.n	8004d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	4a26      	ldr	r2, [pc, #152]	; (8004d44 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d124      	bne.n	8004cf8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00a      	beq.n	8004cce <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	015a      	lsls	r2, r3, #5
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cca:	6093      	str	r3, [r2, #8]
 8004ccc:	e032      	b.n	8004d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	f003 0320 	and.w	r3, r3, #32
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d008      	beq.n	8004cea <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	015a      	lsls	r2, r3, #5
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	2320      	movs	r3, #32
 8004ce8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	4619      	mov	r1, r3
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f006 fb5f 	bl	800b3b4 <HAL_PCD_DataOutStageCallback>
 8004cf6:	e01d      	b.n	8004d34 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d114      	bne.n	8004d28 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004cfe:	6879      	ldr	r1, [r7, #4]
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	4613      	mov	r3, r2
 8004d04:	00db      	lsls	r3, r3, #3
 8004d06:	4413      	add	r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	440b      	add	r3, r1
 8004d0c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d108      	bne.n	8004d28 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6818      	ldr	r0, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004d20:	461a      	mov	r2, r3
 8004d22:	2100      	movs	r1, #0
 8004d24:	f004 f880 	bl	8008e28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f006 fb40 	bl	800b3b4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3720      	adds	r7, #32
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	4f54300a 	.word	0x4f54300a
 8004d44:	4f54310a 	.word	0x4f54310a

08004d48 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	333c      	adds	r3, #60	; 0x3c
 8004d60:	3304      	adds	r3, #4
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	015a      	lsls	r2, r3, #5
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	4a15      	ldr	r2, [pc, #84]	; (8004dd0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d90e      	bls.n	8004d9c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d009      	beq.n	8004d9c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	015a      	lsls	r2, r3, #5
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	4413      	add	r3, r2
 8004d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d94:	461a      	mov	r2, r3
 8004d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d9a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f006 faf7 	bl	800b390 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	4a0a      	ldr	r2, [pc, #40]	; (8004dd0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d90c      	bls.n	8004dc4 <PCD_EP_OutSetupPacket_int+0x7c>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d108      	bne.n	8004dc4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6818      	ldr	r0, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	2101      	movs	r1, #1
 8004dc0:	f004 f832 	bl	8008e28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3718      	adds	r7, #24
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	4f54300a 	.word	0x4f54300a

08004dd4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	460b      	mov	r3, r1
 8004dde:	70fb      	strb	r3, [r7, #3]
 8004de0:	4613      	mov	r3, r2
 8004de2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004dec:	78fb      	ldrb	r3, [r7, #3]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d107      	bne.n	8004e02 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004df2:	883b      	ldrh	r3, [r7, #0]
 8004df4:	0419      	lsls	r1, r3, #16
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68ba      	ldr	r2, [r7, #8]
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	629a      	str	r2, [r3, #40]	; 0x28
 8004e00:	e028      	b.n	8004e54 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e08:	0c1b      	lsrs	r3, r3, #16
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004e10:	2300      	movs	r3, #0
 8004e12:	73fb      	strb	r3, [r7, #15]
 8004e14:	e00d      	b.n	8004e32 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	7bfb      	ldrb	r3, [r7, #15]
 8004e1c:	3340      	adds	r3, #64	; 0x40
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4413      	add	r3, r2
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	0c1b      	lsrs	r3, r3, #16
 8004e26:	68ba      	ldr	r2, [r7, #8]
 8004e28:	4413      	add	r3, r2
 8004e2a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004e2c:	7bfb      	ldrb	r3, [r7, #15]
 8004e2e:	3301      	adds	r3, #1
 8004e30:	73fb      	strb	r3, [r7, #15]
 8004e32:	7bfa      	ldrb	r2, [r7, #15]
 8004e34:	78fb      	ldrb	r3, [r7, #3]
 8004e36:	3b01      	subs	r3, #1
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d3ec      	bcc.n	8004e16 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004e3c:	883b      	ldrh	r3, [r7, #0]
 8004e3e:	0418      	lsls	r0, r3, #16
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6819      	ldr	r1, [r3, #0]
 8004e44:	78fb      	ldrb	r3, [r7, #3]
 8004e46:	3b01      	subs	r3, #1
 8004e48:	68ba      	ldr	r2, [r7, #8]
 8004e4a:	4302      	orrs	r2, r0
 8004e4c:	3340      	adds	r3, #64	; 0x40
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	440b      	add	r3, r1
 8004e52:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b083      	sub	sp, #12
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	887a      	ldrh	r2, [r7, #2]
 8004e74:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b086      	sub	sp, #24
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e267      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d075      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004eba:	4b88      	ldr	r3, [pc, #544]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f003 030c 	and.w	r3, r3, #12
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d00c      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ec6:	4b85      	ldr	r3, [pc, #532]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ece:	2b08      	cmp	r3, #8
 8004ed0:	d112      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ed2:	4b82      	ldr	r3, [pc, #520]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004eda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ede:	d10b      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ee0:	4b7e      	ldr	r3, [pc, #504]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d05b      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x108>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d157      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e242      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f00:	d106      	bne.n	8004f10 <HAL_RCC_OscConfig+0x74>
 8004f02:	4b76      	ldr	r3, [pc, #472]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a75      	ldr	r2, [pc, #468]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f0c:	6013      	str	r3, [r2, #0]
 8004f0e:	e01d      	b.n	8004f4c <HAL_RCC_OscConfig+0xb0>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f18:	d10c      	bne.n	8004f34 <HAL_RCC_OscConfig+0x98>
 8004f1a:	4b70      	ldr	r3, [pc, #448]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a6f      	ldr	r2, [pc, #444]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f24:	6013      	str	r3, [r2, #0]
 8004f26:	4b6d      	ldr	r3, [pc, #436]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a6c      	ldr	r2, [pc, #432]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f30:	6013      	str	r3, [r2, #0]
 8004f32:	e00b      	b.n	8004f4c <HAL_RCC_OscConfig+0xb0>
 8004f34:	4b69      	ldr	r3, [pc, #420]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a68      	ldr	r2, [pc, #416]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f3e:	6013      	str	r3, [r2, #0]
 8004f40:	4b66      	ldr	r3, [pc, #408]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a65      	ldr	r2, [pc, #404]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d013      	beq.n	8004f7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f54:	f7fe fa54 	bl	8003400 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f5c:	f7fe fa50 	bl	8003400 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b64      	cmp	r3, #100	; 0x64
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e207      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f6e:	4b5b      	ldr	r3, [pc, #364]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d0f0      	beq.n	8004f5c <HAL_RCC_OscConfig+0xc0>
 8004f7a:	e014      	b.n	8004fa6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f7c:	f7fe fa40 	bl	8003400 <HAL_GetTick>
 8004f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f84:	f7fe fa3c 	bl	8003400 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b64      	cmp	r3, #100	; 0x64
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e1f3      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f96:	4b51      	ldr	r3, [pc, #324]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1f0      	bne.n	8004f84 <HAL_RCC_OscConfig+0xe8>
 8004fa2:	e000      	b.n	8004fa6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d063      	beq.n	800507a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004fb2:	4b4a      	ldr	r3, [pc, #296]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f003 030c 	and.w	r3, r3, #12
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00b      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004fbe:	4b47      	ldr	r3, [pc, #284]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004fc6:	2b08      	cmp	r3, #8
 8004fc8:	d11c      	bne.n	8005004 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004fca:	4b44      	ldr	r3, [pc, #272]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d116      	bne.n	8005004 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fd6:	4b41      	ldr	r3, [pc, #260]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d005      	beq.n	8004fee <HAL_RCC_OscConfig+0x152>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d001      	beq.n	8004fee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e1c7      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fee:	4b3b      	ldr	r3, [pc, #236]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	4937      	ldr	r1, [pc, #220]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005002:	e03a      	b.n	800507a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d020      	beq.n	800504e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800500c:	4b34      	ldr	r3, [pc, #208]	; (80050e0 <HAL_RCC_OscConfig+0x244>)
 800500e:	2201      	movs	r2, #1
 8005010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005012:	f7fe f9f5 	bl	8003400 <HAL_GetTick>
 8005016:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005018:	e008      	b.n	800502c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800501a:	f7fe f9f1 	bl	8003400 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	2b02      	cmp	r3, #2
 8005026:	d901      	bls.n	800502c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	e1a8      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800502c:	4b2b      	ldr	r3, [pc, #172]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b00      	cmp	r3, #0
 8005036:	d0f0      	beq.n	800501a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005038:	4b28      	ldr	r3, [pc, #160]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	4925      	ldr	r1, [pc, #148]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8005048:	4313      	orrs	r3, r2
 800504a:	600b      	str	r3, [r1, #0]
 800504c:	e015      	b.n	800507a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800504e:	4b24      	ldr	r3, [pc, #144]	; (80050e0 <HAL_RCC_OscConfig+0x244>)
 8005050:	2200      	movs	r2, #0
 8005052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005054:	f7fe f9d4 	bl	8003400 <HAL_GetTick>
 8005058:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800505c:	f7fe f9d0 	bl	8003400 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b02      	cmp	r3, #2
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e187      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800506e:	4b1b      	ldr	r3, [pc, #108]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b00      	cmp	r3, #0
 8005078:	d1f0      	bne.n	800505c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0308 	and.w	r3, r3, #8
 8005082:	2b00      	cmp	r3, #0
 8005084:	d036      	beq.n	80050f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d016      	beq.n	80050bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800508e:	4b15      	ldr	r3, [pc, #84]	; (80050e4 <HAL_RCC_OscConfig+0x248>)
 8005090:	2201      	movs	r2, #1
 8005092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005094:	f7fe f9b4 	bl	8003400 <HAL_GetTick>
 8005098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800509a:	e008      	b.n	80050ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800509c:	f7fe f9b0 	bl	8003400 <HAL_GetTick>
 80050a0:	4602      	mov	r2, r0
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	1ad3      	subs	r3, r2, r3
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	d901      	bls.n	80050ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e167      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050ae:	4b0b      	ldr	r3, [pc, #44]	; (80050dc <HAL_RCC_OscConfig+0x240>)
 80050b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d0f0      	beq.n	800509c <HAL_RCC_OscConfig+0x200>
 80050ba:	e01b      	b.n	80050f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050bc:	4b09      	ldr	r3, [pc, #36]	; (80050e4 <HAL_RCC_OscConfig+0x248>)
 80050be:	2200      	movs	r2, #0
 80050c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050c2:	f7fe f99d 	bl	8003400 <HAL_GetTick>
 80050c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050c8:	e00e      	b.n	80050e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050ca:	f7fe f999 	bl	8003400 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d907      	bls.n	80050e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e150      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
 80050dc:	40023800 	.word	0x40023800
 80050e0:	42470000 	.word	0x42470000
 80050e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050e8:	4b88      	ldr	r3, [pc, #544]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80050ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1ea      	bne.n	80050ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0304 	and.w	r3, r3, #4
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	f000 8097 	beq.w	8005230 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005102:	2300      	movs	r3, #0
 8005104:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005106:	4b81      	ldr	r3, [pc, #516]	; (800530c <HAL_RCC_OscConfig+0x470>)
 8005108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10f      	bne.n	8005132 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005112:	2300      	movs	r3, #0
 8005114:	60bb      	str	r3, [r7, #8]
 8005116:	4b7d      	ldr	r3, [pc, #500]	; (800530c <HAL_RCC_OscConfig+0x470>)
 8005118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511a:	4a7c      	ldr	r2, [pc, #496]	; (800530c <HAL_RCC_OscConfig+0x470>)
 800511c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005120:	6413      	str	r3, [r2, #64]	; 0x40
 8005122:	4b7a      	ldr	r3, [pc, #488]	; (800530c <HAL_RCC_OscConfig+0x470>)
 8005124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800512a:	60bb      	str	r3, [r7, #8]
 800512c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800512e:	2301      	movs	r3, #1
 8005130:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005132:	4b77      	ldr	r3, [pc, #476]	; (8005310 <HAL_RCC_OscConfig+0x474>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800513a:	2b00      	cmp	r3, #0
 800513c:	d118      	bne.n	8005170 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800513e:	4b74      	ldr	r3, [pc, #464]	; (8005310 <HAL_RCC_OscConfig+0x474>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a73      	ldr	r2, [pc, #460]	; (8005310 <HAL_RCC_OscConfig+0x474>)
 8005144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005148:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800514a:	f7fe f959 	bl	8003400 <HAL_GetTick>
 800514e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005150:	e008      	b.n	8005164 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005152:	f7fe f955 	bl	8003400 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	2b02      	cmp	r3, #2
 800515e:	d901      	bls.n	8005164 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e10c      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005164:	4b6a      	ldr	r3, [pc, #424]	; (8005310 <HAL_RCC_OscConfig+0x474>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800516c:	2b00      	cmp	r3, #0
 800516e:	d0f0      	beq.n	8005152 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	2b01      	cmp	r3, #1
 8005176:	d106      	bne.n	8005186 <HAL_RCC_OscConfig+0x2ea>
 8005178:	4b64      	ldr	r3, [pc, #400]	; (800530c <HAL_RCC_OscConfig+0x470>)
 800517a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800517c:	4a63      	ldr	r2, [pc, #396]	; (800530c <HAL_RCC_OscConfig+0x470>)
 800517e:	f043 0301 	orr.w	r3, r3, #1
 8005182:	6713      	str	r3, [r2, #112]	; 0x70
 8005184:	e01c      	b.n	80051c0 <HAL_RCC_OscConfig+0x324>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	2b05      	cmp	r3, #5
 800518c:	d10c      	bne.n	80051a8 <HAL_RCC_OscConfig+0x30c>
 800518e:	4b5f      	ldr	r3, [pc, #380]	; (800530c <HAL_RCC_OscConfig+0x470>)
 8005190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005192:	4a5e      	ldr	r2, [pc, #376]	; (800530c <HAL_RCC_OscConfig+0x470>)
 8005194:	f043 0304 	orr.w	r3, r3, #4
 8005198:	6713      	str	r3, [r2, #112]	; 0x70
 800519a:	4b5c      	ldr	r3, [pc, #368]	; (800530c <HAL_RCC_OscConfig+0x470>)
 800519c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800519e:	4a5b      	ldr	r2, [pc, #364]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80051a0:	f043 0301 	orr.w	r3, r3, #1
 80051a4:	6713      	str	r3, [r2, #112]	; 0x70
 80051a6:	e00b      	b.n	80051c0 <HAL_RCC_OscConfig+0x324>
 80051a8:	4b58      	ldr	r3, [pc, #352]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80051aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ac:	4a57      	ldr	r2, [pc, #348]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80051ae:	f023 0301 	bic.w	r3, r3, #1
 80051b2:	6713      	str	r3, [r2, #112]	; 0x70
 80051b4:	4b55      	ldr	r3, [pc, #340]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80051b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051b8:	4a54      	ldr	r2, [pc, #336]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80051ba:	f023 0304 	bic.w	r3, r3, #4
 80051be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d015      	beq.n	80051f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051c8:	f7fe f91a 	bl	8003400 <HAL_GetTick>
 80051cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ce:	e00a      	b.n	80051e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051d0:	f7fe f916 	bl	8003400 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	f241 3288 	movw	r2, #5000	; 0x1388
 80051de:	4293      	cmp	r3, r2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e0cb      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051e6:	4b49      	ldr	r3, [pc, #292]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80051e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0ee      	beq.n	80051d0 <HAL_RCC_OscConfig+0x334>
 80051f2:	e014      	b.n	800521e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051f4:	f7fe f904 	bl	8003400 <HAL_GetTick>
 80051f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051fa:	e00a      	b.n	8005212 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051fc:	f7fe f900 	bl	8003400 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	f241 3288 	movw	r2, #5000	; 0x1388
 800520a:	4293      	cmp	r3, r2
 800520c:	d901      	bls.n	8005212 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800520e:	2303      	movs	r3, #3
 8005210:	e0b5      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005212:	4b3e      	ldr	r3, [pc, #248]	; (800530c <HAL_RCC_OscConfig+0x470>)
 8005214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d1ee      	bne.n	80051fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800521e:	7dfb      	ldrb	r3, [r7, #23]
 8005220:	2b01      	cmp	r3, #1
 8005222:	d105      	bne.n	8005230 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005224:	4b39      	ldr	r3, [pc, #228]	; (800530c <HAL_RCC_OscConfig+0x470>)
 8005226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005228:	4a38      	ldr	r2, [pc, #224]	; (800530c <HAL_RCC_OscConfig+0x470>)
 800522a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800522e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	2b00      	cmp	r3, #0
 8005236:	f000 80a1 	beq.w	800537c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800523a:	4b34      	ldr	r3, [pc, #208]	; (800530c <HAL_RCC_OscConfig+0x470>)
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	f003 030c 	and.w	r3, r3, #12
 8005242:	2b08      	cmp	r3, #8
 8005244:	d05c      	beq.n	8005300 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	2b02      	cmp	r3, #2
 800524c:	d141      	bne.n	80052d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800524e:	4b31      	ldr	r3, [pc, #196]	; (8005314 <HAL_RCC_OscConfig+0x478>)
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005254:	f7fe f8d4 	bl	8003400 <HAL_GetTick>
 8005258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800525a:	e008      	b.n	800526e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800525c:	f7fe f8d0 	bl	8003400 <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	2b02      	cmp	r3, #2
 8005268:	d901      	bls.n	800526e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e087      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800526e:	4b27      	ldr	r3, [pc, #156]	; (800530c <HAL_RCC_OscConfig+0x470>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1f0      	bne.n	800525c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	69da      	ldr	r2, [r3, #28]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a1b      	ldr	r3, [r3, #32]
 8005282:	431a      	orrs	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005288:	019b      	lsls	r3, r3, #6
 800528a:	431a      	orrs	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005290:	085b      	lsrs	r3, r3, #1
 8005292:	3b01      	subs	r3, #1
 8005294:	041b      	lsls	r3, r3, #16
 8005296:	431a      	orrs	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800529c:	061b      	lsls	r3, r3, #24
 800529e:	491b      	ldr	r1, [pc, #108]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052a4:	4b1b      	ldr	r3, [pc, #108]	; (8005314 <HAL_RCC_OscConfig+0x478>)
 80052a6:	2201      	movs	r2, #1
 80052a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052aa:	f7fe f8a9 	bl	8003400 <HAL_GetTick>
 80052ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052b2:	f7fe f8a5 	bl	8003400 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e05c      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052c4:	4b11      	ldr	r3, [pc, #68]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d0f0      	beq.n	80052b2 <HAL_RCC_OscConfig+0x416>
 80052d0:	e054      	b.n	800537c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052d2:	4b10      	ldr	r3, [pc, #64]	; (8005314 <HAL_RCC_OscConfig+0x478>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d8:	f7fe f892 	bl	8003400 <HAL_GetTick>
 80052dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052de:	e008      	b.n	80052f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052e0:	f7fe f88e 	bl	8003400 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d901      	bls.n	80052f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e045      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052f2:	4b06      	ldr	r3, [pc, #24]	; (800530c <HAL_RCC_OscConfig+0x470>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1f0      	bne.n	80052e0 <HAL_RCC_OscConfig+0x444>
 80052fe:	e03d      	b.n	800537c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d107      	bne.n	8005318 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e038      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
 800530c:	40023800 	.word	0x40023800
 8005310:	40007000 	.word	0x40007000
 8005314:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005318:	4b1b      	ldr	r3, [pc, #108]	; (8005388 <HAL_RCC_OscConfig+0x4ec>)
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d028      	beq.n	8005378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005330:	429a      	cmp	r2, r3
 8005332:	d121      	bne.n	8005378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800533e:	429a      	cmp	r2, r3
 8005340:	d11a      	bne.n	8005378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005342:	68fa      	ldr	r2, [r7, #12]
 8005344:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005348:	4013      	ands	r3, r2
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800534e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005350:	4293      	cmp	r3, r2
 8005352:	d111      	bne.n	8005378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800535e:	085b      	lsrs	r3, r3, #1
 8005360:	3b01      	subs	r3, #1
 8005362:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005364:	429a      	cmp	r2, r3
 8005366:	d107      	bne.n	8005378 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005372:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005374:	429a      	cmp	r2, r3
 8005376:	d001      	beq.n	800537c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e000      	b.n	800537e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3718      	adds	r7, #24
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	40023800 	.word	0x40023800

0800538c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d101      	bne.n	80053a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e0cc      	b.n	800553a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053a0:	4b68      	ldr	r3, [pc, #416]	; (8005544 <HAL_RCC_ClockConfig+0x1b8>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0307 	and.w	r3, r3, #7
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d90c      	bls.n	80053c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053ae:	4b65      	ldr	r3, [pc, #404]	; (8005544 <HAL_RCC_ClockConfig+0x1b8>)
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	b2d2      	uxtb	r2, r2
 80053b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053b6:	4b63      	ldr	r3, [pc, #396]	; (8005544 <HAL_RCC_ClockConfig+0x1b8>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0307 	and.w	r3, r3, #7
 80053be:	683a      	ldr	r2, [r7, #0]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d001      	beq.n	80053c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e0b8      	b.n	800553a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0302 	and.w	r3, r3, #2
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d020      	beq.n	8005416 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0304 	and.w	r3, r3, #4
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d005      	beq.n	80053ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053e0:	4b59      	ldr	r3, [pc, #356]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	4a58      	ldr	r2, [pc, #352]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 80053e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80053ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0308 	and.w	r3, r3, #8
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d005      	beq.n	8005404 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053f8:	4b53      	ldr	r3, [pc, #332]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	4a52      	ldr	r2, [pc, #328]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 80053fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005402:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005404:	4b50      	ldr	r3, [pc, #320]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	494d      	ldr	r1, [pc, #308]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 8005412:	4313      	orrs	r3, r2
 8005414:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d044      	beq.n	80054ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	2b01      	cmp	r3, #1
 8005428:	d107      	bne.n	800543a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800542a:	4b47      	ldr	r3, [pc, #284]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d119      	bne.n	800546a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e07f      	b.n	800553a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	2b02      	cmp	r3, #2
 8005440:	d003      	beq.n	800544a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005446:	2b03      	cmp	r3, #3
 8005448:	d107      	bne.n	800545a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800544a:	4b3f      	ldr	r3, [pc, #252]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d109      	bne.n	800546a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e06f      	b.n	800553a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800545a:	4b3b      	ldr	r3, [pc, #236]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e067      	b.n	800553a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800546a:	4b37      	ldr	r3, [pc, #220]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	f023 0203 	bic.w	r2, r3, #3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	4934      	ldr	r1, [pc, #208]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 8005478:	4313      	orrs	r3, r2
 800547a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800547c:	f7fd ffc0 	bl	8003400 <HAL_GetTick>
 8005480:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005482:	e00a      	b.n	800549a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005484:	f7fd ffbc 	bl	8003400 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005492:	4293      	cmp	r3, r2
 8005494:	d901      	bls.n	800549a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e04f      	b.n	800553a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800549a:	4b2b      	ldr	r3, [pc, #172]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	f003 020c 	and.w	r2, r3, #12
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d1eb      	bne.n	8005484 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054ac:	4b25      	ldr	r3, [pc, #148]	; (8005544 <HAL_RCC_ClockConfig+0x1b8>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0307 	and.w	r3, r3, #7
 80054b4:	683a      	ldr	r2, [r7, #0]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d20c      	bcs.n	80054d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054ba:	4b22      	ldr	r3, [pc, #136]	; (8005544 <HAL_RCC_ClockConfig+0x1b8>)
 80054bc:	683a      	ldr	r2, [r7, #0]
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054c2:	4b20      	ldr	r3, [pc, #128]	; (8005544 <HAL_RCC_ClockConfig+0x1b8>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0307 	and.w	r3, r3, #7
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d001      	beq.n	80054d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e032      	b.n	800553a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0304 	and.w	r3, r3, #4
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d008      	beq.n	80054f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054e0:	4b19      	ldr	r3, [pc, #100]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	4916      	ldr	r1, [pc, #88]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0308 	and.w	r3, r3, #8
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d009      	beq.n	8005512 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054fe:	4b12      	ldr	r3, [pc, #72]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	490e      	ldr	r1, [pc, #56]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 800550e:	4313      	orrs	r3, r2
 8005510:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005512:	f000 f82d 	bl	8005570 <HAL_RCC_GetSysClockFreq>
 8005516:	4602      	mov	r2, r0
 8005518:	4b0b      	ldr	r3, [pc, #44]	; (8005548 <HAL_RCC_ClockConfig+0x1bc>)
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	091b      	lsrs	r3, r3, #4
 800551e:	f003 030f 	and.w	r3, r3, #15
 8005522:	490a      	ldr	r1, [pc, #40]	; (800554c <HAL_RCC_ClockConfig+0x1c0>)
 8005524:	5ccb      	ldrb	r3, [r1, r3]
 8005526:	fa22 f303 	lsr.w	r3, r2, r3
 800552a:	4a09      	ldr	r2, [pc, #36]	; (8005550 <HAL_RCC_ClockConfig+0x1c4>)
 800552c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800552e:	4b09      	ldr	r3, [pc, #36]	; (8005554 <HAL_RCC_ClockConfig+0x1c8>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4618      	mov	r0, r3
 8005534:	f7fc ffe8 	bl	8002508 <HAL_InitTick>

  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	40023c00 	.word	0x40023c00
 8005548:	40023800 	.word	0x40023800
 800554c:	0800d634 	.word	0x0800d634
 8005550:	200000f8 	.word	0x200000f8
 8005554:	20000128 	.word	0x20000128

08005558 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005558:	b480      	push	{r7}
 800555a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800555c:	4b03      	ldr	r3, [pc, #12]	; (800556c <HAL_RCC_EnableCSS+0x14>)
 800555e:	2201      	movs	r2, #1
 8005560:	601a      	str	r2, [r3, #0]
}
 8005562:	bf00      	nop
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	4247004c 	.word	0x4247004c

08005570 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005574:	b090      	sub	sp, #64	; 0x40
 8005576:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005578:	2300      	movs	r3, #0
 800557a:	637b      	str	r3, [r7, #52]	; 0x34
 800557c:	2300      	movs	r3, #0
 800557e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005580:	2300      	movs	r3, #0
 8005582:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005584:	2300      	movs	r3, #0
 8005586:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005588:	4b59      	ldr	r3, [pc, #356]	; (80056f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f003 030c 	and.w	r3, r3, #12
 8005590:	2b08      	cmp	r3, #8
 8005592:	d00d      	beq.n	80055b0 <HAL_RCC_GetSysClockFreq+0x40>
 8005594:	2b08      	cmp	r3, #8
 8005596:	f200 80a1 	bhi.w	80056dc <HAL_RCC_GetSysClockFreq+0x16c>
 800559a:	2b00      	cmp	r3, #0
 800559c:	d002      	beq.n	80055a4 <HAL_RCC_GetSysClockFreq+0x34>
 800559e:	2b04      	cmp	r3, #4
 80055a0:	d003      	beq.n	80055aa <HAL_RCC_GetSysClockFreq+0x3a>
 80055a2:	e09b      	b.n	80056dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80055a4:	4b53      	ldr	r3, [pc, #332]	; (80056f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80055a6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80055a8:	e09b      	b.n	80056e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80055aa:	4b53      	ldr	r3, [pc, #332]	; (80056f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80055ac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80055ae:	e098      	b.n	80056e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80055b0:	4b4f      	ldr	r3, [pc, #316]	; (80056f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055b8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80055ba:	4b4d      	ldr	r3, [pc, #308]	; (80056f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d028      	beq.n	8005618 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055c6:	4b4a      	ldr	r3, [pc, #296]	; (80056f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	099b      	lsrs	r3, r3, #6
 80055cc:	2200      	movs	r2, #0
 80055ce:	623b      	str	r3, [r7, #32]
 80055d0:	627a      	str	r2, [r7, #36]	; 0x24
 80055d2:	6a3b      	ldr	r3, [r7, #32]
 80055d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80055d8:	2100      	movs	r1, #0
 80055da:	4b47      	ldr	r3, [pc, #284]	; (80056f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80055dc:	fb03 f201 	mul.w	r2, r3, r1
 80055e0:	2300      	movs	r3, #0
 80055e2:	fb00 f303 	mul.w	r3, r0, r3
 80055e6:	4413      	add	r3, r2
 80055e8:	4a43      	ldr	r2, [pc, #268]	; (80056f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80055ea:	fba0 1202 	umull	r1, r2, r0, r2
 80055ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055f0:	460a      	mov	r2, r1
 80055f2:	62ba      	str	r2, [r7, #40]	; 0x28
 80055f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055f6:	4413      	add	r3, r2
 80055f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055fc:	2200      	movs	r2, #0
 80055fe:	61bb      	str	r3, [r7, #24]
 8005600:	61fa      	str	r2, [r7, #28]
 8005602:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005606:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800560a:	f7fa fe41 	bl	8000290 <__aeabi_uldivmod>
 800560e:	4602      	mov	r2, r0
 8005610:	460b      	mov	r3, r1
 8005612:	4613      	mov	r3, r2
 8005614:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005616:	e053      	b.n	80056c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005618:	4b35      	ldr	r3, [pc, #212]	; (80056f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	099b      	lsrs	r3, r3, #6
 800561e:	2200      	movs	r2, #0
 8005620:	613b      	str	r3, [r7, #16]
 8005622:	617a      	str	r2, [r7, #20]
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800562a:	f04f 0b00 	mov.w	fp, #0
 800562e:	4652      	mov	r2, sl
 8005630:	465b      	mov	r3, fp
 8005632:	f04f 0000 	mov.w	r0, #0
 8005636:	f04f 0100 	mov.w	r1, #0
 800563a:	0159      	lsls	r1, r3, #5
 800563c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005640:	0150      	lsls	r0, r2, #5
 8005642:	4602      	mov	r2, r0
 8005644:	460b      	mov	r3, r1
 8005646:	ebb2 080a 	subs.w	r8, r2, sl
 800564a:	eb63 090b 	sbc.w	r9, r3, fp
 800564e:	f04f 0200 	mov.w	r2, #0
 8005652:	f04f 0300 	mov.w	r3, #0
 8005656:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800565a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800565e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005662:	ebb2 0408 	subs.w	r4, r2, r8
 8005666:	eb63 0509 	sbc.w	r5, r3, r9
 800566a:	f04f 0200 	mov.w	r2, #0
 800566e:	f04f 0300 	mov.w	r3, #0
 8005672:	00eb      	lsls	r3, r5, #3
 8005674:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005678:	00e2      	lsls	r2, r4, #3
 800567a:	4614      	mov	r4, r2
 800567c:	461d      	mov	r5, r3
 800567e:	eb14 030a 	adds.w	r3, r4, sl
 8005682:	603b      	str	r3, [r7, #0]
 8005684:	eb45 030b 	adc.w	r3, r5, fp
 8005688:	607b      	str	r3, [r7, #4]
 800568a:	f04f 0200 	mov.w	r2, #0
 800568e:	f04f 0300 	mov.w	r3, #0
 8005692:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005696:	4629      	mov	r1, r5
 8005698:	028b      	lsls	r3, r1, #10
 800569a:	4621      	mov	r1, r4
 800569c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80056a0:	4621      	mov	r1, r4
 80056a2:	028a      	lsls	r2, r1, #10
 80056a4:	4610      	mov	r0, r2
 80056a6:	4619      	mov	r1, r3
 80056a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056aa:	2200      	movs	r2, #0
 80056ac:	60bb      	str	r3, [r7, #8]
 80056ae:	60fa      	str	r2, [r7, #12]
 80056b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80056b4:	f7fa fdec 	bl	8000290 <__aeabi_uldivmod>
 80056b8:	4602      	mov	r2, r0
 80056ba:	460b      	mov	r3, r1
 80056bc:	4613      	mov	r3, r2
 80056be:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80056c0:	4b0b      	ldr	r3, [pc, #44]	; (80056f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	0c1b      	lsrs	r3, r3, #16
 80056c6:	f003 0303 	and.w	r3, r3, #3
 80056ca:	3301      	adds	r3, #1
 80056cc:	005b      	lsls	r3, r3, #1
 80056ce:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80056d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80056d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80056da:	e002      	b.n	80056e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056dc:	4b05      	ldr	r3, [pc, #20]	; (80056f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80056de:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80056e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3740      	adds	r7, #64	; 0x40
 80056e8:	46bd      	mov	sp, r7
 80056ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056ee:	bf00      	nop
 80056f0:	40023800 	.word	0x40023800
 80056f4:	00f42400 	.word	0x00f42400
 80056f8:	017d7840 	.word	0x017d7840

080056fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056fc:	b480      	push	{r7}
 80056fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005700:	4b03      	ldr	r3, [pc, #12]	; (8005710 <HAL_RCC_GetHCLKFreq+0x14>)
 8005702:	681b      	ldr	r3, [r3, #0]
}
 8005704:	4618      	mov	r0, r3
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	200000f8 	.word	0x200000f8

08005714 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005718:	f7ff fff0 	bl	80056fc <HAL_RCC_GetHCLKFreq>
 800571c:	4602      	mov	r2, r0
 800571e:	4b05      	ldr	r3, [pc, #20]	; (8005734 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	0b5b      	lsrs	r3, r3, #13
 8005724:	f003 0307 	and.w	r3, r3, #7
 8005728:	4903      	ldr	r1, [pc, #12]	; (8005738 <HAL_RCC_GetPCLK2Freq+0x24>)
 800572a:	5ccb      	ldrb	r3, [r1, r3]
 800572c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005730:	4618      	mov	r0, r3
 8005732:	bd80      	pop	{r7, pc}
 8005734:	40023800 	.word	0x40023800
 8005738:	0800d644 	.word	0x0800d644

0800573c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	220f      	movs	r2, #15
 800574a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800574c:	4b12      	ldr	r3, [pc, #72]	; (8005798 <HAL_RCC_GetClockConfig+0x5c>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f003 0203 	and.w	r2, r3, #3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005758:	4b0f      	ldr	r3, [pc, #60]	; (8005798 <HAL_RCC_GetClockConfig+0x5c>)
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005764:	4b0c      	ldr	r3, [pc, #48]	; (8005798 <HAL_RCC_GetClockConfig+0x5c>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005770:	4b09      	ldr	r3, [pc, #36]	; (8005798 <HAL_RCC_GetClockConfig+0x5c>)
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	08db      	lsrs	r3, r3, #3
 8005776:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800577e:	4b07      	ldr	r3, [pc, #28]	; (800579c <HAL_RCC_GetClockConfig+0x60>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0207 	and.w	r2, r3, #7
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	601a      	str	r2, [r3, #0]
}
 800578a:	bf00      	nop
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	40023800 	.word	0x40023800
 800579c:	40023c00 	.word	0x40023c00

080057a0 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80057a4:	4b06      	ldr	r3, [pc, #24]	; (80057c0 <HAL_RCC_NMI_IRQHandler+0x20>)
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ac:	2b80      	cmp	r3, #128	; 0x80
 80057ae:	d104      	bne.n	80057ba <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80057b0:	f000 f80a 	bl	80057c8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80057b4:	4b03      	ldr	r3, [pc, #12]	; (80057c4 <HAL_RCC_NMI_IRQHandler+0x24>)
 80057b6:	2280      	movs	r2, #128	; 0x80
 80057b8:	701a      	strb	r2, [r3, #0]
  }
}
 80057ba:	bf00      	nop
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	40023800 	.word	0x40023800
 80057c4:	4002380e 	.word	0x4002380e

080057c8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80057cc:	bf00      	nop
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b082      	sub	sp, #8
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e07b      	b.n	80058e0 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d108      	bne.n	8005802 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057f8:	d009      	beq.n	800580e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	61da      	str	r2, [r3, #28]
 8005800:	e005      	b.n	800580e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b00      	cmp	r3, #0
 800581e:	d106      	bne.n	800582e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f7fc fe1d 	bl	8002468 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2202      	movs	r2, #2
 8005832:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005844:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005856:	431a      	orrs	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005860:	431a      	orrs	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f003 0302 	and.w	r3, r3, #2
 800586a:	431a      	orrs	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	f003 0301 	and.w	r3, r3, #1
 8005874:	431a      	orrs	r2, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800587e:	431a      	orrs	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	69db      	ldr	r3, [r3, #28]
 8005884:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005888:	431a      	orrs	r2, r3
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005892:	ea42 0103 	orr.w	r1, r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800589a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	430a      	orrs	r2, r1
 80058a4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	699b      	ldr	r3, [r3, #24]
 80058aa:	0c1b      	lsrs	r3, r3, #16
 80058ac:	f003 0104 	and.w	r1, r3, #4
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b4:	f003 0210 	and.w	r2, r3, #16
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	430a      	orrs	r2, r1
 80058be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	69da      	ldr	r2, [r3, #28]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2201      	movs	r2, #1
 80058da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3708      	adds	r7, #8
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b088      	sub	sp, #32
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	603b      	str	r3, [r7, #0]
 80058f4:	4613      	mov	r3, r2
 80058f6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058f8:	2300      	movs	r3, #0
 80058fa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005902:	2b01      	cmp	r3, #1
 8005904:	d101      	bne.n	800590a <HAL_SPI_Transmit+0x22>
 8005906:	2302      	movs	r3, #2
 8005908:	e126      	b.n	8005b58 <HAL_SPI_Transmit+0x270>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005912:	f7fd fd75 	bl	8003400 <HAL_GetTick>
 8005916:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005918:	88fb      	ldrh	r3, [r7, #6]
 800591a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b01      	cmp	r3, #1
 8005926:	d002      	beq.n	800592e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005928:	2302      	movs	r3, #2
 800592a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800592c:	e10b      	b.n	8005b46 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d002      	beq.n	800593a <HAL_SPI_Transmit+0x52>
 8005934:	88fb      	ldrh	r3, [r7, #6]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d102      	bne.n	8005940 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800593e:	e102      	b.n	8005b46 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2203      	movs	r2, #3
 8005944:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	68ba      	ldr	r2, [r7, #8]
 8005952:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	88fa      	ldrh	r2, [r7, #6]
 8005958:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	88fa      	ldrh	r2, [r7, #6]
 800595e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005986:	d10f      	bne.n	80059a8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005996:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059a6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b2:	2b40      	cmp	r3, #64	; 0x40
 80059b4:	d007      	beq.n	80059c6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059ce:	d14b      	bne.n	8005a68 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d002      	beq.n	80059de <HAL_SPI_Transmit+0xf6>
 80059d8:	8afb      	ldrh	r3, [r7, #22]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d13e      	bne.n	8005a5c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059e2:	881a      	ldrh	r2, [r3, #0]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ee:	1c9a      	adds	r2, r3, #2
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	3b01      	subs	r3, #1
 80059fc:	b29a      	uxth	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a02:	e02b      	b.n	8005a5c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d112      	bne.n	8005a38 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a16:	881a      	ldrh	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a22:	1c9a      	adds	r2, r3, #2
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	b29a      	uxth	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	86da      	strh	r2, [r3, #54]	; 0x36
 8005a36:	e011      	b.n	8005a5c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a38:	f7fd fce2 	bl	8003400 <HAL_GetTick>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	683a      	ldr	r2, [r7, #0]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d803      	bhi.n	8005a50 <HAL_SPI_Transmit+0x168>
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4e:	d102      	bne.n	8005a56 <HAL_SPI_Transmit+0x16e>
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d102      	bne.n	8005a5c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a5a:	e074      	b.n	8005b46 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1ce      	bne.n	8005a04 <HAL_SPI_Transmit+0x11c>
 8005a66:	e04c      	b.n	8005b02 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d002      	beq.n	8005a76 <HAL_SPI_Transmit+0x18e>
 8005a70:	8afb      	ldrh	r3, [r7, #22]
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d140      	bne.n	8005af8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	330c      	adds	r3, #12
 8005a80:	7812      	ldrb	r2, [r2, #0]
 8005a82:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a88:	1c5a      	adds	r2, r3, #1
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	3b01      	subs	r3, #1
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005a9c:	e02c      	b.n	8005af8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d113      	bne.n	8005ad4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	330c      	adds	r3, #12
 8005ab6:	7812      	ldrb	r2, [r2, #0]
 8005ab8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005abe:	1c5a      	adds	r2, r3, #1
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	3b01      	subs	r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	86da      	strh	r2, [r3, #54]	; 0x36
 8005ad2:	e011      	b.n	8005af8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ad4:	f7fd fc94 	bl	8003400 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	683a      	ldr	r2, [r7, #0]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d803      	bhi.n	8005aec <HAL_SPI_Transmit+0x204>
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aea:	d102      	bne.n	8005af2 <HAL_SPI_Transmit+0x20a>
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d102      	bne.n	8005af8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005af6:	e026      	b.n	8005b46 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1cd      	bne.n	8005a9e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	6839      	ldr	r1, [r7, #0]
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 fcde 	bl	80064c8 <SPI_EndRxTxTransaction>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d002      	beq.n	8005b18 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2220      	movs	r2, #32
 8005b16:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d10a      	bne.n	8005b36 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b20:	2300      	movs	r3, #0
 8005b22:	613b      	str	r3, [r7, #16]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	613b      	str	r3, [r7, #16]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	613b      	str	r3, [r7, #16]
 8005b34:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	77fb      	strb	r3, [r7, #31]
 8005b42:	e000      	b.n	8005b46 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005b44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b56:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3720      	adds	r7, #32
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b088      	sub	sp, #32
 8005b64:	af02      	add	r7, sp, #8
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	603b      	str	r3, [r7, #0]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b70:	2300      	movs	r3, #0
 8005b72:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b7c:	d112      	bne.n	8005ba4 <HAL_SPI_Receive+0x44>
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10e      	bne.n	8005ba4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2204      	movs	r2, #4
 8005b8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005b8e:	88fa      	ldrh	r2, [r7, #6]
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	9300      	str	r3, [sp, #0]
 8005b94:	4613      	mov	r3, r2
 8005b96:	68ba      	ldr	r2, [r7, #8]
 8005b98:	68b9      	ldr	r1, [r7, #8]
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f000 f8f1 	bl	8005d82 <HAL_SPI_TransmitReceive>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	e0ea      	b.n	8005d7a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d101      	bne.n	8005bb2 <HAL_SPI_Receive+0x52>
 8005bae:	2302      	movs	r3, #2
 8005bb0:	e0e3      	b.n	8005d7a <HAL_SPI_Receive+0x21a>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bba:	f7fd fc21 	bl	8003400 <HAL_GetTick>
 8005bbe:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d002      	beq.n	8005bd2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005bcc:	2302      	movs	r3, #2
 8005bce:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005bd0:	e0ca      	b.n	8005d68 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d002      	beq.n	8005bde <HAL_SPI_Receive+0x7e>
 8005bd8:	88fb      	ldrh	r3, [r7, #6]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d102      	bne.n	8005be4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005be2:	e0c1      	b.n	8005d68 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2204      	movs	r2, #4
 8005be8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	68ba      	ldr	r2, [r7, #8]
 8005bf6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	88fa      	ldrh	r2, [r7, #6]
 8005bfc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	88fa      	ldrh	r2, [r7, #6]
 8005c02:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c2a:	d10f      	bne.n	8005c4c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c3a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005c4a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c56:	2b40      	cmp	r3, #64	; 0x40
 8005c58:	d007      	beq.n	8005c6a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c68:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d162      	bne.n	8005d38 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005c72:	e02e      	b.n	8005cd2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	f003 0301 	and.w	r3, r3, #1
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d115      	bne.n	8005cae <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f103 020c 	add.w	r2, r3, #12
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c8e:	7812      	ldrb	r2, [r2, #0]
 8005c90:	b2d2      	uxtb	r2, r2
 8005c92:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c98:	1c5a      	adds	r2, r3, #1
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cac:	e011      	b.n	8005cd2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cae:	f7fd fba7 	bl	8003400 <HAL_GetTick>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d803      	bhi.n	8005cc6 <HAL_SPI_Receive+0x166>
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc4:	d102      	bne.n	8005ccc <HAL_SPI_Receive+0x16c>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d102      	bne.n	8005cd2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005cd0:	e04a      	b.n	8005d68 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d1cb      	bne.n	8005c74 <HAL_SPI_Receive+0x114>
 8005cdc:	e031      	b.n	8005d42 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f003 0301 	and.w	r3, r3, #1
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d113      	bne.n	8005d14 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68da      	ldr	r2, [r3, #12]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf6:	b292      	uxth	r2, r2
 8005cf8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfe:	1c9a      	adds	r2, r3, #2
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d12:	e011      	b.n	8005d38 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d14:	f7fd fb74 	bl	8003400 <HAL_GetTick>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d803      	bhi.n	8005d2c <HAL_SPI_Receive+0x1cc>
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d2a:	d102      	bne.n	8005d32 <HAL_SPI_Receive+0x1d2>
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d102      	bne.n	8005d38 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005d36:	e017      	b.n	8005d68 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1cd      	bne.n	8005cde <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	6839      	ldr	r1, [r7, #0]
 8005d46:	68f8      	ldr	r0, [r7, #12]
 8005d48:	f000 fb58 	bl	80063fc <SPI_EndRxTransaction>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d002      	beq.n	8005d58 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2220      	movs	r2, #32
 8005d56:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d002      	beq.n	8005d66 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	75fb      	strb	r3, [r7, #23]
 8005d64:	e000      	b.n	8005d68 <HAL_SPI_Receive+0x208>
  }

error :
 8005d66:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d78:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3718      	adds	r7, #24
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}

08005d82 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005d82:	b580      	push	{r7, lr}
 8005d84:	b08c      	sub	sp, #48	; 0x30
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	60f8      	str	r0, [r7, #12]
 8005d8a:	60b9      	str	r1, [r7, #8]
 8005d8c:	607a      	str	r2, [r7, #4]
 8005d8e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d90:	2301      	movs	r3, #1
 8005d92:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005d94:	2300      	movs	r3, #0
 8005d96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d101      	bne.n	8005da8 <HAL_SPI_TransmitReceive+0x26>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e18a      	b.n	80060be <HAL_SPI_TransmitReceive+0x33c>
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005db0:	f7fd fb26 	bl	8003400 <HAL_GetTick>
 8005db4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005dbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005dc6:	887b      	ldrh	r3, [r7, #2]
 8005dc8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005dca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d00f      	beq.n	8005df2 <HAL_SPI_TransmitReceive+0x70>
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dd8:	d107      	bne.n	8005dea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d103      	bne.n	8005dea <HAL_SPI_TransmitReceive+0x68>
 8005de2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005de6:	2b04      	cmp	r3, #4
 8005de8:	d003      	beq.n	8005df2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005dea:	2302      	movs	r3, #2
 8005dec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005df0:	e15b      	b.n	80060aa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d005      	beq.n	8005e04 <HAL_SPI_TransmitReceive+0x82>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d002      	beq.n	8005e04 <HAL_SPI_TransmitReceive+0x82>
 8005dfe:	887b      	ldrh	r3, [r7, #2]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d103      	bne.n	8005e0c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005e0a:	e14e      	b.n	80060aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b04      	cmp	r3, #4
 8005e16:	d003      	beq.n	8005e20 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2205      	movs	r2, #5
 8005e1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	887a      	ldrh	r2, [r7, #2]
 8005e30:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	887a      	ldrh	r2, [r7, #2]
 8005e36:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	68ba      	ldr	r2, [r7, #8]
 8005e3c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	887a      	ldrh	r2, [r7, #2]
 8005e42:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	887a      	ldrh	r2, [r7, #2]
 8005e48:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e60:	2b40      	cmp	r3, #64	; 0x40
 8005e62:	d007      	beq.n	8005e74 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e7c:	d178      	bne.n	8005f70 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d002      	beq.n	8005e8c <HAL_SPI_TransmitReceive+0x10a>
 8005e86:	8b7b      	ldrh	r3, [r7, #26]
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d166      	bne.n	8005f5a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e90:	881a      	ldrh	r2, [r3, #0]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e9c:	1c9a      	adds	r2, r3, #2
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eb0:	e053      	b.n	8005f5a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f003 0302 	and.w	r3, r3, #2
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d11b      	bne.n	8005ef8 <HAL_SPI_TransmitReceive+0x176>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d016      	beq.n	8005ef8 <HAL_SPI_TransmitReceive+0x176>
 8005eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d113      	bne.n	8005ef8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ed4:	881a      	ldrh	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee0:	1c9a      	adds	r2, r3, #2
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	3b01      	subs	r3, #1
 8005eee:	b29a      	uxth	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 0301 	and.w	r3, r3, #1
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d119      	bne.n	8005f3a <HAL_SPI_TransmitReceive+0x1b8>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d014      	beq.n	8005f3a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68da      	ldr	r2, [r3, #12]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1a:	b292      	uxth	r2, r2
 8005f1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f22:	1c9a      	adds	r2, r3, #2
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f36:	2301      	movs	r3, #1
 8005f38:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005f3a:	f7fd fa61 	bl	8003400 <HAL_GetTick>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d807      	bhi.n	8005f5a <HAL_SPI_TransmitReceive+0x1d8>
 8005f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f50:	d003      	beq.n	8005f5a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005f58:	e0a7      	b.n	80060aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1a6      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x130>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1a1      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x130>
 8005f6e:	e07c      	b.n	800606a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d002      	beq.n	8005f7e <HAL_SPI_TransmitReceive+0x1fc>
 8005f78:	8b7b      	ldrh	r3, [r7, #26]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d16b      	bne.n	8006056 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	330c      	adds	r3, #12
 8005f88:	7812      	ldrb	r2, [r2, #0]
 8005f8a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f90:	1c5a      	adds	r2, r3, #1
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	b29a      	uxth	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fa4:	e057      	b.n	8006056 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f003 0302 	and.w	r3, r3, #2
 8005fb0:	2b02      	cmp	r3, #2
 8005fb2:	d11c      	bne.n	8005fee <HAL_SPI_TransmitReceive+0x26c>
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d017      	beq.n	8005fee <HAL_SPI_TransmitReceive+0x26c>
 8005fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d114      	bne.n	8005fee <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	330c      	adds	r3, #12
 8005fce:	7812      	ldrb	r2, [r2, #0]
 8005fd0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd6:	1c5a      	adds	r2, r3, #1
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	b29a      	uxth	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f003 0301 	and.w	r3, r3, #1
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d119      	bne.n	8006030 <HAL_SPI_TransmitReceive+0x2ae>
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006000:	b29b      	uxth	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d014      	beq.n	8006030 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	68da      	ldr	r2, [r3, #12]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006010:	b2d2      	uxtb	r2, r2
 8006012:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006018:	1c5a      	adds	r2, r3, #1
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006022:	b29b      	uxth	r3, r3
 8006024:	3b01      	subs	r3, #1
 8006026:	b29a      	uxth	r2, r3
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800602c:	2301      	movs	r3, #1
 800602e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006030:	f7fd f9e6 	bl	8003400 <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800603c:	429a      	cmp	r2, r3
 800603e:	d803      	bhi.n	8006048 <HAL_SPI_TransmitReceive+0x2c6>
 8006040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006046:	d102      	bne.n	800604e <HAL_SPI_TransmitReceive+0x2cc>
 8006048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800604a:	2b00      	cmp	r3, #0
 800604c:	d103      	bne.n	8006056 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006054:	e029      	b.n	80060aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800605a:	b29b      	uxth	r3, r3
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1a2      	bne.n	8005fa6 <HAL_SPI_TransmitReceive+0x224>
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006064:	b29b      	uxth	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d19d      	bne.n	8005fa6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800606a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800606c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f000 fa2a 	bl	80064c8 <SPI_EndRxTxTransaction>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d006      	beq.n	8006088 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2220      	movs	r2, #32
 8006084:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006086:	e010      	b.n	80060aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10b      	bne.n	80060a8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006090:	2300      	movs	r3, #0
 8006092:	617b      	str	r3, [r7, #20]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	617b      	str	r3, [r7, #20]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	617b      	str	r3, [r7, #20]
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	e000      	b.n	80060aa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80060a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80060ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3730      	adds	r7, #48	; 0x30
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
	...

080060c8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b088      	sub	sp, #32
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10e      	bne.n	8006108 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d009      	beq.n	8006108 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d004      	beq.n	8006108 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	4798      	blx	r3
    return;
 8006106:	e0ce      	b.n	80062a6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b00      	cmp	r3, #0
 8006110:	d009      	beq.n	8006126 <HAL_SPI_IRQHandler+0x5e>
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006118:	2b00      	cmp	r3, #0
 800611a:	d004      	beq.n	8006126 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	4798      	blx	r3
    return;
 8006124:	e0bf      	b.n	80062a6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	f003 0320 	and.w	r3, r3, #32
 800612c:	2b00      	cmp	r3, #0
 800612e:	d10a      	bne.n	8006146 <HAL_SPI_IRQHandler+0x7e>
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006136:	2b00      	cmp	r3, #0
 8006138:	d105      	bne.n	8006146 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006140:	2b00      	cmp	r3, #0
 8006142:	f000 80b0 	beq.w	80062a6 <HAL_SPI_IRQHandler+0x1de>
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	f003 0320 	and.w	r3, r3, #32
 800614c:	2b00      	cmp	r3, #0
 800614e:	f000 80aa 	beq.w	80062a6 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006158:	2b00      	cmp	r3, #0
 800615a:	d023      	beq.n	80061a4 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006162:	b2db      	uxtb	r3, r3
 8006164:	2b03      	cmp	r3, #3
 8006166:	d011      	beq.n	800618c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800616c:	f043 0204 	orr.w	r2, r3, #4
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006174:	2300      	movs	r3, #0
 8006176:	617b      	str	r3, [r7, #20]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	e00b      	b.n	80061a4 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800618c:	2300      	movs	r3, #0
 800618e:	613b      	str	r3, [r7, #16]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	613b      	str	r3, [r7, #16]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	613b      	str	r3, [r7, #16]
 80061a0:	693b      	ldr	r3, [r7, #16]
        return;
 80061a2:	e080      	b.n	80062a6 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	f003 0320 	and.w	r3, r3, #32
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d014      	beq.n	80061d8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b2:	f043 0201 	orr.w	r2, r3, #1
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80061ba:	2300      	movs	r3, #0
 80061bc:	60fb      	str	r3, [r7, #12]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	60fb      	str	r3, [r7, #12]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061d4:	601a      	str	r2, [r3, #0]
 80061d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d00c      	beq.n	80061fc <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e6:	f043 0208 	orr.w	r2, r3, #8
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80061ee:	2300      	movs	r3, #0
 80061f0:	60bb      	str	r3, [r7, #8]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	60bb      	str	r3, [r7, #8]
 80061fa:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006200:	2b00      	cmp	r3, #0
 8006202:	d04f      	beq.n	80062a4 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006212:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	f003 0302 	and.w	r3, r3, #2
 8006222:	2b00      	cmp	r3, #0
 8006224:	d104      	bne.n	8006230 <HAL_SPI_IRQHandler+0x168>
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	f003 0301 	and.w	r3, r3, #1
 800622c:	2b00      	cmp	r3, #0
 800622e:	d034      	beq.n	800629a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	685a      	ldr	r2, [r3, #4]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f022 0203 	bic.w	r2, r2, #3
 800623e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006244:	2b00      	cmp	r3, #0
 8006246:	d011      	beq.n	800626c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800624c:	4a17      	ldr	r2, [pc, #92]	; (80062ac <HAL_SPI_IRQHandler+0x1e4>)
 800624e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006254:	4618      	mov	r0, r3
 8006256:	f7fd f9e5 	bl	8003624 <HAL_DMA_Abort_IT>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d005      	beq.n	800626c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006264:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006270:	2b00      	cmp	r3, #0
 8006272:	d016      	beq.n	80062a2 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006278:	4a0c      	ldr	r2, [pc, #48]	; (80062ac <HAL_SPI_IRQHandler+0x1e4>)
 800627a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006280:	4618      	mov	r0, r3
 8006282:	f7fd f9cf 	bl	8003624 <HAL_DMA_Abort_IT>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00a      	beq.n	80062a2 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006290:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006298:	e003      	b.n	80062a2 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 f808 	bl	80062b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80062a0:	e000      	b.n	80062a4 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80062a2:	bf00      	nop
    return;
 80062a4:	bf00      	nop
  }
}
 80062a6:	3720      	adds	r7, #32
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	080062c5 	.word	0x080062c5

080062b0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f7ff ffe6 	bl	80062b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062e4:	bf00      	nop
 80062e6:	3710      	adds	r7, #16
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b088      	sub	sp, #32
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	603b      	str	r3, [r7, #0]
 80062f8:	4613      	mov	r3, r2
 80062fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80062fc:	f7fd f880 	bl	8003400 <HAL_GetTick>
 8006300:	4602      	mov	r2, r0
 8006302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006304:	1a9b      	subs	r3, r3, r2
 8006306:	683a      	ldr	r2, [r7, #0]
 8006308:	4413      	add	r3, r2
 800630a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800630c:	f7fd f878 	bl	8003400 <HAL_GetTick>
 8006310:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006312:	4b39      	ldr	r3, [pc, #228]	; (80063f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	015b      	lsls	r3, r3, #5
 8006318:	0d1b      	lsrs	r3, r3, #20
 800631a:	69fa      	ldr	r2, [r7, #28]
 800631c:	fb02 f303 	mul.w	r3, r2, r3
 8006320:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006322:	e054      	b.n	80063ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632a:	d050      	beq.n	80063ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800632c:	f7fd f868 	bl	8003400 <HAL_GetTick>
 8006330:	4602      	mov	r2, r0
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	69fa      	ldr	r2, [r7, #28]
 8006338:	429a      	cmp	r2, r3
 800633a:	d902      	bls.n	8006342 <SPI_WaitFlagStateUntilTimeout+0x56>
 800633c:	69fb      	ldr	r3, [r7, #28]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d13d      	bne.n	80063be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	685a      	ldr	r2, [r3, #4]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006350:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800635a:	d111      	bne.n	8006380 <SPI_WaitFlagStateUntilTimeout+0x94>
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006364:	d004      	beq.n	8006370 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800636e:	d107      	bne.n	8006380 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800637e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006384:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006388:	d10f      	bne.n	80063aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006398:	601a      	str	r2, [r3, #0]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80063ba:	2303      	movs	r3, #3
 80063bc:	e017      	b.n	80063ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d101      	bne.n	80063c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80063c4:	2300      	movs	r3, #0
 80063c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	3b01      	subs	r3, #1
 80063cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	689a      	ldr	r2, [r3, #8]
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	4013      	ands	r3, r2
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	429a      	cmp	r2, r3
 80063dc:	bf0c      	ite	eq
 80063de:	2301      	moveq	r3, #1
 80063e0:	2300      	movne	r3, #0
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	461a      	mov	r2, r3
 80063e6:	79fb      	ldrb	r3, [r7, #7]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d19b      	bne.n	8006324 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3720      	adds	r7, #32
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	200000f8 	.word	0x200000f8

080063fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af02      	add	r7, sp, #8
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006410:	d111      	bne.n	8006436 <SPI_EndRxTransaction+0x3a>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800641a:	d004      	beq.n	8006426 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006424:	d107      	bne.n	8006436 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006434:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800643e:	d12a      	bne.n	8006496 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006448:	d012      	beq.n	8006470 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	9300      	str	r3, [sp, #0]
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	2200      	movs	r2, #0
 8006452:	2180      	movs	r1, #128	; 0x80
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f7ff ff49 	bl	80062ec <SPI_WaitFlagStateUntilTimeout>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d02d      	beq.n	80064bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006464:	f043 0220 	orr.w	r2, r3, #32
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e026      	b.n	80064be <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	2200      	movs	r2, #0
 8006478:	2101      	movs	r1, #1
 800647a:	68f8      	ldr	r0, [r7, #12]
 800647c:	f7ff ff36 	bl	80062ec <SPI_WaitFlagStateUntilTimeout>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d01a      	beq.n	80064bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800648a:	f043 0220 	orr.w	r2, r3, #32
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e013      	b.n	80064be <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	2200      	movs	r2, #0
 800649e:	2101      	movs	r1, #1
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f7ff ff23 	bl	80062ec <SPI_WaitFlagStateUntilTimeout>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d007      	beq.n	80064bc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b0:	f043 0220 	orr.w	r2, r3, #32
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e000      	b.n	80064be <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3710      	adds	r7, #16
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
	...

080064c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b088      	sub	sp, #32
 80064cc:	af02      	add	r7, sp, #8
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	60b9      	str	r1, [r7, #8]
 80064d2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80064d4:	4b1b      	ldr	r3, [pc, #108]	; (8006544 <SPI_EndRxTxTransaction+0x7c>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a1b      	ldr	r2, [pc, #108]	; (8006548 <SPI_EndRxTxTransaction+0x80>)
 80064da:	fba2 2303 	umull	r2, r3, r2, r3
 80064de:	0d5b      	lsrs	r3, r3, #21
 80064e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80064e4:	fb02 f303 	mul.w	r3, r2, r3
 80064e8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064f2:	d112      	bne.n	800651a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	9300      	str	r3, [sp, #0]
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	2200      	movs	r2, #0
 80064fc:	2180      	movs	r1, #128	; 0x80
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f7ff fef4 	bl	80062ec <SPI_WaitFlagStateUntilTimeout>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d016      	beq.n	8006538 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800650e:	f043 0220 	orr.w	r2, r3, #32
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e00f      	b.n	800653a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d00a      	beq.n	8006536 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	3b01      	subs	r3, #1
 8006524:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006530:	2b80      	cmp	r3, #128	; 0x80
 8006532:	d0f2      	beq.n	800651a <SPI_EndRxTxTransaction+0x52>
 8006534:	e000      	b.n	8006538 <SPI_EndRxTxTransaction+0x70>
        break;
 8006536:	bf00      	nop
  }

  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3718      	adds	r7, #24
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	200000f8 	.word	0x200000f8
 8006548:	165e9f81 	.word	0x165e9f81

0800654c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b082      	sub	sp, #8
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e041      	b.n	80065e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d106      	bne.n	8006578 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 f839 	bl	80065ea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2202      	movs	r2, #2
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	3304      	adds	r3, #4
 8006588:	4619      	mov	r1, r3
 800658a:	4610      	mov	r0, r2
 800658c:	f000 f9ca 	bl	8006924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3708      	adds	r7, #8
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b083      	sub	sp, #12
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80065f2:	bf00      	nop
 80065f4:	370c      	adds	r7, #12
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
	...

08006600 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800660e:	b2db      	uxtb	r3, r3
 8006610:	2b01      	cmp	r3, #1
 8006612:	d001      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e044      	b.n	80066a2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2202      	movs	r2, #2
 800661c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68da      	ldr	r2, [r3, #12]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f042 0201 	orr.w	r2, r2, #1
 800662e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a1e      	ldr	r2, [pc, #120]	; (80066b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d018      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006642:	d013      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a1a      	ldr	r2, [pc, #104]	; (80066b4 <HAL_TIM_Base_Start_IT+0xb4>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d00e      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a19      	ldr	r2, [pc, #100]	; (80066b8 <HAL_TIM_Base_Start_IT+0xb8>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d009      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a17      	ldr	r2, [pc, #92]	; (80066bc <HAL_TIM_Base_Start_IT+0xbc>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d004      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a16      	ldr	r2, [pc, #88]	; (80066c0 <HAL_TIM_Base_Start_IT+0xc0>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d111      	bne.n	8006690 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	f003 0307 	and.w	r3, r3, #7
 8006676:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2b06      	cmp	r3, #6
 800667c:	d010      	beq.n	80066a0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f042 0201 	orr.w	r2, r2, #1
 800668c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800668e:	e007      	b.n	80066a0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f042 0201 	orr.w	r2, r2, #1
 800669e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3714      	adds	r7, #20
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	40010000 	.word	0x40010000
 80066b4:	40000400 	.word	0x40000400
 80066b8:	40000800 	.word	0x40000800
 80066bc:	40000c00 	.word	0x40000c00
 80066c0:	40014000 	.word	0x40014000

080066c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	f003 0302 	and.w	r3, r3, #2
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d122      	bne.n	8006720 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	f003 0302 	and.w	r3, r3, #2
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d11b      	bne.n	8006720 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f06f 0202 	mvn.w	r2, #2
 80066f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2201      	movs	r2, #1
 80066f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	f003 0303 	and.w	r3, r3, #3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d003      	beq.n	800670e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 f8ee 	bl	80068e8 <HAL_TIM_IC_CaptureCallback>
 800670c:	e005      	b.n	800671a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 f8e0 	bl	80068d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f000 f8f1 	bl	80068fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	f003 0304 	and.w	r3, r3, #4
 800672a:	2b04      	cmp	r3, #4
 800672c:	d122      	bne.n	8006774 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	f003 0304 	and.w	r3, r3, #4
 8006738:	2b04      	cmp	r3, #4
 800673a:	d11b      	bne.n	8006774 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f06f 0204 	mvn.w	r2, #4
 8006744:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2202      	movs	r2, #2
 800674a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006756:	2b00      	cmp	r3, #0
 8006758:	d003      	beq.n	8006762 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 f8c4 	bl	80068e8 <HAL_TIM_IC_CaptureCallback>
 8006760:	e005      	b.n	800676e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 f8b6 	bl	80068d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f8c7 	bl	80068fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	f003 0308 	and.w	r3, r3, #8
 800677e:	2b08      	cmp	r3, #8
 8006780:	d122      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	f003 0308 	and.w	r3, r3, #8
 800678c:	2b08      	cmp	r3, #8
 800678e:	d11b      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f06f 0208 	mvn.w	r2, #8
 8006798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2204      	movs	r2, #4
 800679e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	69db      	ldr	r3, [r3, #28]
 80067a6:	f003 0303 	and.w	r3, r3, #3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 f89a 	bl	80068e8 <HAL_TIM_IC_CaptureCallback>
 80067b4:	e005      	b.n	80067c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 f88c 	bl	80068d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 f89d 	bl	80068fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f003 0310 	and.w	r3, r3, #16
 80067d2:	2b10      	cmp	r3, #16
 80067d4:	d122      	bne.n	800681c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f003 0310 	and.w	r3, r3, #16
 80067e0:	2b10      	cmp	r3, #16
 80067e2:	d11b      	bne.n	800681c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f06f 0210 	mvn.w	r2, #16
 80067ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2208      	movs	r2, #8
 80067f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	69db      	ldr	r3, [r3, #28]
 80067fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d003      	beq.n	800680a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 f870 	bl	80068e8 <HAL_TIM_IC_CaptureCallback>
 8006808:	e005      	b.n	8006816 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 f862 	bl	80068d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 f873 	bl	80068fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	2b01      	cmp	r3, #1
 8006828:	d10e      	bne.n	8006848 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	f003 0301 	and.w	r3, r3, #1
 8006834:	2b01      	cmp	r3, #1
 8006836:	d107      	bne.n	8006848 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f06f 0201 	mvn.w	r2, #1
 8006840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f7fb f8b6 	bl	80019b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006852:	2b80      	cmp	r3, #128	; 0x80
 8006854:	d10e      	bne.n	8006874 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006860:	2b80      	cmp	r3, #128	; 0x80
 8006862:	d107      	bne.n	8006874 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800686c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 f8e2 	bl	8006a38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800687e:	2b40      	cmp	r3, #64	; 0x40
 8006880:	d10e      	bne.n	80068a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68db      	ldr	r3, [r3, #12]
 8006888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800688c:	2b40      	cmp	r3, #64	; 0x40
 800688e:	d107      	bne.n	80068a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 f838 	bl	8006910 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	691b      	ldr	r3, [r3, #16]
 80068a6:	f003 0320 	and.w	r3, r3, #32
 80068aa:	2b20      	cmp	r3, #32
 80068ac:	d10e      	bne.n	80068cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f003 0320 	and.w	r3, r3, #32
 80068b8:	2b20      	cmp	r3, #32
 80068ba:	d107      	bne.n	80068cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f06f 0220 	mvn.w	r2, #32
 80068c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 f8ac 	bl	8006a24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068cc:	bf00      	nop
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068f0:	bf00      	nop
 80068f2:	370c      	adds	r7, #12
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006904:	bf00      	nop
 8006906:	370c      	adds	r7, #12
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006918:	bf00      	nop
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a34      	ldr	r2, [pc, #208]	; (8006a08 <TIM_Base_SetConfig+0xe4>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d00f      	beq.n	800695c <TIM_Base_SetConfig+0x38>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006942:	d00b      	beq.n	800695c <TIM_Base_SetConfig+0x38>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a31      	ldr	r2, [pc, #196]	; (8006a0c <TIM_Base_SetConfig+0xe8>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d007      	beq.n	800695c <TIM_Base_SetConfig+0x38>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a30      	ldr	r2, [pc, #192]	; (8006a10 <TIM_Base_SetConfig+0xec>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d003      	beq.n	800695c <TIM_Base_SetConfig+0x38>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a2f      	ldr	r2, [pc, #188]	; (8006a14 <TIM_Base_SetConfig+0xf0>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d108      	bne.n	800696e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006962:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	4313      	orrs	r3, r2
 800696c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a25      	ldr	r2, [pc, #148]	; (8006a08 <TIM_Base_SetConfig+0xe4>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d01b      	beq.n	80069ae <TIM_Base_SetConfig+0x8a>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800697c:	d017      	beq.n	80069ae <TIM_Base_SetConfig+0x8a>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a22      	ldr	r2, [pc, #136]	; (8006a0c <TIM_Base_SetConfig+0xe8>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d013      	beq.n	80069ae <TIM_Base_SetConfig+0x8a>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a21      	ldr	r2, [pc, #132]	; (8006a10 <TIM_Base_SetConfig+0xec>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d00f      	beq.n	80069ae <TIM_Base_SetConfig+0x8a>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a20      	ldr	r2, [pc, #128]	; (8006a14 <TIM_Base_SetConfig+0xf0>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d00b      	beq.n	80069ae <TIM_Base_SetConfig+0x8a>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a1f      	ldr	r2, [pc, #124]	; (8006a18 <TIM_Base_SetConfig+0xf4>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d007      	beq.n	80069ae <TIM_Base_SetConfig+0x8a>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a1e      	ldr	r2, [pc, #120]	; (8006a1c <TIM_Base_SetConfig+0xf8>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d003      	beq.n	80069ae <TIM_Base_SetConfig+0x8a>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a1d      	ldr	r2, [pc, #116]	; (8006a20 <TIM_Base_SetConfig+0xfc>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d108      	bne.n	80069c0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	4313      	orrs	r3, r2
 80069be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	695b      	ldr	r3, [r3, #20]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	689a      	ldr	r2, [r3, #8]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a08      	ldr	r2, [pc, #32]	; (8006a08 <TIM_Base_SetConfig+0xe4>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d103      	bne.n	80069f4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	691a      	ldr	r2, [r3, #16]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	615a      	str	r2, [r3, #20]
}
 80069fa:	bf00      	nop
 80069fc:	3714      	adds	r7, #20
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop
 8006a08:	40010000 	.word	0x40010000
 8006a0c:	40000400 	.word	0x40000400
 8006a10:	40000800 	.word	0x40000800
 8006a14:	40000c00 	.word	0x40000c00
 8006a18:	40014000 	.word	0x40014000
 8006a1c:	40014400 	.word	0x40014400
 8006a20:	40014800 	.word	0x40014800

08006a24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a2c:	bf00      	nop
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <LL_GPIO_SetPinMode>:
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b089      	sub	sp, #36	; 0x24
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	60f8      	str	r0, [r7, #12]
 8006a54:	60b9      	str	r1, [r7, #8]
 8006a56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	fa93 f3a3 	rbit	r3, r3
 8006a66:	613b      	str	r3, [r7, #16]
  return result;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	fab3 f383 	clz	r3, r3
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	005b      	lsls	r3, r3, #1
 8006a72:	2103      	movs	r1, #3
 8006a74:	fa01 f303 	lsl.w	r3, r1, r3
 8006a78:	43db      	mvns	r3, r3
 8006a7a:	401a      	ands	r2, r3
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	fa93 f3a3 	rbit	r3, r3
 8006a86:	61bb      	str	r3, [r7, #24]
  return result;
 8006a88:	69bb      	ldr	r3, [r7, #24]
 8006a8a:	fab3 f383 	clz	r3, r3
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	005b      	lsls	r3, r3, #1
 8006a92:	6879      	ldr	r1, [r7, #4]
 8006a94:	fa01 f303 	lsl.w	r3, r1, r3
 8006a98:	431a      	orrs	r2, r3
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	601a      	str	r2, [r3, #0]
}
 8006a9e:	bf00      	nop
 8006aa0:	3724      	adds	r7, #36	; 0x24
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr

08006aaa <LL_GPIO_SetPinOutputType>:
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b085      	sub	sp, #20
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	60f8      	str	r0, [r7, #12]
 8006ab2:	60b9      	str	r1, [r7, #8]
 8006ab4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	43db      	mvns	r3, r3
 8006abe:	401a      	ands	r2, r3
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	6879      	ldr	r1, [r7, #4]
 8006ac4:	fb01 f303 	mul.w	r3, r1, r3
 8006ac8:	431a      	orrs	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	605a      	str	r2, [r3, #4]
}
 8006ace:	bf00      	nop
 8006ad0:	3714      	adds	r7, #20
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr

08006ada <LL_GPIO_SetPinSpeed>:
{
 8006ada:	b480      	push	{r7}
 8006adc:	b089      	sub	sp, #36	; 0x24
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	60f8      	str	r0, [r7, #12]
 8006ae2:	60b9      	str	r1, [r7, #8]
 8006ae4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	689a      	ldr	r2, [r3, #8]
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	fa93 f3a3 	rbit	r3, r3
 8006af4:	613b      	str	r3, [r7, #16]
  return result;
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	fab3 f383 	clz	r3, r3
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	005b      	lsls	r3, r3, #1
 8006b00:	2103      	movs	r1, #3
 8006b02:	fa01 f303 	lsl.w	r3, r1, r3
 8006b06:	43db      	mvns	r3, r3
 8006b08:	401a      	ands	r2, r3
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	fa93 f3a3 	rbit	r3, r3
 8006b14:	61bb      	str	r3, [r7, #24]
  return result;
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	fab3 f383 	clz	r3, r3
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	005b      	lsls	r3, r3, #1
 8006b20:	6879      	ldr	r1, [r7, #4]
 8006b22:	fa01 f303 	lsl.w	r3, r1, r3
 8006b26:	431a      	orrs	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	609a      	str	r2, [r3, #8]
}
 8006b2c:	bf00      	nop
 8006b2e:	3724      	adds	r7, #36	; 0x24
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <LL_GPIO_SetPinPull>:
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b089      	sub	sp, #36	; 0x24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	68da      	ldr	r2, [r3, #12]
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	fa93 f3a3 	rbit	r3, r3
 8006b52:	613b      	str	r3, [r7, #16]
  return result;
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	fab3 f383 	clz	r3, r3
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	005b      	lsls	r3, r3, #1
 8006b5e:	2103      	movs	r1, #3
 8006b60:	fa01 f303 	lsl.w	r3, r1, r3
 8006b64:	43db      	mvns	r3, r3
 8006b66:	401a      	ands	r2, r3
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	fa93 f3a3 	rbit	r3, r3
 8006b72:	61bb      	str	r3, [r7, #24]
  return result;
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	fab3 f383 	clz	r3, r3
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	005b      	lsls	r3, r3, #1
 8006b7e:	6879      	ldr	r1, [r7, #4]
 8006b80:	fa01 f303 	lsl.w	r3, r1, r3
 8006b84:	431a      	orrs	r2, r3
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	60da      	str	r2, [r3, #12]
}
 8006b8a:	bf00      	nop
 8006b8c:	3724      	adds	r7, #36	; 0x24
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr

08006b96 <LL_GPIO_SetAFPin_0_7>:
{
 8006b96:	b480      	push	{r7}
 8006b98:	b089      	sub	sp, #36	; 0x24
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	60f8      	str	r0, [r7, #12]
 8006b9e:	60b9      	str	r1, [r7, #8]
 8006ba0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6a1a      	ldr	r2, [r3, #32]
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	fa93 f3a3 	rbit	r3, r3
 8006bb0:	613b      	str	r3, [r7, #16]
  return result;
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	fab3 f383 	clz	r3, r3
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	210f      	movs	r1, #15
 8006bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8006bc2:	43db      	mvns	r3, r3
 8006bc4:	401a      	ands	r2, r3
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	fa93 f3a3 	rbit	r3, r3
 8006bd0:	61bb      	str	r3, [r7, #24]
  return result;
 8006bd2:	69bb      	ldr	r3, [r7, #24]
 8006bd4:	fab3 f383 	clz	r3, r3
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	6879      	ldr	r1, [r7, #4]
 8006bde:	fa01 f303 	lsl.w	r3, r1, r3
 8006be2:	431a      	orrs	r2, r3
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	621a      	str	r2, [r3, #32]
}
 8006be8:	bf00      	nop
 8006bea:	3724      	adds	r7, #36	; 0x24
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <LL_GPIO_SetAFPin_8_15>:
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b089      	sub	sp, #36	; 0x24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	0a1b      	lsrs	r3, r3, #8
 8006c08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	fa93 f3a3 	rbit	r3, r3
 8006c10:	613b      	str	r3, [r7, #16]
  return result;
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	fab3 f383 	clz	r3, r3
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	210f      	movs	r1, #15
 8006c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8006c22:	43db      	mvns	r3, r3
 8006c24:	401a      	ands	r2, r3
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	0a1b      	lsrs	r3, r3, #8
 8006c2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	fa93 f3a3 	rbit	r3, r3
 8006c32:	61bb      	str	r3, [r7, #24]
  return result;
 8006c34:	69bb      	ldr	r3, [r7, #24]
 8006c36:	fab3 f383 	clz	r3, r3
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	6879      	ldr	r1, [r7, #4]
 8006c40:	fa01 f303 	lsl.w	r3, r1, r3
 8006c44:	431a      	orrs	r2, r3
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006c4a:	bf00      	nop
 8006c4c:	3724      	adds	r7, #36	; 0x24
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b088      	sub	sp, #32
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
 8006c5e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8006c64:	2300      	movs	r3, #0
 8006c66:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	fa93 f3a3 	rbit	r3, r3
 8006c74:	613b      	str	r3, [r7, #16]
  return result;
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	fab3 f383 	clz	r3, r3
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006c80:	e050      	b.n	8006d24 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	2101      	movs	r1, #1
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c8e:	4013      	ands	r3, r2
 8006c90:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d042      	beq.n	8006d1e <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d003      	beq.n	8006ca8 <LL_GPIO_Init+0x52>
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	2b02      	cmp	r3, #2
 8006ca6:	d10d      	bne.n	8006cc4 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	461a      	mov	r2, r3
 8006cae:	69b9      	ldr	r1, [r7, #24]
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f7ff ff12 	bl	8006ada <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	461a      	mov	r2, r3
 8006cbc:	69b9      	ldr	r1, [r7, #24]
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f7ff fef3 	bl	8006aaa <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	461a      	mov	r2, r3
 8006cca:	69b9      	ldr	r1, [r7, #24]
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f7ff ff33 	bl	8006b38 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d11a      	bne.n	8006d10 <LL_GPIO_Init+0xba>
 8006cda:	69bb      	ldr	r3, [r7, #24]
 8006cdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	fa93 f3a3 	rbit	r3, r3
 8006ce4:	60bb      	str	r3, [r7, #8]
  return result;
 8006ce6:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8006ce8:	fab3 f383 	clz	r3, r3
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b07      	cmp	r3, #7
 8006cf0:	d807      	bhi.n	8006d02 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	695b      	ldr	r3, [r3, #20]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	69b9      	ldr	r1, [r7, #24]
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f7ff ff4b 	bl	8006b96 <LL_GPIO_SetAFPin_0_7>
 8006d00:	e006      	b.n	8006d10 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	695b      	ldr	r3, [r3, #20]
 8006d06:	461a      	mov	r2, r3
 8006d08:	69b9      	ldr	r1, [r7, #24]
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f7ff ff72 	bl	8006bf4 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	461a      	mov	r2, r3
 8006d16:	69b9      	ldr	r1, [r7, #24]
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f7ff fe97 	bl	8006a4c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	3301      	adds	r3, #1
 8006d22:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1a7      	bne.n	8006c82 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3720      	adds	r7, #32
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006d40:	4b04      	ldr	r3, [pc, #16]	; (8006d54 <LL_RCC_GetSysClkSource+0x18>)
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	f003 030c 	and.w	r3, r3, #12
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40023800 	.word	0x40023800

08006d58 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006d5c:	4b04      	ldr	r3, [pc, #16]	; (8006d70 <LL_RCC_GetAHBPrescaler+0x18>)
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	40023800 	.word	0x40023800

08006d74 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006d74:	b480      	push	{r7}
 8006d76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006d78:	4b04      	ldr	r3, [pc, #16]	; (8006d8c <LL_RCC_GetAPB1Prescaler+0x18>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr
 8006d8a:	bf00      	nop
 8006d8c:	40023800 	.word	0x40023800

08006d90 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8006d90:	b480      	push	{r7}
 8006d92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006d94:	4b04      	ldr	r3, [pc, #16]	; (8006da8 <LL_RCC_GetAPB2Prescaler+0x18>)
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	40023800 	.word	0x40023800

08006dac <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006dac:	b480      	push	{r7}
 8006dae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006db0:	4b04      	ldr	r3, [pc, #16]	; (8006dc4 <LL_RCC_PLL_GetMainSource+0x18>)
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop
 8006dc4:	40023800 	.word	0x40023800

08006dc8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006dcc:	4b04      	ldr	r3, [pc, #16]	; (8006de0 <LL_RCC_PLL_GetN+0x18>)
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	099b      	lsrs	r3, r3, #6
 8006dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	40023800 	.word	0x40023800

08006de4 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8006de4:	b480      	push	{r7}
 8006de6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8006de8:	4b04      	ldr	r3, [pc, #16]	; (8006dfc <LL_RCC_PLL_GetP+0x18>)
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr
 8006dfa:	bf00      	nop
 8006dfc:	40023800 	.word	0x40023800

08006e00 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006e00:	b480      	push	{r7}
 8006e02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006e04:	4b04      	ldr	r3, [pc, #16]	; (8006e18 <LL_RCC_PLL_GetDivider+0x18>)
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	40023800 	.word	0x40023800

08006e1c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8006e24:	f000 f820 	bl	8006e68 <RCC_GetSystemClockFreq>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4618      	mov	r0, r3
 8006e34:	f000 f840 	bl	8006eb8 <RCC_GetHCLKClockFreq>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	4618      	mov	r0, r3
 8006e44:	f000 f84e 	bl	8006ee4 <RCC_GetPCLK1ClockFreq>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 f85a 	bl	8006f0c <RCC_GetPCLK2ClockFreq>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	60da      	str	r2, [r3, #12]
}
 8006e5e:	bf00      	nop
 8006e60:	3708      	adds	r7, #8
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
	...

08006e68 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006e72:	f7ff ff63 	bl	8006d3c <LL_RCC_GetSysClkSource>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b08      	cmp	r3, #8
 8006e7a:	d00c      	beq.n	8006e96 <RCC_GetSystemClockFreq+0x2e>
 8006e7c:	2b08      	cmp	r3, #8
 8006e7e:	d80f      	bhi.n	8006ea0 <RCC_GetSystemClockFreq+0x38>
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d002      	beq.n	8006e8a <RCC_GetSystemClockFreq+0x22>
 8006e84:	2b04      	cmp	r3, #4
 8006e86:	d003      	beq.n	8006e90 <RCC_GetSystemClockFreq+0x28>
 8006e88:	e00a      	b.n	8006ea0 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8006e8a:	4b09      	ldr	r3, [pc, #36]	; (8006eb0 <RCC_GetSystemClockFreq+0x48>)
 8006e8c:	607b      	str	r3, [r7, #4]
      break;
 8006e8e:	e00a      	b.n	8006ea6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006e90:	4b08      	ldr	r3, [pc, #32]	; (8006eb4 <RCC_GetSystemClockFreq+0x4c>)
 8006e92:	607b      	str	r3, [r7, #4]
      break;
 8006e94:	e007      	b.n	8006ea6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8006e96:	2008      	movs	r0, #8
 8006e98:	f000 f84c 	bl	8006f34 <RCC_PLL_GetFreqDomain_SYS>
 8006e9c:	6078      	str	r0, [r7, #4]
      break;
 8006e9e:	e002      	b.n	8006ea6 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8006ea0:	4b03      	ldr	r3, [pc, #12]	; (8006eb0 <RCC_GetSystemClockFreq+0x48>)
 8006ea2:	607b      	str	r3, [r7, #4]
      break;
 8006ea4:	bf00      	nop
  }

  return frequency;
 8006ea6:	687b      	ldr	r3, [r7, #4]
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3708      	adds	r7, #8
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}
 8006eb0:	00f42400 	.word	0x00f42400
 8006eb4:	017d7840 	.word	0x017d7840

08006eb8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006ec0:	f7ff ff4a 	bl	8006d58 <LL_RCC_GetAHBPrescaler>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	091b      	lsrs	r3, r3, #4
 8006ec8:	f003 030f 	and.w	r3, r3, #15
 8006ecc:	4a04      	ldr	r2, [pc, #16]	; (8006ee0 <RCC_GetHCLKClockFreq+0x28>)
 8006ece:	5cd3      	ldrb	r3, [r2, r3]
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	40d3      	lsrs	r3, r2
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3708      	adds	r7, #8
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	0800d634 	.word	0x0800d634

08006ee4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006eec:	f7ff ff42 	bl	8006d74 <LL_RCC_GetAPB1Prescaler>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	0a9b      	lsrs	r3, r3, #10
 8006ef4:	4a04      	ldr	r2, [pc, #16]	; (8006f08 <RCC_GetPCLK1ClockFreq+0x24>)
 8006ef6:	5cd3      	ldrb	r3, [r2, r3]
 8006ef8:	461a      	mov	r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	40d3      	lsrs	r3, r2
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3708      	adds	r7, #8
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	0800d644 	.word	0x0800d644

08006f0c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b082      	sub	sp, #8
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006f14:	f7ff ff3c 	bl	8006d90 <LL_RCC_GetAPB2Prescaler>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	0b5b      	lsrs	r3, r3, #13
 8006f1c:	4a04      	ldr	r2, [pc, #16]	; (8006f30 <RCC_GetPCLK2ClockFreq+0x24>)
 8006f1e:	5cd3      	ldrb	r3, [r2, r3]
 8006f20:	461a      	mov	r2, r3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	40d3      	lsrs	r3, r2
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3708      	adds	r7, #8
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	bf00      	nop
 8006f30:	0800d644 	.word	0x0800d644

08006f34 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8006f34:	b590      	push	{r4, r7, lr}
 8006f36:	b087      	sub	sp, #28
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	617b      	str	r3, [r7, #20]
 8006f40:	2300      	movs	r3, #0
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	2300      	movs	r3, #0
 8006f46:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8006f48:	f7ff ff30 	bl	8006dac <LL_RCC_PLL_GetMainSource>
 8006f4c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d004      	beq.n	8006f5e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f5a:	d003      	beq.n	8006f64 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8006f5c:	e005      	b.n	8006f6a <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8006f5e:	4b12      	ldr	r3, [pc, #72]	; (8006fa8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006f60:	617b      	str	r3, [r7, #20]
      break;
 8006f62:	e005      	b.n	8006f70 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8006f64:	4b11      	ldr	r3, [pc, #68]	; (8006fac <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8006f66:	617b      	str	r3, [r7, #20]
      break;
 8006f68:	e002      	b.n	8006f70 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8006f6a:	4b0f      	ldr	r3, [pc, #60]	; (8006fa8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8006f6c:	617b      	str	r3, [r7, #20]
      break;
 8006f6e:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2b08      	cmp	r3, #8
 8006f74:	d113      	bne.n	8006f9e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006f76:	f7ff ff43 	bl	8006e00 <LL_RCC_PLL_GetDivider>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	fbb3 f4f2 	udiv	r4, r3, r2
 8006f82:	f7ff ff21 	bl	8006dc8 <LL_RCC_PLL_GetN>
 8006f86:	4603      	mov	r3, r0
 8006f88:	fb03 f404 	mul.w	r4, r3, r4
 8006f8c:	f7ff ff2a 	bl	8006de4 <LL_RCC_PLL_GetP>
 8006f90:	4603      	mov	r3, r0
 8006f92:	0c1b      	lsrs	r3, r3, #16
 8006f94:	3301      	adds	r3, #1
 8006f96:	005b      	lsls	r3, r3, #1
 8006f98:	fbb4 f3f3 	udiv	r3, r4, r3
 8006f9c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8006f9e:	693b      	ldr	r3, [r7, #16]
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	371c      	adds	r7, #28
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd90      	pop	{r4, r7, pc}
 8006fa8:	00f42400 	.word	0x00f42400
 8006fac:	017d7840 	.word	0x017d7840

08006fb0 <LL_TIM_SetPrescaler>:
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	683a      	ldr	r2, [r7, #0]
 8006fbe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <LL_TIM_SetAutoReload>:
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	683a      	ldr	r2, [r7, #0]
 8006fda:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006fdc:	bf00      	nop
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <LL_TIM_SetRepetitionCounter>:
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006ff8:	bf00      	nop
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	695b      	ldr	r3, [r3, #20]
 8007010:	f043 0201 	orr.w	r2, r3, #1
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	615a      	str	r2, [r3, #20]
}
 8007018:	bf00      	nop
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a31      	ldr	r2, [pc, #196]	; (80070fc <LL_TIM_Init+0xd8>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d00f      	beq.n	800705c <LL_TIM_Init+0x38>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007042:	d00b      	beq.n	800705c <LL_TIM_Init+0x38>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a2e      	ldr	r2, [pc, #184]	; (8007100 <LL_TIM_Init+0xdc>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d007      	beq.n	800705c <LL_TIM_Init+0x38>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a2d      	ldr	r2, [pc, #180]	; (8007104 <LL_TIM_Init+0xe0>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d003      	beq.n	800705c <LL_TIM_Init+0x38>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a2c      	ldr	r2, [pc, #176]	; (8007108 <LL_TIM_Init+0xe4>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d106      	bne.n	800706a <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	4313      	orrs	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a23      	ldr	r2, [pc, #140]	; (80070fc <LL_TIM_Init+0xd8>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d01b      	beq.n	80070aa <LL_TIM_Init+0x86>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007078:	d017      	beq.n	80070aa <LL_TIM_Init+0x86>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a20      	ldr	r2, [pc, #128]	; (8007100 <LL_TIM_Init+0xdc>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d013      	beq.n	80070aa <LL_TIM_Init+0x86>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a1f      	ldr	r2, [pc, #124]	; (8007104 <LL_TIM_Init+0xe0>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d00f      	beq.n	80070aa <LL_TIM_Init+0x86>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a1e      	ldr	r2, [pc, #120]	; (8007108 <LL_TIM_Init+0xe4>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d00b      	beq.n	80070aa <LL_TIM_Init+0x86>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a1d      	ldr	r2, [pc, #116]	; (800710c <LL_TIM_Init+0xe8>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d007      	beq.n	80070aa <LL_TIM_Init+0x86>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a1c      	ldr	r2, [pc, #112]	; (8007110 <LL_TIM_Init+0xec>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d003      	beq.n	80070aa <LL_TIM_Init+0x86>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a1b      	ldr	r2, [pc, #108]	; (8007114 <LL_TIM_Init+0xf0>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d106      	bne.n	80070b8 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	4619      	mov	r1, r3
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f7ff ff81 	bl	8006fcc <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	881b      	ldrh	r3, [r3, #0]
 80070ce:	4619      	mov	r1, r3
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f7ff ff6d 	bl	8006fb0 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a08      	ldr	r2, [pc, #32]	; (80070fc <LL_TIM_Init+0xd8>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d105      	bne.n	80070ea <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	4619      	mov	r1, r3
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f7ff ff7f 	bl	8006fe8 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f7ff ff8a 	bl	8007004 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3710      	adds	r7, #16
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	40010000 	.word	0x40010000
 8007100:	40000400 	.word	0x40000400
 8007104:	40000800 	.word	0x40000800
 8007108:	40000c00 	.word	0x40000c00
 800710c:	40014000 	.word	0x40014000
 8007110:	40014400 	.word	0x40014400
 8007114:	40014800 	.word	0x40014800

08007118 <LL_USART_IsEnabled>:
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	68db      	ldr	r3, [r3, #12]
 8007124:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007128:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800712c:	bf0c      	ite	eq
 800712e:	2301      	moveq	r3, #1
 8007130:	2300      	movne	r3, #0
 8007132:	b2db      	uxtb	r3, r3
}
 8007134:	4618      	mov	r0, r3
 8007136:	370c      	adds	r7, #12
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <LL_USART_SetStopBitsLength>:
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	431a      	orrs	r2, r3
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	611a      	str	r2, [r3, #16]
}
 800715a:	bf00      	nop
 800715c:	370c      	adds	r7, #12
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr

08007166 <LL_USART_SetHWFlowCtrl>:
{
 8007166:	b480      	push	{r7}
 8007168:	b083      	sub	sp, #12
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
 800716e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	695b      	ldr	r3, [r3, #20]
 8007174:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	431a      	orrs	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	615a      	str	r2, [r3, #20]
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <LL_USART_SetBaudRate>:
{
 800718c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007190:	b0c0      	sub	sp, #256	; 0x100
 8007192:	af00      	add	r7, sp, #0
 8007194:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007198:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800719c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80071a0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80071a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071ac:	f040 810c 	bne.w	80073c8 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80071b0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80071b4:	2200      	movs	r2, #0
 80071b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80071c2:	4622      	mov	r2, r4
 80071c4:	462b      	mov	r3, r5
 80071c6:	1891      	adds	r1, r2, r2
 80071c8:	6639      	str	r1, [r7, #96]	; 0x60
 80071ca:	415b      	adcs	r3, r3
 80071cc:	667b      	str	r3, [r7, #100]	; 0x64
 80071ce:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80071d2:	4621      	mov	r1, r4
 80071d4:	eb12 0801 	adds.w	r8, r2, r1
 80071d8:	4629      	mov	r1, r5
 80071da:	eb43 0901 	adc.w	r9, r3, r1
 80071de:	f04f 0200 	mov.w	r2, #0
 80071e2:	f04f 0300 	mov.w	r3, #0
 80071e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80071ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80071ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80071f2:	4690      	mov	r8, r2
 80071f4:	4699      	mov	r9, r3
 80071f6:	4623      	mov	r3, r4
 80071f8:	eb18 0303 	adds.w	r3, r8, r3
 80071fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007200:	462b      	mov	r3, r5
 8007202:	eb49 0303 	adc.w	r3, r9, r3
 8007206:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800720a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800720e:	2200      	movs	r2, #0
 8007210:	469a      	mov	sl, r3
 8007212:	4693      	mov	fp, r2
 8007214:	eb1a 030a 	adds.w	r3, sl, sl
 8007218:	65bb      	str	r3, [r7, #88]	; 0x58
 800721a:	eb4b 030b 	adc.w	r3, fp, fp
 800721e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007220:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007224:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007228:	f7f9 f832 	bl	8000290 <__aeabi_uldivmod>
 800722c:	4602      	mov	r2, r0
 800722e:	460b      	mov	r3, r1
 8007230:	4b64      	ldr	r3, [pc, #400]	; (80073c4 <LL_USART_SetBaudRate+0x238>)
 8007232:	fba3 2302 	umull	r2, r3, r3, r2
 8007236:	095b      	lsrs	r3, r3, #5
 8007238:	b29b      	uxth	r3, r3
 800723a:	011b      	lsls	r3, r3, #4
 800723c:	b29c      	uxth	r4, r3
 800723e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007242:	2200      	movs	r2, #0
 8007244:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007248:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800724c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8007250:	4642      	mov	r2, r8
 8007252:	464b      	mov	r3, r9
 8007254:	1891      	adds	r1, r2, r2
 8007256:	6539      	str	r1, [r7, #80]	; 0x50
 8007258:	415b      	adcs	r3, r3
 800725a:	657b      	str	r3, [r7, #84]	; 0x54
 800725c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007260:	4641      	mov	r1, r8
 8007262:	1851      	adds	r1, r2, r1
 8007264:	64b9      	str	r1, [r7, #72]	; 0x48
 8007266:	4649      	mov	r1, r9
 8007268:	414b      	adcs	r3, r1
 800726a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800726c:	f04f 0200 	mov.w	r2, #0
 8007270:	f04f 0300 	mov.w	r3, #0
 8007274:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8007278:	4659      	mov	r1, fp
 800727a:	00cb      	lsls	r3, r1, #3
 800727c:	4651      	mov	r1, sl
 800727e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007282:	4651      	mov	r1, sl
 8007284:	00ca      	lsls	r2, r1, #3
 8007286:	4610      	mov	r0, r2
 8007288:	4619      	mov	r1, r3
 800728a:	4603      	mov	r3, r0
 800728c:	4642      	mov	r2, r8
 800728e:	189b      	adds	r3, r3, r2
 8007290:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007294:	464b      	mov	r3, r9
 8007296:	460a      	mov	r2, r1
 8007298:	eb42 0303 	adc.w	r3, r2, r3
 800729c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80072a0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80072a4:	2200      	movs	r2, #0
 80072a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072aa:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80072ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80072b2:	460b      	mov	r3, r1
 80072b4:	18db      	adds	r3, r3, r3
 80072b6:	643b      	str	r3, [r7, #64]	; 0x40
 80072b8:	4613      	mov	r3, r2
 80072ba:	eb42 0303 	adc.w	r3, r2, r3
 80072be:	647b      	str	r3, [r7, #68]	; 0x44
 80072c0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80072c4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80072c8:	f7f8 ffe2 	bl	8000290 <__aeabi_uldivmod>
 80072cc:	4602      	mov	r2, r0
 80072ce:	460b      	mov	r3, r1
 80072d0:	4611      	mov	r1, r2
 80072d2:	4b3c      	ldr	r3, [pc, #240]	; (80073c4 <LL_USART_SetBaudRate+0x238>)
 80072d4:	fba3 2301 	umull	r2, r3, r3, r1
 80072d8:	095b      	lsrs	r3, r3, #5
 80072da:	2264      	movs	r2, #100	; 0x64
 80072dc:	fb02 f303 	mul.w	r3, r2, r3
 80072e0:	1acb      	subs	r3, r1, r3
 80072e2:	00db      	lsls	r3, r3, #3
 80072e4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80072e8:	4b36      	ldr	r3, [pc, #216]	; (80073c4 <LL_USART_SetBaudRate+0x238>)
 80072ea:	fba3 2302 	umull	r2, r3, r3, r2
 80072ee:	095b      	lsrs	r3, r3, #5
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	005b      	lsls	r3, r3, #1
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	4423      	add	r3, r4
 80072fe:	b29c      	uxth	r4, r3
 8007300:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007304:	2200      	movs	r2, #0
 8007306:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800730a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800730e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8007312:	4642      	mov	r2, r8
 8007314:	464b      	mov	r3, r9
 8007316:	1891      	adds	r1, r2, r2
 8007318:	63b9      	str	r1, [r7, #56]	; 0x38
 800731a:	415b      	adcs	r3, r3
 800731c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800731e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007322:	4641      	mov	r1, r8
 8007324:	1851      	adds	r1, r2, r1
 8007326:	6339      	str	r1, [r7, #48]	; 0x30
 8007328:	4649      	mov	r1, r9
 800732a:	414b      	adcs	r3, r1
 800732c:	637b      	str	r3, [r7, #52]	; 0x34
 800732e:	f04f 0200 	mov.w	r2, #0
 8007332:	f04f 0300 	mov.w	r3, #0
 8007336:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800733a:	4659      	mov	r1, fp
 800733c:	00cb      	lsls	r3, r1, #3
 800733e:	4651      	mov	r1, sl
 8007340:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007344:	4651      	mov	r1, sl
 8007346:	00ca      	lsls	r2, r1, #3
 8007348:	4610      	mov	r0, r2
 800734a:	4619      	mov	r1, r3
 800734c:	4603      	mov	r3, r0
 800734e:	4642      	mov	r2, r8
 8007350:	189b      	adds	r3, r3, r2
 8007352:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007356:	464b      	mov	r3, r9
 8007358:	460a      	mov	r2, r1
 800735a:	eb42 0303 	adc.w	r3, r2, r3
 800735e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007362:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007366:	2200      	movs	r2, #0
 8007368:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800736c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8007370:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8007374:	460b      	mov	r3, r1
 8007376:	18db      	adds	r3, r3, r3
 8007378:	62bb      	str	r3, [r7, #40]	; 0x28
 800737a:	4613      	mov	r3, r2
 800737c:	eb42 0303 	adc.w	r3, r2, r3
 8007380:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007382:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007386:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800738a:	f7f8 ff81 	bl	8000290 <__aeabi_uldivmod>
 800738e:	4602      	mov	r2, r0
 8007390:	460b      	mov	r3, r1
 8007392:	4b0c      	ldr	r3, [pc, #48]	; (80073c4 <LL_USART_SetBaudRate+0x238>)
 8007394:	fba3 1302 	umull	r1, r3, r3, r2
 8007398:	095b      	lsrs	r3, r3, #5
 800739a:	2164      	movs	r1, #100	; 0x64
 800739c:	fb01 f303 	mul.w	r3, r1, r3
 80073a0:	1ad3      	subs	r3, r2, r3
 80073a2:	00db      	lsls	r3, r3, #3
 80073a4:	3332      	adds	r3, #50	; 0x32
 80073a6:	4a07      	ldr	r2, [pc, #28]	; (80073c4 <LL_USART_SetBaudRate+0x238>)
 80073a8:	fba2 2303 	umull	r2, r3, r2, r3
 80073ac:	095b      	lsrs	r3, r3, #5
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	f003 0307 	and.w	r3, r3, #7
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	4423      	add	r3, r4
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	461a      	mov	r2, r3
 80073bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073c0:	609a      	str	r2, [r3, #8]
}
 80073c2:	e108      	b.n	80075d6 <LL_USART_SetBaudRate+0x44a>
 80073c4:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80073c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80073cc:	2200      	movs	r2, #0
 80073ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80073d2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80073d6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 80073da:	4642      	mov	r2, r8
 80073dc:	464b      	mov	r3, r9
 80073de:	1891      	adds	r1, r2, r2
 80073e0:	6239      	str	r1, [r7, #32]
 80073e2:	415b      	adcs	r3, r3
 80073e4:	627b      	str	r3, [r7, #36]	; 0x24
 80073e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80073ea:	4641      	mov	r1, r8
 80073ec:	1854      	adds	r4, r2, r1
 80073ee:	4649      	mov	r1, r9
 80073f0:	eb43 0501 	adc.w	r5, r3, r1
 80073f4:	f04f 0200 	mov.w	r2, #0
 80073f8:	f04f 0300 	mov.w	r3, #0
 80073fc:	00eb      	lsls	r3, r5, #3
 80073fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007402:	00e2      	lsls	r2, r4, #3
 8007404:	4614      	mov	r4, r2
 8007406:	461d      	mov	r5, r3
 8007408:	4643      	mov	r3, r8
 800740a:	18e3      	adds	r3, r4, r3
 800740c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007410:	464b      	mov	r3, r9
 8007412:	eb45 0303 	adc.w	r3, r5, r3
 8007416:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800741a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800741e:	2200      	movs	r2, #0
 8007420:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007424:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007428:	f04f 0200 	mov.w	r2, #0
 800742c:	f04f 0300 	mov.w	r3, #0
 8007430:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8007434:	4629      	mov	r1, r5
 8007436:	008b      	lsls	r3, r1, #2
 8007438:	4621      	mov	r1, r4
 800743a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800743e:	4621      	mov	r1, r4
 8007440:	008a      	lsls	r2, r1, #2
 8007442:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8007446:	f7f8 ff23 	bl	8000290 <__aeabi_uldivmod>
 800744a:	4602      	mov	r2, r0
 800744c:	460b      	mov	r3, r1
 800744e:	4b65      	ldr	r3, [pc, #404]	; (80075e4 <LL_USART_SetBaudRate+0x458>)
 8007450:	fba3 2302 	umull	r2, r3, r3, r2
 8007454:	095b      	lsrs	r3, r3, #5
 8007456:	b29b      	uxth	r3, r3
 8007458:	011b      	lsls	r3, r3, #4
 800745a:	b29c      	uxth	r4, r3
 800745c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007460:	2200      	movs	r2, #0
 8007462:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007466:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800746a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800746e:	4642      	mov	r2, r8
 8007470:	464b      	mov	r3, r9
 8007472:	1891      	adds	r1, r2, r2
 8007474:	61b9      	str	r1, [r7, #24]
 8007476:	415b      	adcs	r3, r3
 8007478:	61fb      	str	r3, [r7, #28]
 800747a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800747e:	4641      	mov	r1, r8
 8007480:	1851      	adds	r1, r2, r1
 8007482:	6139      	str	r1, [r7, #16]
 8007484:	4649      	mov	r1, r9
 8007486:	414b      	adcs	r3, r1
 8007488:	617b      	str	r3, [r7, #20]
 800748a:	f04f 0200 	mov.w	r2, #0
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007496:	4659      	mov	r1, fp
 8007498:	00cb      	lsls	r3, r1, #3
 800749a:	4651      	mov	r1, sl
 800749c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074a0:	4651      	mov	r1, sl
 80074a2:	00ca      	lsls	r2, r1, #3
 80074a4:	4610      	mov	r0, r2
 80074a6:	4619      	mov	r1, r3
 80074a8:	4603      	mov	r3, r0
 80074aa:	4642      	mov	r2, r8
 80074ac:	189b      	adds	r3, r3, r2
 80074ae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074b2:	464b      	mov	r3, r9
 80074b4:	460a      	mov	r2, r1
 80074b6:	eb42 0303 	adc.w	r3, r2, r3
 80074ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80074be:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80074c2:	2200      	movs	r2, #0
 80074c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074c8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80074cc:	f04f 0200 	mov.w	r2, #0
 80074d0:	f04f 0300 	mov.w	r3, #0
 80074d4:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 80074d8:	4649      	mov	r1, r9
 80074da:	008b      	lsls	r3, r1, #2
 80074dc:	4641      	mov	r1, r8
 80074de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074e2:	4641      	mov	r1, r8
 80074e4:	008a      	lsls	r2, r1, #2
 80074e6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80074ea:	f7f8 fed1 	bl	8000290 <__aeabi_uldivmod>
 80074ee:	4602      	mov	r2, r0
 80074f0:	460b      	mov	r3, r1
 80074f2:	4611      	mov	r1, r2
 80074f4:	4b3b      	ldr	r3, [pc, #236]	; (80075e4 <LL_USART_SetBaudRate+0x458>)
 80074f6:	fba3 2301 	umull	r2, r3, r3, r1
 80074fa:	095b      	lsrs	r3, r3, #5
 80074fc:	2264      	movs	r2, #100	; 0x64
 80074fe:	fb02 f303 	mul.w	r3, r2, r3
 8007502:	1acb      	subs	r3, r1, r3
 8007504:	011b      	lsls	r3, r3, #4
 8007506:	3332      	adds	r3, #50	; 0x32
 8007508:	4a36      	ldr	r2, [pc, #216]	; (80075e4 <LL_USART_SetBaudRate+0x458>)
 800750a:	fba2 2303 	umull	r2, r3, r2, r3
 800750e:	095b      	lsrs	r3, r3, #5
 8007510:	b29b      	uxth	r3, r3
 8007512:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007516:	b29b      	uxth	r3, r3
 8007518:	4423      	add	r3, r4
 800751a:	b29c      	uxth	r4, r3
 800751c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007520:	2200      	movs	r2, #0
 8007522:	67bb      	str	r3, [r7, #120]	; 0x78
 8007524:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007526:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800752a:	4642      	mov	r2, r8
 800752c:	464b      	mov	r3, r9
 800752e:	1891      	adds	r1, r2, r2
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	415b      	adcs	r3, r3
 8007534:	60fb      	str	r3, [r7, #12]
 8007536:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800753a:	4641      	mov	r1, r8
 800753c:	1851      	adds	r1, r2, r1
 800753e:	6039      	str	r1, [r7, #0]
 8007540:	4649      	mov	r1, r9
 8007542:	414b      	adcs	r3, r1
 8007544:	607b      	str	r3, [r7, #4]
 8007546:	f04f 0200 	mov.w	r2, #0
 800754a:	f04f 0300 	mov.w	r3, #0
 800754e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007552:	4659      	mov	r1, fp
 8007554:	00cb      	lsls	r3, r1, #3
 8007556:	4651      	mov	r1, sl
 8007558:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800755c:	4651      	mov	r1, sl
 800755e:	00ca      	lsls	r2, r1, #3
 8007560:	4610      	mov	r0, r2
 8007562:	4619      	mov	r1, r3
 8007564:	4603      	mov	r3, r0
 8007566:	4642      	mov	r2, r8
 8007568:	189b      	adds	r3, r3, r2
 800756a:	673b      	str	r3, [r7, #112]	; 0x70
 800756c:	464b      	mov	r3, r9
 800756e:	460a      	mov	r2, r1
 8007570:	eb42 0303 	adc.w	r3, r2, r3
 8007574:	677b      	str	r3, [r7, #116]	; 0x74
 8007576:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800757a:	2200      	movs	r2, #0
 800757c:	66bb      	str	r3, [r7, #104]	; 0x68
 800757e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007580:	f04f 0200 	mov.w	r2, #0
 8007584:	f04f 0300 	mov.w	r3, #0
 8007588:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 800758c:	4649      	mov	r1, r9
 800758e:	008b      	lsls	r3, r1, #2
 8007590:	4641      	mov	r1, r8
 8007592:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007596:	4641      	mov	r1, r8
 8007598:	008a      	lsls	r2, r1, #2
 800759a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800759e:	f7f8 fe77 	bl	8000290 <__aeabi_uldivmod>
 80075a2:	4602      	mov	r2, r0
 80075a4:	460b      	mov	r3, r1
 80075a6:	4b0f      	ldr	r3, [pc, #60]	; (80075e4 <LL_USART_SetBaudRate+0x458>)
 80075a8:	fba3 1302 	umull	r1, r3, r3, r2
 80075ac:	095b      	lsrs	r3, r3, #5
 80075ae:	2164      	movs	r1, #100	; 0x64
 80075b0:	fb01 f303 	mul.w	r3, r1, r3
 80075b4:	1ad3      	subs	r3, r2, r3
 80075b6:	011b      	lsls	r3, r3, #4
 80075b8:	3332      	adds	r3, #50	; 0x32
 80075ba:	4a0a      	ldr	r2, [pc, #40]	; (80075e4 <LL_USART_SetBaudRate+0x458>)
 80075bc:	fba2 2303 	umull	r2, r3, r2, r3
 80075c0:	095b      	lsrs	r3, r3, #5
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	f003 030f 	and.w	r3, r3, #15
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	4423      	add	r3, r4
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	461a      	mov	r2, r3
 80075d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075d4:	609a      	str	r2, [r3, #8]
}
 80075d6:	bf00      	nop
 80075d8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80075dc:	46bd      	mov	sp, r7
 80075de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075e2:	bf00      	nop
 80075e4:	51eb851f 	.word	0x51eb851f

080075e8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b088      	sub	sp, #32
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80075f6:	2300      	movs	r3, #0
 80075f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f7ff fd8c 	bl	8007118 <LL_USART_IsEnabled>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d149      	bne.n	800769a <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800760e:	f023 030c 	bic.w	r3, r3, #12
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	6851      	ldr	r1, [r2, #4]
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	68d2      	ldr	r2, [r2, #12]
 800761a:	4311      	orrs	r1, r2
 800761c:	683a      	ldr	r2, [r7, #0]
 800761e:	6912      	ldr	r2, [r2, #16]
 8007620:	4311      	orrs	r1, r2
 8007622:	683a      	ldr	r2, [r7, #0]
 8007624:	6992      	ldr	r2, [r2, #24]
 8007626:	430a      	orrs	r2, r1
 8007628:	431a      	orrs	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	4619      	mov	r1, r3
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f7ff fd83 	bl	8007140 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	4619      	mov	r1, r3
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f7ff fd90 	bl	8007166 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8007646:	f107 0308 	add.w	r3, r7, #8
 800764a:	4618      	mov	r0, r3
 800764c:	f7ff fbe6 	bl	8006e1c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4a14      	ldr	r2, [pc, #80]	; (80076a4 <LL_USART_Init+0xbc>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d102      	bne.n	800765e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	61bb      	str	r3, [r7, #24]
 800765c:	e00c      	b.n	8007678 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a11      	ldr	r2, [pc, #68]	; (80076a8 <LL_USART_Init+0xc0>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d102      	bne.n	800766c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	61bb      	str	r3, [r7, #24]
 800766a:	e005      	b.n	8007678 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4a0f      	ldr	r2, [pc, #60]	; (80076ac <LL_USART_Init+0xc4>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d101      	bne.n	8007678 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d00d      	beq.n	800769a <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d009      	beq.n	800769a <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8007686:	2300      	movs	r3, #0
 8007688:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	699a      	ldr	r2, [r3, #24]
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	69b9      	ldr	r1, [r7, #24]
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f7ff fd79 	bl	800718c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800769a:	7ffb      	ldrb	r3, [r7, #31]
}
 800769c:	4618      	mov	r0, r3
 800769e:	3720      	adds	r7, #32
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	40011000 	.word	0x40011000
 80076a8:	40004400 	.word	0x40004400
 80076ac:	40011400 	.word	0x40011400

080076b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80076b0:	b084      	sub	sp, #16
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b084      	sub	sp, #16
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
 80076ba:	f107 001c 	add.w	r0, r7, #28
 80076be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80076c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d122      	bne.n	800770e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80076dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80076f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d105      	bne.n	8007702 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f001 fbee 	bl	8008ee4 <USB_CoreReset>
 8007708:	4603      	mov	r3, r0
 800770a:	73fb      	strb	r3, [r7, #15]
 800770c:	e01a      	b.n	8007744 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f001 fbe2 	bl	8008ee4 <USB_CoreReset>
 8007720:	4603      	mov	r3, r0
 8007722:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007724:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007726:	2b00      	cmp	r3, #0
 8007728:	d106      	bne.n	8007738 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800772e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	639a      	str	r2, [r3, #56]	; 0x38
 8007736:	e005      	b.n	8007744 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800773c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007746:	2b01      	cmp	r3, #1
 8007748:	d10b      	bne.n	8007762 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	f043 0206 	orr.w	r2, r3, #6
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	689b      	ldr	r3, [r3, #8]
 800775a:	f043 0220 	orr.w	r2, r3, #32
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007762:	7bfb      	ldrb	r3, [r7, #15]
}
 8007764:	4618      	mov	r0, r3
 8007766:	3710      	adds	r7, #16
 8007768:	46bd      	mov	sp, r7
 800776a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800776e:	b004      	add	sp, #16
 8007770:	4770      	bx	lr
	...

08007774 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007774:	b480      	push	{r7}
 8007776:	b087      	sub	sp, #28
 8007778:	af00      	add	r7, sp, #0
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	4613      	mov	r3, r2
 8007780:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007782:	79fb      	ldrb	r3, [r7, #7]
 8007784:	2b02      	cmp	r3, #2
 8007786:	d165      	bne.n	8007854 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	4a41      	ldr	r2, [pc, #260]	; (8007890 <USB_SetTurnaroundTime+0x11c>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d906      	bls.n	800779e <USB_SetTurnaroundTime+0x2a>
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	4a40      	ldr	r2, [pc, #256]	; (8007894 <USB_SetTurnaroundTime+0x120>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d202      	bcs.n	800779e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007798:	230f      	movs	r3, #15
 800779a:	617b      	str	r3, [r7, #20]
 800779c:	e062      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	4a3c      	ldr	r2, [pc, #240]	; (8007894 <USB_SetTurnaroundTime+0x120>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d306      	bcc.n	80077b4 <USB_SetTurnaroundTime+0x40>
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	4a3b      	ldr	r2, [pc, #236]	; (8007898 <USB_SetTurnaroundTime+0x124>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d202      	bcs.n	80077b4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80077ae:	230e      	movs	r3, #14
 80077b0:	617b      	str	r3, [r7, #20]
 80077b2:	e057      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	4a38      	ldr	r2, [pc, #224]	; (8007898 <USB_SetTurnaroundTime+0x124>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d306      	bcc.n	80077ca <USB_SetTurnaroundTime+0x56>
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	4a37      	ldr	r2, [pc, #220]	; (800789c <USB_SetTurnaroundTime+0x128>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d202      	bcs.n	80077ca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80077c4:	230d      	movs	r3, #13
 80077c6:	617b      	str	r3, [r7, #20]
 80077c8:	e04c      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	4a33      	ldr	r2, [pc, #204]	; (800789c <USB_SetTurnaroundTime+0x128>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d306      	bcc.n	80077e0 <USB_SetTurnaroundTime+0x6c>
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	4a32      	ldr	r2, [pc, #200]	; (80078a0 <USB_SetTurnaroundTime+0x12c>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d802      	bhi.n	80077e0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80077da:	230c      	movs	r3, #12
 80077dc:	617b      	str	r3, [r7, #20]
 80077de:	e041      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	4a2f      	ldr	r2, [pc, #188]	; (80078a0 <USB_SetTurnaroundTime+0x12c>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d906      	bls.n	80077f6 <USB_SetTurnaroundTime+0x82>
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	4a2e      	ldr	r2, [pc, #184]	; (80078a4 <USB_SetTurnaroundTime+0x130>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d802      	bhi.n	80077f6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80077f0:	230b      	movs	r3, #11
 80077f2:	617b      	str	r3, [r7, #20]
 80077f4:	e036      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	4a2a      	ldr	r2, [pc, #168]	; (80078a4 <USB_SetTurnaroundTime+0x130>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d906      	bls.n	800780c <USB_SetTurnaroundTime+0x98>
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	4a29      	ldr	r2, [pc, #164]	; (80078a8 <USB_SetTurnaroundTime+0x134>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d802      	bhi.n	800780c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007806:	230a      	movs	r3, #10
 8007808:	617b      	str	r3, [r7, #20]
 800780a:	e02b      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	4a26      	ldr	r2, [pc, #152]	; (80078a8 <USB_SetTurnaroundTime+0x134>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d906      	bls.n	8007822 <USB_SetTurnaroundTime+0xae>
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	4a25      	ldr	r2, [pc, #148]	; (80078ac <USB_SetTurnaroundTime+0x138>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d202      	bcs.n	8007822 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800781c:	2309      	movs	r3, #9
 800781e:	617b      	str	r3, [r7, #20]
 8007820:	e020      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	4a21      	ldr	r2, [pc, #132]	; (80078ac <USB_SetTurnaroundTime+0x138>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d306      	bcc.n	8007838 <USB_SetTurnaroundTime+0xc4>
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	4a20      	ldr	r2, [pc, #128]	; (80078b0 <USB_SetTurnaroundTime+0x13c>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d802      	bhi.n	8007838 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007832:	2308      	movs	r3, #8
 8007834:	617b      	str	r3, [r7, #20]
 8007836:	e015      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	4a1d      	ldr	r2, [pc, #116]	; (80078b0 <USB_SetTurnaroundTime+0x13c>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d906      	bls.n	800784e <USB_SetTurnaroundTime+0xda>
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	4a1c      	ldr	r2, [pc, #112]	; (80078b4 <USB_SetTurnaroundTime+0x140>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d202      	bcs.n	800784e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007848:	2307      	movs	r3, #7
 800784a:	617b      	str	r3, [r7, #20]
 800784c:	e00a      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800784e:	2306      	movs	r3, #6
 8007850:	617b      	str	r3, [r7, #20]
 8007852:	e007      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007854:	79fb      	ldrb	r3, [r7, #7]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d102      	bne.n	8007860 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800785a:	2309      	movs	r3, #9
 800785c:	617b      	str	r3, [r7, #20]
 800785e:	e001      	b.n	8007864 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007860:	2309      	movs	r3, #9
 8007862:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	68da      	ldr	r2, [r3, #12]
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	029b      	lsls	r3, r3, #10
 8007878:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800787c:	431a      	orrs	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	371c      	adds	r7, #28
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr
 8007890:	00d8acbf 	.word	0x00d8acbf
 8007894:	00e4e1c0 	.word	0x00e4e1c0
 8007898:	00f42400 	.word	0x00f42400
 800789c:	01067380 	.word	0x01067380
 80078a0:	011a499f 	.word	0x011a499f
 80078a4:	01312cff 	.word	0x01312cff
 80078a8:	014ca43f 	.word	0x014ca43f
 80078ac:	016e3600 	.word	0x016e3600
 80078b0:	01a6ab1f 	.word	0x01a6ab1f
 80078b4:	01e84800 	.word	0x01e84800

080078b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	f043 0201 	orr.w	r2, r3, #1
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	370c      	adds	r7, #12
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr

080078da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80078da:	b480      	push	{r7}
 80078dc:	b083      	sub	sp, #12
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f023 0201 	bic.w	r2, r3, #1
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	460b      	mov	r3, r1
 8007906:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007908:	2300      	movs	r3, #0
 800790a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007918:	78fb      	ldrb	r3, [r7, #3]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d115      	bne.n	800794a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800792a:	2001      	movs	r0, #1
 800792c:	f7fb fd74 	bl	8003418 <HAL_Delay>
      ms++;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	3301      	adds	r3, #1
 8007934:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f001 fa45 	bl	8008dc6 <USB_GetMode>
 800793c:	4603      	mov	r3, r0
 800793e:	2b01      	cmp	r3, #1
 8007940:	d01e      	beq.n	8007980 <USB_SetCurrentMode+0x84>
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2b31      	cmp	r3, #49	; 0x31
 8007946:	d9f0      	bls.n	800792a <USB_SetCurrentMode+0x2e>
 8007948:	e01a      	b.n	8007980 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800794a:	78fb      	ldrb	r3, [r7, #3]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d115      	bne.n	800797c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	68db      	ldr	r3, [r3, #12]
 8007954:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800795c:	2001      	movs	r0, #1
 800795e:	f7fb fd5b 	bl	8003418 <HAL_Delay>
      ms++;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	3301      	adds	r3, #1
 8007966:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f001 fa2c 	bl	8008dc6 <USB_GetMode>
 800796e:	4603      	mov	r3, r0
 8007970:	2b00      	cmp	r3, #0
 8007972:	d005      	beq.n	8007980 <USB_SetCurrentMode+0x84>
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2b31      	cmp	r3, #49	; 0x31
 8007978:	d9f0      	bls.n	800795c <USB_SetCurrentMode+0x60>
 800797a:	e001      	b.n	8007980 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e005      	b.n	800798c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2b32      	cmp	r3, #50	; 0x32
 8007984:	d101      	bne.n	800798a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e000      	b.n	800798c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3710      	adds	r7, #16
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007994:	b084      	sub	sp, #16
 8007996:	b580      	push	{r7, lr}
 8007998:	b086      	sub	sp, #24
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
 800799e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80079a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80079a6:	2300      	movs	r3, #0
 80079a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80079ae:	2300      	movs	r3, #0
 80079b0:	613b      	str	r3, [r7, #16]
 80079b2:	e009      	b.n	80079c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	3340      	adds	r3, #64	; 0x40
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	4413      	add	r3, r2
 80079be:	2200      	movs	r2, #0
 80079c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	3301      	adds	r3, #1
 80079c6:	613b      	str	r3, [r7, #16]
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	2b0e      	cmp	r3, #14
 80079cc:	d9f2      	bls.n	80079b4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80079ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d11c      	bne.n	8007a0e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079e2:	f043 0302 	orr.w	r3, r3, #2
 80079e6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a04:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	639a      	str	r2, [r3, #56]	; 0x38
 8007a0c:	e00b      	b.n	8007a26 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a12:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a1e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	2300      	movs	r3, #0
 8007a30:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a38:	4619      	mov	r1, r3
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a40:	461a      	mov	r2, r3
 8007a42:	680b      	ldr	r3, [r1, #0]
 8007a44:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d10c      	bne.n	8007a66 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d104      	bne.n	8007a5c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007a52:	2100      	movs	r1, #0
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f000 f965 	bl	8007d24 <USB_SetDevSpeed>
 8007a5a:	e008      	b.n	8007a6e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f000 f960 	bl	8007d24 <USB_SetDevSpeed>
 8007a64:	e003      	b.n	8007a6e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007a66:	2103      	movs	r1, #3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 f95b 	bl	8007d24 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007a6e:	2110      	movs	r1, #16
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 f8f3 	bl	8007c5c <USB_FlushTxFifo>
 8007a76:	4603      	mov	r3, r0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d001      	beq.n	8007a80 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f000 f91f 	bl	8007cc4 <USB_FlushRxFifo>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d001      	beq.n	8007a90 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a96:	461a      	mov	r2, r3
 8007a98:	2300      	movs	r3, #0
 8007a9a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aae:	461a      	mov	r2, r3
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	613b      	str	r3, [r7, #16]
 8007ab8:	e043      	b.n	8007b42 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	015a      	lsls	r2, r3, #5
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007acc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ad0:	d118      	bne.n	8007b04 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d10a      	bne.n	8007aee <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	015a      	lsls	r2, r3, #5
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	4413      	add	r3, r2
 8007ae0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007aea:	6013      	str	r3, [r2, #0]
 8007aec:	e013      	b.n	8007b16 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007afa:	461a      	mov	r2, r3
 8007afc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007b00:	6013      	str	r3, [r2, #0]
 8007b02:	e008      	b.n	8007b16 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	015a      	lsls	r2, r3, #5
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	4413      	add	r3, r2
 8007b0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b10:	461a      	mov	r2, r3
 8007b12:	2300      	movs	r3, #0
 8007b14:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	015a      	lsls	r2, r3, #5
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b22:	461a      	mov	r2, r3
 8007b24:	2300      	movs	r3, #0
 8007b26:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	015a      	lsls	r2, r3, #5
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	4413      	add	r3, r2
 8007b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b34:	461a      	mov	r2, r3
 8007b36:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b3a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	3301      	adds	r3, #1
 8007b40:	613b      	str	r3, [r7, #16]
 8007b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b44:	693a      	ldr	r2, [r7, #16]
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d3b7      	bcc.n	8007aba <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	613b      	str	r3, [r7, #16]
 8007b4e:	e043      	b.n	8007bd8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	015a      	lsls	r2, r3, #5
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	4413      	add	r3, r2
 8007b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b66:	d118      	bne.n	8007b9a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d10a      	bne.n	8007b84 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	015a      	lsls	r2, r3, #5
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	4413      	add	r3, r2
 8007b76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007b80:	6013      	str	r3, [r2, #0]
 8007b82:	e013      	b.n	8007bac <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	015a      	lsls	r2, r3, #5
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	4413      	add	r3, r2
 8007b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b90:	461a      	mov	r2, r3
 8007b92:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007b96:	6013      	str	r3, [r2, #0]
 8007b98:	e008      	b.n	8007bac <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	015a      	lsls	r2, r3, #5
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	4413      	add	r3, r2
 8007ba2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	2300      	movs	r3, #0
 8007baa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	015a      	lsls	r2, r3, #5
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bb8:	461a      	mov	r2, r3
 8007bba:	2300      	movs	r3, #0
 8007bbc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	015a      	lsls	r2, r3, #5
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bca:	461a      	mov	r2, r3
 8007bcc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007bd0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	613b      	str	r3, [r7, #16]
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bda:	693a      	ldr	r2, [r7, #16]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d3b7      	bcc.n	8007b50 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007bee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bf2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007c00:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d105      	bne.n	8007c14 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	f043 0210 	orr.w	r2, r3, #16
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	699a      	ldr	r2, [r3, #24]
 8007c18:	4b0f      	ldr	r3, [pc, #60]	; (8007c58 <USB_DevInit+0x2c4>)
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d005      	beq.n	8007c32 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	699b      	ldr	r3, [r3, #24]
 8007c2a:	f043 0208 	orr.w	r2, r3, #8
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007c32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d107      	bne.n	8007c48 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	699b      	ldr	r3, [r3, #24]
 8007c3c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007c40:	f043 0304 	orr.w	r3, r3, #4
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007c48:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3718      	adds	r7, #24
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c54:	b004      	add	sp, #16
 8007c56:	4770      	bx	lr
 8007c58:	803c3800 	.word	0x803c3800

08007c5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b085      	sub	sp, #20
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	4a13      	ldr	r2, [pc, #76]	; (8007cc0 <USB_FlushTxFifo+0x64>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d901      	bls.n	8007c7c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007c78:	2303      	movs	r3, #3
 8007c7a:	e01b      	b.n	8007cb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	daf2      	bge.n	8007c6a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007c84:	2300      	movs	r3, #0
 8007c86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	019b      	lsls	r3, r3, #6
 8007c8c:	f043 0220 	orr.w	r2, r3, #32
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	3301      	adds	r3, #1
 8007c98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	4a08      	ldr	r2, [pc, #32]	; (8007cc0 <USB_FlushTxFifo+0x64>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d901      	bls.n	8007ca6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	e006      	b.n	8007cb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	f003 0320 	and.w	r3, r3, #32
 8007cae:	2b20      	cmp	r3, #32
 8007cb0:	d0f0      	beq.n	8007c94 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007cb2:	2300      	movs	r3, #0
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3714      	adds	r7, #20
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr
 8007cc0:	00030d40 	.word	0x00030d40

08007cc4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b085      	sub	sp, #20
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	4a11      	ldr	r2, [pc, #68]	; (8007d20 <USB_FlushRxFifo+0x5c>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d901      	bls.n	8007ce2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007cde:	2303      	movs	r3, #3
 8007ce0:	e018      	b.n	8007d14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	daf2      	bge.n	8007cd0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007cea:	2300      	movs	r3, #0
 8007cec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2210      	movs	r2, #16
 8007cf2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	4a08      	ldr	r2, [pc, #32]	; (8007d20 <USB_FlushRxFifo+0x5c>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d901      	bls.n	8007d06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	e006      	b.n	8007d14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	f003 0310 	and.w	r3, r3, #16
 8007d0e:	2b10      	cmp	r3, #16
 8007d10:	d0f0      	beq.n	8007cf4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3714      	adds	r7, #20
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr
 8007d20:	00030d40 	.word	0x00030d40

08007d24 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	78fb      	ldrb	r3, [r7, #3]
 8007d3e:	68f9      	ldr	r1, [r7, #12]
 8007d40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d44:	4313      	orrs	r3, r2
 8007d46:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007d48:	2300      	movs	r3, #0
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3714      	adds	r7, #20
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr

08007d56 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b087      	sub	sp, #28
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f003 0306 	and.w	r3, r3, #6
 8007d6e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d102      	bne.n	8007d7c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007d76:	2300      	movs	r3, #0
 8007d78:	75fb      	strb	r3, [r7, #23]
 8007d7a:	e00a      	b.n	8007d92 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	d002      	beq.n	8007d88 <USB_GetDevSpeed+0x32>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2b06      	cmp	r3, #6
 8007d86:	d102      	bne.n	8007d8e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007d88:	2302      	movs	r3, #2
 8007d8a:	75fb      	strb	r3, [r7, #23]
 8007d8c:	e001      	b.n	8007d92 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007d8e:	230f      	movs	r3, #15
 8007d90:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007d92:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	371c      	adds	r7, #28
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b085      	sub	sp, #20
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	781b      	ldrb	r3, [r3, #0]
 8007db2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	785b      	ldrb	r3, [r3, #1]
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d13a      	bne.n	8007e32 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dc2:	69da      	ldr	r2, [r3, #28]
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	781b      	ldrb	r3, [r3, #0]
 8007dc8:	f003 030f 	and.w	r3, r3, #15
 8007dcc:	2101      	movs	r1, #1
 8007dce:	fa01 f303 	lsl.w	r3, r1, r3
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	68f9      	ldr	r1, [r7, #12]
 8007dd6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	015a      	lsls	r2, r3, #5
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	4413      	add	r3, r2
 8007de6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d155      	bne.n	8007ea0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	015a      	lsls	r2, r3, #5
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	4413      	add	r3, r2
 8007dfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	791b      	ldrb	r3, [r3, #4]
 8007e0e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007e10:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	059b      	lsls	r3, r3, #22
 8007e16:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	68ba      	ldr	r2, [r7, #8]
 8007e1c:	0151      	lsls	r1, r2, #5
 8007e1e:	68fa      	ldr	r2, [r7, #12]
 8007e20:	440a      	add	r2, r1
 8007e22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e2e:	6013      	str	r3, [r2, #0]
 8007e30:	e036      	b.n	8007ea0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e38:	69da      	ldr	r2, [r3, #28]
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	f003 030f 	and.w	r3, r3, #15
 8007e42:	2101      	movs	r1, #1
 8007e44:	fa01 f303 	lsl.w	r3, r1, r3
 8007e48:	041b      	lsls	r3, r3, #16
 8007e4a:	68f9      	ldr	r1, [r7, #12]
 8007e4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e50:	4313      	orrs	r3, r2
 8007e52:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	015a      	lsls	r2, r3, #5
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	4413      	add	r3, r2
 8007e5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d11a      	bne.n	8007ea0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	015a      	lsls	r2, r3, #5
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	4413      	add	r3, r2
 8007e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	791b      	ldrb	r3, [r3, #4]
 8007e84:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007e86:	430b      	orrs	r3, r1
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	0151      	lsls	r1, r2, #5
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	440a      	add	r2, r1
 8007e92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e9e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3714      	adds	r7, #20
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr
	...

08007eb0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	785b      	ldrb	r3, [r3, #1]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d161      	bne.n	8007f90 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	015a      	lsls	r2, r3, #5
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ede:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ee2:	d11f      	bne.n	8007f24 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	015a      	lsls	r2, r3, #5
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	4413      	add	r3, r2
 8007eec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68ba      	ldr	r2, [r7, #8]
 8007ef4:	0151      	lsls	r1, r2, #5
 8007ef6:	68fa      	ldr	r2, [r7, #12]
 8007ef8:	440a      	add	r2, r1
 8007efa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007efe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f02:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	015a      	lsls	r2, r3, #5
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	4413      	add	r3, r2
 8007f0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68ba      	ldr	r2, [r7, #8]
 8007f14:	0151      	lsls	r1, r2, #5
 8007f16:	68fa      	ldr	r2, [r7, #12]
 8007f18:	440a      	add	r2, r1
 8007f1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f22:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	f003 030f 	and.w	r3, r3, #15
 8007f34:	2101      	movs	r1, #1
 8007f36:	fa01 f303 	lsl.w	r3, r1, r3
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	43db      	mvns	r3, r3
 8007f3e:	68f9      	ldr	r1, [r7, #12]
 8007f40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f44:	4013      	ands	r3, r2
 8007f46:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f4e:	69da      	ldr	r2, [r3, #28]
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	f003 030f 	and.w	r3, r3, #15
 8007f58:	2101      	movs	r1, #1
 8007f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007f5e:	b29b      	uxth	r3, r3
 8007f60:	43db      	mvns	r3, r3
 8007f62:	68f9      	ldr	r1, [r7, #12]
 8007f64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f68:	4013      	ands	r3, r2
 8007f6a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	015a      	lsls	r2, r3, #5
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	4413      	add	r3, r2
 8007f74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	0159      	lsls	r1, r3, #5
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	440b      	add	r3, r1
 8007f82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f86:	4619      	mov	r1, r3
 8007f88:	4b35      	ldr	r3, [pc, #212]	; (8008060 <USB_DeactivateEndpoint+0x1b0>)
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	600b      	str	r3, [r1, #0]
 8007f8e:	e060      	b.n	8008052 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	015a      	lsls	r2, r3, #5
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	4413      	add	r3, r2
 8007f98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fa2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fa6:	d11f      	bne.n	8007fe8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	015a      	lsls	r2, r3, #5
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	4413      	add	r3, r2
 8007fb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	0151      	lsls	r1, r2, #5
 8007fba:	68fa      	ldr	r2, [r7, #12]
 8007fbc:	440a      	add	r2, r1
 8007fbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fc2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007fc6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	015a      	lsls	r2, r3, #5
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	4413      	add	r3, r2
 8007fd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68ba      	ldr	r2, [r7, #8]
 8007fd8:	0151      	lsls	r1, r2, #5
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	440a      	add	r2, r1
 8007fde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fe2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007fe6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	f003 030f 	and.w	r3, r3, #15
 8007ff8:	2101      	movs	r1, #1
 8007ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8007ffe:	041b      	lsls	r3, r3, #16
 8008000:	43db      	mvns	r3, r3
 8008002:	68f9      	ldr	r1, [r7, #12]
 8008004:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008008:	4013      	ands	r3, r2
 800800a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008012:	69da      	ldr	r2, [r3, #28]
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	f003 030f 	and.w	r3, r3, #15
 800801c:	2101      	movs	r1, #1
 800801e:	fa01 f303 	lsl.w	r3, r1, r3
 8008022:	041b      	lsls	r3, r3, #16
 8008024:	43db      	mvns	r3, r3
 8008026:	68f9      	ldr	r1, [r7, #12]
 8008028:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800802c:	4013      	ands	r3, r2
 800802e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	015a      	lsls	r2, r3, #5
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	4413      	add	r3, r2
 8008038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	0159      	lsls	r1, r3, #5
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	440b      	add	r3, r1
 8008046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800804a:	4619      	mov	r1, r3
 800804c:	4b05      	ldr	r3, [pc, #20]	; (8008064 <USB_DeactivateEndpoint+0x1b4>)
 800804e:	4013      	ands	r3, r2
 8008050:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008052:	2300      	movs	r3, #0
}
 8008054:	4618      	mov	r0, r3
 8008056:	3714      	adds	r7, #20
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr
 8008060:	ec337800 	.word	0xec337800
 8008064:	eff37800 	.word	0xeff37800

08008068 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b08a      	sub	sp, #40	; 0x28
 800806c:	af02      	add	r7, sp, #8
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	4613      	mov	r3, r2
 8008074:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	781b      	ldrb	r3, [r3, #0]
 800807e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	785b      	ldrb	r3, [r3, #1]
 8008084:	2b01      	cmp	r3, #1
 8008086:	f040 815c 	bne.w	8008342 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	699b      	ldr	r3, [r3, #24]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d132      	bne.n	80080f8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008092:	69bb      	ldr	r3, [r7, #24]
 8008094:	015a      	lsls	r2, r3, #5
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	4413      	add	r3, r2
 800809a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800809e:	691b      	ldr	r3, [r3, #16]
 80080a0:	69ba      	ldr	r2, [r7, #24]
 80080a2:	0151      	lsls	r1, r2, #5
 80080a4:	69fa      	ldr	r2, [r7, #28]
 80080a6:	440a      	add	r2, r1
 80080a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080ac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80080b0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80080b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80080b6:	69bb      	ldr	r3, [r7, #24]
 80080b8:	015a      	lsls	r2, r3, #5
 80080ba:	69fb      	ldr	r3, [r7, #28]
 80080bc:	4413      	add	r3, r2
 80080be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080c2:	691b      	ldr	r3, [r3, #16]
 80080c4:	69ba      	ldr	r2, [r7, #24]
 80080c6:	0151      	lsls	r1, r2, #5
 80080c8:	69fa      	ldr	r2, [r7, #28]
 80080ca:	440a      	add	r2, r1
 80080cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80080d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	015a      	lsls	r2, r3, #5
 80080da:	69fb      	ldr	r3, [r7, #28]
 80080dc:	4413      	add	r3, r2
 80080de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	69ba      	ldr	r2, [r7, #24]
 80080e6:	0151      	lsls	r1, r2, #5
 80080e8:	69fa      	ldr	r2, [r7, #28]
 80080ea:	440a      	add	r2, r1
 80080ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080f0:	0cdb      	lsrs	r3, r3, #19
 80080f2:	04db      	lsls	r3, r3, #19
 80080f4:	6113      	str	r3, [r2, #16]
 80080f6:	e074      	b.n	80081e2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	015a      	lsls	r2, r3, #5
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	4413      	add	r3, r2
 8008100:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	69ba      	ldr	r2, [r7, #24]
 8008108:	0151      	lsls	r1, r2, #5
 800810a:	69fa      	ldr	r2, [r7, #28]
 800810c:	440a      	add	r2, r1
 800810e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008112:	0cdb      	lsrs	r3, r3, #19
 8008114:	04db      	lsls	r3, r3, #19
 8008116:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	015a      	lsls	r2, r3, #5
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	4413      	add	r3, r2
 8008120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008124:	691b      	ldr	r3, [r3, #16]
 8008126:	69ba      	ldr	r2, [r7, #24]
 8008128:	0151      	lsls	r1, r2, #5
 800812a:	69fa      	ldr	r2, [r7, #28]
 800812c:	440a      	add	r2, r1
 800812e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008132:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008136:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800813a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	015a      	lsls	r2, r3, #5
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	4413      	add	r3, r2
 8008144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008148:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	6999      	ldr	r1, [r3, #24]
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	440b      	add	r3, r1
 8008154:	1e59      	subs	r1, r3, #1
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	fbb1 f3f3 	udiv	r3, r1, r3
 800815e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008160:	4b9d      	ldr	r3, [pc, #628]	; (80083d8 <USB_EPStartXfer+0x370>)
 8008162:	400b      	ands	r3, r1
 8008164:	69b9      	ldr	r1, [r7, #24]
 8008166:	0148      	lsls	r0, r1, #5
 8008168:	69f9      	ldr	r1, [r7, #28]
 800816a:	4401      	add	r1, r0
 800816c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008170:	4313      	orrs	r3, r2
 8008172:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	015a      	lsls	r2, r3, #5
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	4413      	add	r3, r2
 800817c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008180:	691a      	ldr	r2, [r3, #16]
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	699b      	ldr	r3, [r3, #24]
 8008186:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800818a:	69b9      	ldr	r1, [r7, #24]
 800818c:	0148      	lsls	r0, r1, #5
 800818e:	69f9      	ldr	r1, [r7, #28]
 8008190:	4401      	add	r1, r0
 8008192:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008196:	4313      	orrs	r3, r2
 8008198:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	791b      	ldrb	r3, [r3, #4]
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d11f      	bne.n	80081e2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80081a2:	69bb      	ldr	r3, [r7, #24]
 80081a4:	015a      	lsls	r2, r3, #5
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	4413      	add	r3, r2
 80081aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081ae:	691b      	ldr	r3, [r3, #16]
 80081b0:	69ba      	ldr	r2, [r7, #24]
 80081b2:	0151      	lsls	r1, r2, #5
 80081b4:	69fa      	ldr	r2, [r7, #28]
 80081b6:	440a      	add	r2, r1
 80081b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081bc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80081c0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	015a      	lsls	r2, r3, #5
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	4413      	add	r3, r2
 80081ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	69ba      	ldr	r2, [r7, #24]
 80081d2:	0151      	lsls	r1, r2, #5
 80081d4:	69fa      	ldr	r2, [r7, #28]
 80081d6:	440a      	add	r2, r1
 80081d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80081e0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80081e2:	79fb      	ldrb	r3, [r7, #7]
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	d14b      	bne.n	8008280 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	695b      	ldr	r3, [r3, #20]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d009      	beq.n	8008204 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80081f0:	69bb      	ldr	r3, [r7, #24]
 80081f2:	015a      	lsls	r2, r3, #5
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	4413      	add	r3, r2
 80081f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081fc:	461a      	mov	r2, r3
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	695b      	ldr	r3, [r3, #20]
 8008202:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	791b      	ldrb	r3, [r3, #4]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d128      	bne.n	800825e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800820c:	69fb      	ldr	r3, [r7, #28]
 800820e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008212:	689b      	ldr	r3, [r3, #8]
 8008214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008218:	2b00      	cmp	r3, #0
 800821a:	d110      	bne.n	800823e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	015a      	lsls	r2, r3, #5
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	4413      	add	r3, r2
 8008224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	69ba      	ldr	r2, [r7, #24]
 800822c:	0151      	lsls	r1, r2, #5
 800822e:	69fa      	ldr	r2, [r7, #28]
 8008230:	440a      	add	r2, r1
 8008232:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008236:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800823a:	6013      	str	r3, [r2, #0]
 800823c:	e00f      	b.n	800825e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	015a      	lsls	r2, r3, #5
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	4413      	add	r3, r2
 8008246:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	69ba      	ldr	r2, [r7, #24]
 800824e:	0151      	lsls	r1, r2, #5
 8008250:	69fa      	ldr	r2, [r7, #28]
 8008252:	440a      	add	r2, r1
 8008254:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008258:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800825c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	015a      	lsls	r2, r3, #5
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	4413      	add	r3, r2
 8008266:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	69ba      	ldr	r2, [r7, #24]
 800826e:	0151      	lsls	r1, r2, #5
 8008270:	69fa      	ldr	r2, [r7, #28]
 8008272:	440a      	add	r2, r1
 8008274:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008278:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800827c:	6013      	str	r3, [r2, #0]
 800827e:	e133      	b.n	80084e8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008280:	69bb      	ldr	r3, [r7, #24]
 8008282:	015a      	lsls	r2, r3, #5
 8008284:	69fb      	ldr	r3, [r7, #28]
 8008286:	4413      	add	r3, r2
 8008288:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	69ba      	ldr	r2, [r7, #24]
 8008290:	0151      	lsls	r1, r2, #5
 8008292:	69fa      	ldr	r2, [r7, #28]
 8008294:	440a      	add	r2, r1
 8008296:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800829a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800829e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	791b      	ldrb	r3, [r3, #4]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d015      	beq.n	80082d4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	699b      	ldr	r3, [r3, #24]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	f000 811b 	beq.w	80084e8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80082b2:	69fb      	ldr	r3, [r7, #28]
 80082b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	f003 030f 	and.w	r3, r3, #15
 80082c2:	2101      	movs	r1, #1
 80082c4:	fa01 f303 	lsl.w	r3, r1, r3
 80082c8:	69f9      	ldr	r1, [r7, #28]
 80082ca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80082ce:	4313      	orrs	r3, r2
 80082d0:	634b      	str	r3, [r1, #52]	; 0x34
 80082d2:	e109      	b.n	80084e8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80082d4:	69fb      	ldr	r3, [r7, #28]
 80082d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d110      	bne.n	8008306 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	69ba      	ldr	r2, [r7, #24]
 80082f4:	0151      	lsls	r1, r2, #5
 80082f6:	69fa      	ldr	r2, [r7, #28]
 80082f8:	440a      	add	r2, r1
 80082fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008302:	6013      	str	r3, [r2, #0]
 8008304:	e00f      	b.n	8008326 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008306:	69bb      	ldr	r3, [r7, #24]
 8008308:	015a      	lsls	r2, r3, #5
 800830a:	69fb      	ldr	r3, [r7, #28]
 800830c:	4413      	add	r3, r2
 800830e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	69ba      	ldr	r2, [r7, #24]
 8008316:	0151      	lsls	r1, r2, #5
 8008318:	69fa      	ldr	r2, [r7, #28]
 800831a:	440a      	add	r2, r1
 800831c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008320:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008324:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	6919      	ldr	r1, [r3, #16]
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	781a      	ldrb	r2, [r3, #0]
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	699b      	ldr	r3, [r3, #24]
 8008332:	b298      	uxth	r0, r3
 8008334:	79fb      	ldrb	r3, [r7, #7]
 8008336:	9300      	str	r3, [sp, #0]
 8008338:	4603      	mov	r3, r0
 800833a:	68f8      	ldr	r0, [r7, #12]
 800833c:	f000 fade 	bl	80088fc <USB_WritePacket>
 8008340:	e0d2      	b.n	80084e8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	015a      	lsls	r2, r3, #5
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	4413      	add	r3, r2
 800834a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800834e:	691b      	ldr	r3, [r3, #16]
 8008350:	69ba      	ldr	r2, [r7, #24]
 8008352:	0151      	lsls	r1, r2, #5
 8008354:	69fa      	ldr	r2, [r7, #28]
 8008356:	440a      	add	r2, r1
 8008358:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800835c:	0cdb      	lsrs	r3, r3, #19
 800835e:	04db      	lsls	r3, r3, #19
 8008360:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	015a      	lsls	r2, r3, #5
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	4413      	add	r3, r2
 800836a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800836e:	691b      	ldr	r3, [r3, #16]
 8008370:	69ba      	ldr	r2, [r7, #24]
 8008372:	0151      	lsls	r1, r2, #5
 8008374:	69fa      	ldr	r2, [r7, #28]
 8008376:	440a      	add	r2, r1
 8008378:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800837c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008380:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008384:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d126      	bne.n	80083dc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	015a      	lsls	r2, r3, #5
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	4413      	add	r3, r2
 8008396:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800839a:	691a      	ldr	r2, [r3, #16]
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	68db      	ldr	r3, [r3, #12]
 80083a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083a4:	69b9      	ldr	r1, [r7, #24]
 80083a6:	0148      	lsls	r0, r1, #5
 80083a8:	69f9      	ldr	r1, [r7, #28]
 80083aa:	4401      	add	r1, r0
 80083ac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80083b0:	4313      	orrs	r3, r2
 80083b2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	015a      	lsls	r2, r3, #5
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	4413      	add	r3, r2
 80083bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083c0:	691b      	ldr	r3, [r3, #16]
 80083c2:	69ba      	ldr	r2, [r7, #24]
 80083c4:	0151      	lsls	r1, r2, #5
 80083c6:	69fa      	ldr	r2, [r7, #28]
 80083c8:	440a      	add	r2, r1
 80083ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80083d2:	6113      	str	r3, [r2, #16]
 80083d4:	e03a      	b.n	800844c <USB_EPStartXfer+0x3e4>
 80083d6:	bf00      	nop
 80083d8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	699a      	ldr	r2, [r3, #24]
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	4413      	add	r3, r2
 80083e6:	1e5a      	subs	r2, r3, #1
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80083f0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	8afa      	ldrh	r2, [r7, #22]
 80083f8:	fb03 f202 	mul.w	r2, r3, r2
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008400:	69bb      	ldr	r3, [r7, #24]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	4413      	add	r3, r2
 8008408:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800840c:	691a      	ldr	r2, [r3, #16]
 800840e:	8afb      	ldrh	r3, [r7, #22]
 8008410:	04d9      	lsls	r1, r3, #19
 8008412:	4b38      	ldr	r3, [pc, #224]	; (80084f4 <USB_EPStartXfer+0x48c>)
 8008414:	400b      	ands	r3, r1
 8008416:	69b9      	ldr	r1, [r7, #24]
 8008418:	0148      	lsls	r0, r1, #5
 800841a:	69f9      	ldr	r1, [r7, #28]
 800841c:	4401      	add	r1, r0
 800841e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008422:	4313      	orrs	r3, r2
 8008424:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	015a      	lsls	r2, r3, #5
 800842a:	69fb      	ldr	r3, [r7, #28]
 800842c:	4413      	add	r3, r2
 800842e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008432:	691a      	ldr	r2, [r3, #16]
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	69db      	ldr	r3, [r3, #28]
 8008438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800843c:	69b9      	ldr	r1, [r7, #24]
 800843e:	0148      	lsls	r0, r1, #5
 8008440:	69f9      	ldr	r1, [r7, #28]
 8008442:	4401      	add	r1, r0
 8008444:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008448:	4313      	orrs	r3, r2
 800844a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800844c:	79fb      	ldrb	r3, [r7, #7]
 800844e:	2b01      	cmp	r3, #1
 8008450:	d10d      	bne.n	800846e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d009      	beq.n	800846e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	6919      	ldr	r1, [r3, #16]
 800845e:	69bb      	ldr	r3, [r7, #24]
 8008460:	015a      	lsls	r2, r3, #5
 8008462:	69fb      	ldr	r3, [r7, #28]
 8008464:	4413      	add	r3, r2
 8008466:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800846a:	460a      	mov	r2, r1
 800846c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	791b      	ldrb	r3, [r3, #4]
 8008472:	2b01      	cmp	r3, #1
 8008474:	d128      	bne.n	80084c8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008476:	69fb      	ldr	r3, [r7, #28]
 8008478:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008482:	2b00      	cmp	r3, #0
 8008484:	d110      	bne.n	80084a8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008486:	69bb      	ldr	r3, [r7, #24]
 8008488:	015a      	lsls	r2, r3, #5
 800848a:	69fb      	ldr	r3, [r7, #28]
 800848c:	4413      	add	r3, r2
 800848e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	69ba      	ldr	r2, [r7, #24]
 8008496:	0151      	lsls	r1, r2, #5
 8008498:	69fa      	ldr	r2, [r7, #28]
 800849a:	440a      	add	r2, r1
 800849c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80084a4:	6013      	str	r3, [r2, #0]
 80084a6:	e00f      	b.n	80084c8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80084a8:	69bb      	ldr	r3, [r7, #24]
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	69fb      	ldr	r3, [r7, #28]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	69ba      	ldr	r2, [r7, #24]
 80084b8:	0151      	lsls	r1, r2, #5
 80084ba:	69fa      	ldr	r2, [r7, #28]
 80084bc:	440a      	add	r2, r1
 80084be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084c6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80084c8:	69bb      	ldr	r3, [r7, #24]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	69ba      	ldr	r2, [r7, #24]
 80084d8:	0151      	lsls	r1, r2, #5
 80084da:	69fa      	ldr	r2, [r7, #28]
 80084dc:	440a      	add	r2, r1
 80084de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3720      	adds	r7, #32
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	1ff80000 	.word	0x1ff80000

080084f8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b087      	sub	sp, #28
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	4613      	mov	r3, r2
 8008504:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	785b      	ldrb	r3, [r3, #1]
 8008514:	2b01      	cmp	r3, #1
 8008516:	f040 80ce 	bne.w	80086b6 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	699b      	ldr	r3, [r3, #24]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d132      	bne.n	8008588 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	015a      	lsls	r2, r3, #5
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	4413      	add	r3, r2
 800852a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800852e:	691b      	ldr	r3, [r3, #16]
 8008530:	693a      	ldr	r2, [r7, #16]
 8008532:	0151      	lsls	r1, r2, #5
 8008534:	697a      	ldr	r2, [r7, #20]
 8008536:	440a      	add	r2, r1
 8008538:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800853c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008540:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008544:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	015a      	lsls	r2, r3, #5
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	4413      	add	r3, r2
 800854e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008552:	691b      	ldr	r3, [r3, #16]
 8008554:	693a      	ldr	r2, [r7, #16]
 8008556:	0151      	lsls	r1, r2, #5
 8008558:	697a      	ldr	r2, [r7, #20]
 800855a:	440a      	add	r2, r1
 800855c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008560:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008564:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	015a      	lsls	r2, r3, #5
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	4413      	add	r3, r2
 800856e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008572:	691b      	ldr	r3, [r3, #16]
 8008574:	693a      	ldr	r2, [r7, #16]
 8008576:	0151      	lsls	r1, r2, #5
 8008578:	697a      	ldr	r2, [r7, #20]
 800857a:	440a      	add	r2, r1
 800857c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008580:	0cdb      	lsrs	r3, r3, #19
 8008582:	04db      	lsls	r3, r3, #19
 8008584:	6113      	str	r3, [r2, #16]
 8008586:	e04e      	b.n	8008626 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	015a      	lsls	r2, r3, #5
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	4413      	add	r3, r2
 8008590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	693a      	ldr	r2, [r7, #16]
 8008598:	0151      	lsls	r1, r2, #5
 800859a:	697a      	ldr	r2, [r7, #20]
 800859c:	440a      	add	r2, r1
 800859e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085a2:	0cdb      	lsrs	r3, r3, #19
 80085a4:	04db      	lsls	r3, r3, #19
 80085a6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	015a      	lsls	r2, r3, #5
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	4413      	add	r3, r2
 80085b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	693a      	ldr	r2, [r7, #16]
 80085b8:	0151      	lsls	r1, r2, #5
 80085ba:	697a      	ldr	r2, [r7, #20]
 80085bc:	440a      	add	r2, r1
 80085be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085c2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80085c6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80085ca:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	699a      	ldr	r2, [r3, #24]
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d903      	bls.n	80085e0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	68da      	ldr	r2, [r3, #12]
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	015a      	lsls	r2, r3, #5
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	4413      	add	r3, r2
 80085e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ec:	691b      	ldr	r3, [r3, #16]
 80085ee:	693a      	ldr	r2, [r7, #16]
 80085f0:	0151      	lsls	r1, r2, #5
 80085f2:	697a      	ldr	r2, [r7, #20]
 80085f4:	440a      	add	r2, r1
 80085f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80085fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	015a      	lsls	r2, r3, #5
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	4413      	add	r3, r2
 8008608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800860c:	691a      	ldr	r2, [r3, #16]
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	699b      	ldr	r3, [r3, #24]
 8008612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008616:	6939      	ldr	r1, [r7, #16]
 8008618:	0148      	lsls	r0, r1, #5
 800861a:	6979      	ldr	r1, [r7, #20]
 800861c:	4401      	add	r1, r0
 800861e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008622:	4313      	orrs	r3, r2
 8008624:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008626:	79fb      	ldrb	r3, [r7, #7]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d11e      	bne.n	800866a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	695b      	ldr	r3, [r3, #20]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d009      	beq.n	8008648 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	015a      	lsls	r2, r3, #5
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	4413      	add	r3, r2
 800863c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008640:	461a      	mov	r2, r3
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	015a      	lsls	r2, r3, #5
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	4413      	add	r3, r2
 8008650:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	693a      	ldr	r2, [r7, #16]
 8008658:	0151      	lsls	r1, r2, #5
 800865a:	697a      	ldr	r2, [r7, #20]
 800865c:	440a      	add	r2, r1
 800865e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008662:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008666:	6013      	str	r3, [r2, #0]
 8008668:	e097      	b.n	800879a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	015a      	lsls	r2, r3, #5
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	4413      	add	r3, r2
 8008672:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	693a      	ldr	r2, [r7, #16]
 800867a:	0151      	lsls	r1, r2, #5
 800867c:	697a      	ldr	r2, [r7, #20]
 800867e:	440a      	add	r2, r1
 8008680:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008684:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008688:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	699b      	ldr	r3, [r3, #24]
 800868e:	2b00      	cmp	r3, #0
 8008690:	f000 8083 	beq.w	800879a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800869a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	f003 030f 	and.w	r3, r3, #15
 80086a4:	2101      	movs	r1, #1
 80086a6:	fa01 f303 	lsl.w	r3, r1, r3
 80086aa:	6979      	ldr	r1, [r7, #20]
 80086ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80086b0:	4313      	orrs	r3, r2
 80086b2:	634b      	str	r3, [r1, #52]	; 0x34
 80086b4:	e071      	b.n	800879a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80086b6:	693b      	ldr	r3, [r7, #16]
 80086b8:	015a      	lsls	r2, r3, #5
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	4413      	add	r3, r2
 80086be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	693a      	ldr	r2, [r7, #16]
 80086c6:	0151      	lsls	r1, r2, #5
 80086c8:	697a      	ldr	r2, [r7, #20]
 80086ca:	440a      	add	r2, r1
 80086cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086d0:	0cdb      	lsrs	r3, r3, #19
 80086d2:	04db      	lsls	r3, r3, #19
 80086d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	015a      	lsls	r2, r3, #5
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	4413      	add	r3, r2
 80086de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086e2:	691b      	ldr	r3, [r3, #16]
 80086e4:	693a      	ldr	r2, [r7, #16]
 80086e6:	0151      	lsls	r1, r2, #5
 80086e8:	697a      	ldr	r2, [r7, #20]
 80086ea:	440a      	add	r2, r1
 80086ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80086f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80086f8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	699b      	ldr	r3, [r3, #24]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d003      	beq.n	800870a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	68da      	ldr	r2, [r3, #12]
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	68da      	ldr	r2, [r3, #12]
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	015a      	lsls	r2, r3, #5
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	4413      	add	r3, r2
 800871a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	693a      	ldr	r2, [r7, #16]
 8008722:	0151      	lsls	r1, r2, #5
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	440a      	add	r2, r1
 8008728:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800872c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008730:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	015a      	lsls	r2, r3, #5
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	4413      	add	r3, r2
 800873a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800873e:	691a      	ldr	r2, [r3, #16]
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	69db      	ldr	r3, [r3, #28]
 8008744:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008748:	6939      	ldr	r1, [r7, #16]
 800874a:	0148      	lsls	r0, r1, #5
 800874c:	6979      	ldr	r1, [r7, #20]
 800874e:	4401      	add	r1, r0
 8008750:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008754:	4313      	orrs	r3, r2
 8008756:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008758:	79fb      	ldrb	r3, [r7, #7]
 800875a:	2b01      	cmp	r3, #1
 800875c:	d10d      	bne.n	800877a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	691b      	ldr	r3, [r3, #16]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d009      	beq.n	800877a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	6919      	ldr	r1, [r3, #16]
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	015a      	lsls	r2, r3, #5
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	4413      	add	r3, r2
 8008772:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008776:	460a      	mov	r2, r1
 8008778:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	015a      	lsls	r2, r3, #5
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	4413      	add	r3, r2
 8008782:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	693a      	ldr	r2, [r7, #16]
 800878a:	0151      	lsls	r1, r2, #5
 800878c:	697a      	ldr	r2, [r7, #20]
 800878e:	440a      	add	r2, r1
 8008790:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008794:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008798:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800879a:	2300      	movs	r3, #0
}
 800879c:	4618      	mov	r0, r3
 800879e:	371c      	adds	r7, #28
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b087      	sub	sp, #28
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80087b2:	2300      	movs	r3, #0
 80087b4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80087b6:	2300      	movs	r3, #0
 80087b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	785b      	ldrb	r3, [r3, #1]
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d14a      	bne.n	800885c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	015a      	lsls	r2, r3, #5
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	4413      	add	r3, r2
 80087d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087de:	f040 8086 	bne.w	80088ee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	015a      	lsls	r2, r3, #5
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	4413      	add	r3, r2
 80087ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	683a      	ldr	r2, [r7, #0]
 80087f4:	7812      	ldrb	r2, [r2, #0]
 80087f6:	0151      	lsls	r1, r2, #5
 80087f8:	693a      	ldr	r2, [r7, #16]
 80087fa:	440a      	add	r2, r1
 80087fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008800:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008804:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	015a      	lsls	r2, r3, #5
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	4413      	add	r3, r2
 8008810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	683a      	ldr	r2, [r7, #0]
 8008818:	7812      	ldrb	r2, [r2, #0]
 800881a:	0151      	lsls	r1, r2, #5
 800881c:	693a      	ldr	r2, [r7, #16]
 800881e:	440a      	add	r2, r1
 8008820:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008824:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008828:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	3301      	adds	r3, #1
 800882e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f242 7210 	movw	r2, #10000	; 0x2710
 8008836:	4293      	cmp	r3, r2
 8008838:	d902      	bls.n	8008840 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800883a:	2301      	movs	r3, #1
 800883c:	75fb      	strb	r3, [r7, #23]
          break;
 800883e:	e056      	b.n	80088ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	015a      	lsls	r2, r3, #5
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	4413      	add	r3, r2
 800884a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008854:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008858:	d0e7      	beq.n	800882a <USB_EPStopXfer+0x82>
 800885a:	e048      	b.n	80088ee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	015a      	lsls	r2, r3, #5
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	4413      	add	r3, r2
 8008866:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008870:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008874:	d13b      	bne.n	80088ee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	015a      	lsls	r2, r3, #5
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	4413      	add	r3, r2
 8008880:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	683a      	ldr	r2, [r7, #0]
 8008888:	7812      	ldrb	r2, [r2, #0]
 800888a:	0151      	lsls	r1, r2, #5
 800888c:	693a      	ldr	r2, [r7, #16]
 800888e:	440a      	add	r2, r1
 8008890:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008894:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008898:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	015a      	lsls	r2, r3, #5
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	4413      	add	r3, r2
 80088a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	683a      	ldr	r2, [r7, #0]
 80088ac:	7812      	ldrb	r2, [r2, #0]
 80088ae:	0151      	lsls	r1, r2, #5
 80088b0:	693a      	ldr	r2, [r7, #16]
 80088b2:	440a      	add	r2, r1
 80088b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80088bc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	3301      	adds	r3, #1
 80088c2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f242 7210 	movw	r2, #10000	; 0x2710
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d902      	bls.n	80088d4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	75fb      	strb	r3, [r7, #23]
          break;
 80088d2:	e00c      	b.n	80088ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	015a      	lsls	r2, r3, #5
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	4413      	add	r3, r2
 80088de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088ec:	d0e7      	beq.n	80088be <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80088ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	371c      	adds	r7, #28
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr

080088fc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b089      	sub	sp, #36	; 0x24
 8008900:	af00      	add	r7, sp, #0
 8008902:	60f8      	str	r0, [r7, #12]
 8008904:	60b9      	str	r1, [r7, #8]
 8008906:	4611      	mov	r1, r2
 8008908:	461a      	mov	r2, r3
 800890a:	460b      	mov	r3, r1
 800890c:	71fb      	strb	r3, [r7, #7]
 800890e:	4613      	mov	r3, r2
 8008910:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800891a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800891e:	2b00      	cmp	r3, #0
 8008920:	d123      	bne.n	800896a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008922:	88bb      	ldrh	r3, [r7, #4]
 8008924:	3303      	adds	r3, #3
 8008926:	089b      	lsrs	r3, r3, #2
 8008928:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800892a:	2300      	movs	r3, #0
 800892c:	61bb      	str	r3, [r7, #24]
 800892e:	e018      	b.n	8008962 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008930:	79fb      	ldrb	r3, [r7, #7]
 8008932:	031a      	lsls	r2, r3, #12
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	4413      	add	r3, r2
 8008938:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800893c:	461a      	mov	r2, r3
 800893e:	69fb      	ldr	r3, [r7, #28]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	3301      	adds	r3, #1
 8008948:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	3301      	adds	r3, #1
 800894e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	3301      	adds	r3, #1
 8008954:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	3301      	adds	r3, #1
 800895a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800895c:	69bb      	ldr	r3, [r7, #24]
 800895e:	3301      	adds	r3, #1
 8008960:	61bb      	str	r3, [r7, #24]
 8008962:	69ba      	ldr	r2, [r7, #24]
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	429a      	cmp	r2, r3
 8008968:	d3e2      	bcc.n	8008930 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800896a:	2300      	movs	r3, #0
}
 800896c:	4618      	mov	r0, r3
 800896e:	3724      	adds	r7, #36	; 0x24
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008978:	b480      	push	{r7}
 800897a:	b08b      	sub	sp, #44	; 0x2c
 800897c:	af00      	add	r7, sp, #0
 800897e:	60f8      	str	r0, [r7, #12]
 8008980:	60b9      	str	r1, [r7, #8]
 8008982:	4613      	mov	r3, r2
 8008984:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800898e:	88fb      	ldrh	r3, [r7, #6]
 8008990:	089b      	lsrs	r3, r3, #2
 8008992:	b29b      	uxth	r3, r3
 8008994:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008996:	88fb      	ldrh	r3, [r7, #6]
 8008998:	f003 0303 	and.w	r3, r3, #3
 800899c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800899e:	2300      	movs	r3, #0
 80089a0:	623b      	str	r3, [r7, #32]
 80089a2:	e014      	b.n	80089ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80089a4:	69bb      	ldr	r3, [r7, #24]
 80089a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80089b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b2:	3301      	adds	r3, #1
 80089b4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80089b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b8:	3301      	adds	r3, #1
 80089ba:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80089bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089be:	3301      	adds	r3, #1
 80089c0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80089c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c4:	3301      	adds	r3, #1
 80089c6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80089c8:	6a3b      	ldr	r3, [r7, #32]
 80089ca:	3301      	adds	r3, #1
 80089cc:	623b      	str	r3, [r7, #32]
 80089ce:	6a3a      	ldr	r2, [r7, #32]
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d3e6      	bcc.n	80089a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80089d6:	8bfb      	ldrh	r3, [r7, #30]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d01e      	beq.n	8008a1a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80089dc:	2300      	movs	r3, #0
 80089de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80089e0:	69bb      	ldr	r3, [r7, #24]
 80089e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089e6:	461a      	mov	r2, r3
 80089e8:	f107 0310 	add.w	r3, r7, #16
 80089ec:	6812      	ldr	r2, [r2, #0]
 80089ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80089f0:	693a      	ldr	r2, [r7, #16]
 80089f2:	6a3b      	ldr	r3, [r7, #32]
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	00db      	lsls	r3, r3, #3
 80089f8:	fa22 f303 	lsr.w	r3, r2, r3
 80089fc:	b2da      	uxtb	r2, r3
 80089fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a00:	701a      	strb	r2, [r3, #0]
      i++;
 8008a02:	6a3b      	ldr	r3, [r7, #32]
 8008a04:	3301      	adds	r3, #1
 8008a06:	623b      	str	r3, [r7, #32]
      pDest++;
 8008a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008a0e:	8bfb      	ldrh	r3, [r7, #30]
 8008a10:	3b01      	subs	r3, #1
 8008a12:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008a14:	8bfb      	ldrh	r3, [r7, #30]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d1ea      	bne.n	80089f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	372c      	adds	r7, #44	; 0x2c
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr

08008a28 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	785b      	ldrb	r3, [r3, #1]
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d12c      	bne.n	8008a9e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	015a      	lsls	r2, r3, #5
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	4413      	add	r3, r2
 8008a4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	db12      	blt.n	8008a7c <USB_EPSetStall+0x54>
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d00f      	beq.n	8008a7c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	015a      	lsls	r2, r3, #5
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	4413      	add	r3, r2
 8008a64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	68ba      	ldr	r2, [r7, #8]
 8008a6c:	0151      	lsls	r1, r2, #5
 8008a6e:	68fa      	ldr	r2, [r7, #12]
 8008a70:	440a      	add	r2, r1
 8008a72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a76:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008a7a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	015a      	lsls	r2, r3, #5
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	4413      	add	r3, r2
 8008a84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	68ba      	ldr	r2, [r7, #8]
 8008a8c:	0151      	lsls	r1, r2, #5
 8008a8e:	68fa      	ldr	r2, [r7, #12]
 8008a90:	440a      	add	r2, r1
 8008a92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a96:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a9a:	6013      	str	r3, [r2, #0]
 8008a9c:	e02b      	b.n	8008af6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	015a      	lsls	r2, r3, #5
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	4413      	add	r3, r2
 8008aa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	db12      	blt.n	8008ad6 <USB_EPSetStall+0xae>
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00f      	beq.n	8008ad6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	015a      	lsls	r2, r3, #5
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	4413      	add	r3, r2
 8008abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68ba      	ldr	r2, [r7, #8]
 8008ac6:	0151      	lsls	r1, r2, #5
 8008ac8:	68fa      	ldr	r2, [r7, #12]
 8008aca:	440a      	add	r2, r1
 8008acc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ad0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008ad4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	015a      	lsls	r2, r3, #5
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	4413      	add	r3, r2
 8008ade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68ba      	ldr	r2, [r7, #8]
 8008ae6:	0151      	lsls	r1, r2, #5
 8008ae8:	68fa      	ldr	r2, [r7, #12]
 8008aea:	440a      	add	r2, r1
 8008aec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008af0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008af4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3714      	adds	r7, #20
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b085      	sub	sp, #20
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	781b      	ldrb	r3, [r3, #0]
 8008b16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	785b      	ldrb	r3, [r3, #1]
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d128      	bne.n	8008b72 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	015a      	lsls	r2, r3, #5
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	4413      	add	r3, r2
 8008b28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68ba      	ldr	r2, [r7, #8]
 8008b30:	0151      	lsls	r1, r2, #5
 8008b32:	68fa      	ldr	r2, [r7, #12]
 8008b34:	440a      	add	r2, r1
 8008b36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008b3e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	791b      	ldrb	r3, [r3, #4]
 8008b44:	2b03      	cmp	r3, #3
 8008b46:	d003      	beq.n	8008b50 <USB_EPClearStall+0x4c>
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	791b      	ldrb	r3, [r3, #4]
 8008b4c:	2b02      	cmp	r3, #2
 8008b4e:	d138      	bne.n	8008bc2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	015a      	lsls	r2, r3, #5
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	4413      	add	r3, r2
 8008b58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	0151      	lsls	r1, r2, #5
 8008b62:	68fa      	ldr	r2, [r7, #12]
 8008b64:	440a      	add	r2, r1
 8008b66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b6e:	6013      	str	r3, [r2, #0]
 8008b70:	e027      	b.n	8008bc2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	015a      	lsls	r2, r3, #5
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	4413      	add	r3, r2
 8008b7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	68ba      	ldr	r2, [r7, #8]
 8008b82:	0151      	lsls	r1, r2, #5
 8008b84:	68fa      	ldr	r2, [r7, #12]
 8008b86:	440a      	add	r2, r1
 8008b88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b8c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008b90:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	791b      	ldrb	r3, [r3, #4]
 8008b96:	2b03      	cmp	r3, #3
 8008b98:	d003      	beq.n	8008ba2 <USB_EPClearStall+0x9e>
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	791b      	ldrb	r3, [r3, #4]
 8008b9e:	2b02      	cmp	r3, #2
 8008ba0:	d10f      	bne.n	8008bc2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	015a      	lsls	r2, r3, #5
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	4413      	add	r3, r2
 8008baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	68ba      	ldr	r2, [r7, #8]
 8008bb2:	0151      	lsls	r1, r2, #5
 8008bb4:	68fa      	ldr	r2, [r7, #12]
 8008bb6:	440a      	add	r2, r1
 8008bb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bc0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3714      	adds	r7, #20
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	460b      	mov	r3, r1
 8008bda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bee:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008bf2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	78fb      	ldrb	r3, [r7, #3]
 8008bfe:	011b      	lsls	r3, r3, #4
 8008c00:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008c04:	68f9      	ldr	r1, [r7, #12]
 8008c06:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008c0e:	2300      	movs	r3, #0
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3714      	adds	r7, #20
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b085      	sub	sp, #20
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	68fa      	ldr	r2, [r7, #12]
 8008c32:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008c36:	f023 0303 	bic.w	r3, r3, #3
 8008c3a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c4a:	f023 0302 	bic.w	r3, r3, #2
 8008c4e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008c50:	2300      	movs	r3, #0
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3714      	adds	r7, #20
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr

08008c5e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008c5e:	b480      	push	{r7}
 8008c60:	b085      	sub	sp, #20
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	68fa      	ldr	r2, [r7, #12]
 8008c74:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008c78:	f023 0303 	bic.w	r3, r3, #3
 8008c7c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	68fa      	ldr	r2, [r7, #12]
 8008c88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c8c:	f043 0302 	orr.w	r3, r3, #2
 8008c90:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3714      	adds	r7, #20
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr

08008ca0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b085      	sub	sp, #20
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	695b      	ldr	r3, [r3, #20]
 8008cac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	699b      	ldr	r3, [r3, #24]
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	4013      	ands	r3, r2
 8008cb6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3714      	adds	r7, #20
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr

08008cc6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008cc6:	b480      	push	{r7}
 8008cc8:	b085      	sub	sp, #20
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cd8:	699b      	ldr	r3, [r3, #24]
 8008cda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ce2:	69db      	ldr	r3, [r3, #28]
 8008ce4:	68ba      	ldr	r2, [r7, #8]
 8008ce6:	4013      	ands	r3, r2
 8008ce8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	0c1b      	lsrs	r3, r3, #16
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3714      	adds	r7, #20
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr

08008cfa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b085      	sub	sp, #20
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d16:	69db      	ldr	r3, [r3, #28]
 8008d18:	68ba      	ldr	r2, [r7, #8]
 8008d1a:	4013      	ands	r3, r2
 8008d1c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	b29b      	uxth	r3, r3
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3714      	adds	r7, #20
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr

08008d2e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008d2e:	b480      	push	{r7}
 8008d30:	b085      	sub	sp, #20
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
 8008d36:	460b      	mov	r3, r1
 8008d38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008d3e:	78fb      	ldrb	r3, [r7, #3]
 8008d40:	015a      	lsls	r2, r3, #5
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	4413      	add	r3, r2
 8008d46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d54:	695b      	ldr	r3, [r3, #20]
 8008d56:	68ba      	ldr	r2, [r7, #8]
 8008d58:	4013      	ands	r3, r2
 8008d5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008d5c:	68bb      	ldr	r3, [r7, #8]
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3714      	adds	r7, #20
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr

08008d6a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008d6a:	b480      	push	{r7}
 8008d6c:	b087      	sub	sp, #28
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	6078      	str	r0, [r7, #4]
 8008d72:	460b      	mov	r3, r1
 8008d74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d80:	691b      	ldr	r3, [r3, #16]
 8008d82:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d8c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008d8e:	78fb      	ldrb	r3, [r7, #3]
 8008d90:	f003 030f 	and.w	r3, r3, #15
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	fa22 f303 	lsr.w	r3, r2, r3
 8008d9a:	01db      	lsls	r3, r3, #7
 8008d9c:	b2db      	uxtb	r3, r3
 8008d9e:	693a      	ldr	r2, [r7, #16]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008da4:	78fb      	ldrb	r3, [r7, #3]
 8008da6:	015a      	lsls	r2, r3, #5
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	4413      	add	r3, r2
 8008dac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	693a      	ldr	r2, [r7, #16]
 8008db4:	4013      	ands	r3, r2
 8008db6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008db8:	68bb      	ldr	r3, [r7, #8]
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	371c      	adds	r7, #28
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr

08008dc6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008dc6:	b480      	push	{r7}
 8008dc8:	b083      	sub	sp, #12
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	695b      	ldr	r3, [r3, #20]
 8008dd2:	f003 0301 	and.w	r3, r3, #1
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	370c      	adds	r7, #12
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr

08008de2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008de2:	b480      	push	{r7}
 8008de4:	b085      	sub	sp, #20
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	68fa      	ldr	r2, [r7, #12]
 8008df8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008dfc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008e00:	f023 0307 	bic.w	r3, r3, #7
 8008e04:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	68fa      	ldr	r2, [r7, #12]
 8008e10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e1a:	2300      	movs	r3, #0
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3714      	adds	r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b087      	sub	sp, #28
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	60f8      	str	r0, [r7, #12]
 8008e30:	460b      	mov	r3, r1
 8008e32:	607a      	str	r2, [r7, #4]
 8008e34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	333c      	adds	r3, #60	; 0x3c
 8008e3e:	3304      	adds	r3, #4
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	4a26      	ldr	r2, [pc, #152]	; (8008ee0 <USB_EP0_OutStart+0xb8>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d90a      	bls.n	8008e62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e5c:	d101      	bne.n	8008e62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	e037      	b.n	8008ed2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e68:	461a      	mov	r2, r3
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e74:	691b      	ldr	r3, [r3, #16]
 8008e76:	697a      	ldr	r2, [r7, #20]
 8008e78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008e80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e88:	691b      	ldr	r3, [r3, #16]
 8008e8a:	697a      	ldr	r2, [r7, #20]
 8008e8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e90:	f043 0318 	orr.w	r3, r3, #24
 8008e94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e9c:	691b      	ldr	r3, [r3, #16]
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ea4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008ea8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008eaa:	7afb      	ldrb	r3, [r7, #11]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d10f      	bne.n	8008ed0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	697a      	ldr	r2, [r7, #20]
 8008ec6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008eca:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008ece:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ed0:	2300      	movs	r3, #0
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	371c      	adds	r7, #28
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
 8008ede:	bf00      	nop
 8008ee0:	4f54300a 	.word	0x4f54300a

08008ee4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b085      	sub	sp, #20
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008eec:	2300      	movs	r3, #0
 8008eee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	4a13      	ldr	r2, [pc, #76]	; (8008f48 <USB_CoreReset+0x64>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d901      	bls.n	8008f02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008efe:	2303      	movs	r3, #3
 8008f00:	e01b      	b.n	8008f3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	daf2      	bge.n	8008ef0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	691b      	ldr	r3, [r3, #16]
 8008f12:	f043 0201 	orr.w	r2, r3, #1
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	4a09      	ldr	r2, [pc, #36]	; (8008f48 <USB_CoreReset+0x64>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d901      	bls.n	8008f2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008f28:	2303      	movs	r3, #3
 8008f2a:	e006      	b.n	8008f3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	691b      	ldr	r3, [r3, #16]
 8008f30:	f003 0301 	and.w	r3, r3, #1
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d0f0      	beq.n	8008f1a <USB_CoreReset+0x36>

  return HAL_OK;
 8008f38:	2300      	movs	r3, #0
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3714      	adds	r7, #20
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	00030d40 	.word	0x00030d40

08008f4c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	460b      	mov	r3, r1
 8008f56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008f58:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008f5c:	f002 fc8a 	bl	800b874 <USBD_static_malloc>
 8008f60:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d109      	bne.n	8008f7c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	32b0      	adds	r2, #176	; 0xb0
 8008f72:	2100      	movs	r1, #0
 8008f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008f78:	2302      	movs	r3, #2
 8008f7a:	e0d4      	b.n	8009126 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008f7c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008f80:	2100      	movs	r1, #0
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f002 fd04 	bl	800b990 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	32b0      	adds	r2, #176	; 0xb0
 8008f92:	68f9      	ldr	r1, [r7, #12]
 8008f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	32b0      	adds	r2, #176	; 0xb0
 8008fa2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	7c1b      	ldrb	r3, [r3, #16]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d138      	bne.n	8009026 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008fb4:	4b5e      	ldr	r3, [pc, #376]	; (8009130 <USBD_CDC_Init+0x1e4>)
 8008fb6:	7819      	ldrb	r1, [r3, #0]
 8008fb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008fbc:	2202      	movs	r2, #2
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f002 fb35 	bl	800b62e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008fc4:	4b5a      	ldr	r3, [pc, #360]	; (8009130 <USBD_CDC_Init+0x1e4>)
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	f003 020f 	and.w	r2, r3, #15
 8008fcc:	6879      	ldr	r1, [r7, #4]
 8008fce:	4613      	mov	r3, r2
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	4413      	add	r3, r2
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	440b      	add	r3, r1
 8008fd8:	3324      	adds	r3, #36	; 0x24
 8008fda:	2201      	movs	r2, #1
 8008fdc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008fde:	4b55      	ldr	r3, [pc, #340]	; (8009134 <USBD_CDC_Init+0x1e8>)
 8008fe0:	7819      	ldrb	r1, [r3, #0]
 8008fe2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008fe6:	2202      	movs	r2, #2
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f002 fb20 	bl	800b62e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008fee:	4b51      	ldr	r3, [pc, #324]	; (8009134 <USBD_CDC_Init+0x1e8>)
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	f003 020f 	and.w	r2, r3, #15
 8008ff6:	6879      	ldr	r1, [r7, #4]
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	4413      	add	r3, r2
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	440b      	add	r3, r1
 8009002:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009006:	2201      	movs	r2, #1
 8009008:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800900a:	4b4b      	ldr	r3, [pc, #300]	; (8009138 <USBD_CDC_Init+0x1ec>)
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	f003 020f 	and.w	r2, r3, #15
 8009012:	6879      	ldr	r1, [r7, #4]
 8009014:	4613      	mov	r3, r2
 8009016:	009b      	lsls	r3, r3, #2
 8009018:	4413      	add	r3, r2
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	440b      	add	r3, r1
 800901e:	3326      	adds	r3, #38	; 0x26
 8009020:	2210      	movs	r2, #16
 8009022:	801a      	strh	r2, [r3, #0]
 8009024:	e035      	b.n	8009092 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009026:	4b42      	ldr	r3, [pc, #264]	; (8009130 <USBD_CDC_Init+0x1e4>)
 8009028:	7819      	ldrb	r1, [r3, #0]
 800902a:	2340      	movs	r3, #64	; 0x40
 800902c:	2202      	movs	r2, #2
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f002 fafd 	bl	800b62e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009034:	4b3e      	ldr	r3, [pc, #248]	; (8009130 <USBD_CDC_Init+0x1e4>)
 8009036:	781b      	ldrb	r3, [r3, #0]
 8009038:	f003 020f 	and.w	r2, r3, #15
 800903c:	6879      	ldr	r1, [r7, #4]
 800903e:	4613      	mov	r3, r2
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	4413      	add	r3, r2
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	440b      	add	r3, r1
 8009048:	3324      	adds	r3, #36	; 0x24
 800904a:	2201      	movs	r2, #1
 800904c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800904e:	4b39      	ldr	r3, [pc, #228]	; (8009134 <USBD_CDC_Init+0x1e8>)
 8009050:	7819      	ldrb	r1, [r3, #0]
 8009052:	2340      	movs	r3, #64	; 0x40
 8009054:	2202      	movs	r2, #2
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f002 fae9 	bl	800b62e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800905c:	4b35      	ldr	r3, [pc, #212]	; (8009134 <USBD_CDC_Init+0x1e8>)
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	f003 020f 	and.w	r2, r3, #15
 8009064:	6879      	ldr	r1, [r7, #4]
 8009066:	4613      	mov	r3, r2
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	4413      	add	r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	440b      	add	r3, r1
 8009070:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009074:	2201      	movs	r2, #1
 8009076:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009078:	4b2f      	ldr	r3, [pc, #188]	; (8009138 <USBD_CDC_Init+0x1ec>)
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	f003 020f 	and.w	r2, r3, #15
 8009080:	6879      	ldr	r1, [r7, #4]
 8009082:	4613      	mov	r3, r2
 8009084:	009b      	lsls	r3, r3, #2
 8009086:	4413      	add	r3, r2
 8009088:	009b      	lsls	r3, r3, #2
 800908a:	440b      	add	r3, r1
 800908c:	3326      	adds	r3, #38	; 0x26
 800908e:	2210      	movs	r2, #16
 8009090:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009092:	4b29      	ldr	r3, [pc, #164]	; (8009138 <USBD_CDC_Init+0x1ec>)
 8009094:	7819      	ldrb	r1, [r3, #0]
 8009096:	2308      	movs	r3, #8
 8009098:	2203      	movs	r2, #3
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f002 fac7 	bl	800b62e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80090a0:	4b25      	ldr	r3, [pc, #148]	; (8009138 <USBD_CDC_Init+0x1ec>)
 80090a2:	781b      	ldrb	r3, [r3, #0]
 80090a4:	f003 020f 	and.w	r2, r3, #15
 80090a8:	6879      	ldr	r1, [r7, #4]
 80090aa:	4613      	mov	r3, r2
 80090ac:	009b      	lsls	r3, r3, #2
 80090ae:	4413      	add	r3, r2
 80090b0:	009b      	lsls	r3, r3, #2
 80090b2:	440b      	add	r3, r1
 80090b4:	3324      	adds	r3, #36	; 0x24
 80090b6:	2201      	movs	r2, #1
 80090b8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80090c8:	687a      	ldr	r2, [r7, #4]
 80090ca:	33b0      	adds	r3, #176	; 0xb0
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	4413      	add	r3, r2
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2200      	movs	r2, #0
 80090da:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d101      	bne.n	80090f4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80090f0:	2302      	movs	r3, #2
 80090f2:	e018      	b.n	8009126 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	7c1b      	ldrb	r3, [r3, #16]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d10a      	bne.n	8009112 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80090fc:	4b0d      	ldr	r3, [pc, #52]	; (8009134 <USBD_CDC_Init+0x1e8>)
 80090fe:	7819      	ldrb	r1, [r3, #0]
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009106:	f44f 7300 	mov.w	r3, #512	; 0x200
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f002 fb7e 	bl	800b80c <USBD_LL_PrepareReceive>
 8009110:	e008      	b.n	8009124 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009112:	4b08      	ldr	r3, [pc, #32]	; (8009134 <USBD_CDC_Init+0x1e8>)
 8009114:	7819      	ldrb	r1, [r3, #0]
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800911c:	2340      	movs	r3, #64	; 0x40
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f002 fb74 	bl	800b80c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009124:	2300      	movs	r3, #0
}
 8009126:	4618      	mov	r0, r3
 8009128:	3710      	adds	r7, #16
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}
 800912e:	bf00      	nop
 8009130:	200001b7 	.word	0x200001b7
 8009134:	200001b8 	.word	0x200001b8
 8009138:	200001b9 	.word	0x200001b9

0800913c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b082      	sub	sp, #8
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	460b      	mov	r3, r1
 8009146:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009148:	4b3a      	ldr	r3, [pc, #232]	; (8009234 <USBD_CDC_DeInit+0xf8>)
 800914a:	781b      	ldrb	r3, [r3, #0]
 800914c:	4619      	mov	r1, r3
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f002 fa93 	bl	800b67a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009154:	4b37      	ldr	r3, [pc, #220]	; (8009234 <USBD_CDC_DeInit+0xf8>)
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	f003 020f 	and.w	r2, r3, #15
 800915c:	6879      	ldr	r1, [r7, #4]
 800915e:	4613      	mov	r3, r2
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	4413      	add	r3, r2
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	440b      	add	r3, r1
 8009168:	3324      	adds	r3, #36	; 0x24
 800916a:	2200      	movs	r2, #0
 800916c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800916e:	4b32      	ldr	r3, [pc, #200]	; (8009238 <USBD_CDC_DeInit+0xfc>)
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	4619      	mov	r1, r3
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	f002 fa80 	bl	800b67a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800917a:	4b2f      	ldr	r3, [pc, #188]	; (8009238 <USBD_CDC_DeInit+0xfc>)
 800917c:	781b      	ldrb	r3, [r3, #0]
 800917e:	f003 020f 	and.w	r2, r3, #15
 8009182:	6879      	ldr	r1, [r7, #4]
 8009184:	4613      	mov	r3, r2
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	4413      	add	r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	440b      	add	r3, r1
 800918e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009192:	2200      	movs	r2, #0
 8009194:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009196:	4b29      	ldr	r3, [pc, #164]	; (800923c <USBD_CDC_DeInit+0x100>)
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	4619      	mov	r1, r3
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f002 fa6c 	bl	800b67a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80091a2:	4b26      	ldr	r3, [pc, #152]	; (800923c <USBD_CDC_DeInit+0x100>)
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	f003 020f 	and.w	r2, r3, #15
 80091aa:	6879      	ldr	r1, [r7, #4]
 80091ac:	4613      	mov	r3, r2
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	4413      	add	r3, r2
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	440b      	add	r3, r1
 80091b6:	3324      	adds	r3, #36	; 0x24
 80091b8:	2200      	movs	r2, #0
 80091ba:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80091bc:	4b1f      	ldr	r3, [pc, #124]	; (800923c <USBD_CDC_DeInit+0x100>)
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	f003 020f 	and.w	r2, r3, #15
 80091c4:	6879      	ldr	r1, [r7, #4]
 80091c6:	4613      	mov	r3, r2
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	4413      	add	r3, r2
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	440b      	add	r3, r1
 80091d0:	3326      	adds	r3, #38	; 0x26
 80091d2:	2200      	movs	r2, #0
 80091d4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	32b0      	adds	r2, #176	; 0xb0
 80091e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d01f      	beq.n	8009228 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	33b0      	adds	r3, #176	; 0xb0
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	4413      	add	r3, r2
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	32b0      	adds	r2, #176	; 0xb0
 8009206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800920a:	4618      	mov	r0, r3
 800920c:	f002 fb40 	bl	800b890 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	32b0      	adds	r2, #176	; 0xb0
 800921a:	2100      	movs	r1, #0
 800921c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2200      	movs	r2, #0
 8009224:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009228:	2300      	movs	r3, #0
}
 800922a:	4618      	mov	r0, r3
 800922c:	3708      	adds	r7, #8
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}
 8009232:	bf00      	nop
 8009234:	200001b7 	.word	0x200001b7
 8009238:	200001b8 	.word	0x200001b8
 800923c:	200001b9 	.word	0x200001b9

08009240 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b086      	sub	sp, #24
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	32b0      	adds	r2, #176	; 0xb0
 8009254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009258:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800925a:	2300      	movs	r3, #0
 800925c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800925e:	2300      	movs	r3, #0
 8009260:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009262:	2300      	movs	r3, #0
 8009264:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d101      	bne.n	8009270 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800926c:	2303      	movs	r3, #3
 800926e:	e0bf      	b.n	80093f0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	781b      	ldrb	r3, [r3, #0]
 8009274:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009278:	2b00      	cmp	r3, #0
 800927a:	d050      	beq.n	800931e <USBD_CDC_Setup+0xde>
 800927c:	2b20      	cmp	r3, #32
 800927e:	f040 80af 	bne.w	80093e0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	88db      	ldrh	r3, [r3, #6]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d03a      	beq.n	8009300 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	b25b      	sxtb	r3, r3
 8009290:	2b00      	cmp	r3, #0
 8009292:	da1b      	bge.n	80092cc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800929a:	687a      	ldr	r2, [r7, #4]
 800929c:	33b0      	adds	r3, #176	; 0xb0
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	4413      	add	r3, r2
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	683a      	ldr	r2, [r7, #0]
 80092a8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80092aa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80092ac:	683a      	ldr	r2, [r7, #0]
 80092ae:	88d2      	ldrh	r2, [r2, #6]
 80092b0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	88db      	ldrh	r3, [r3, #6]
 80092b6:	2b07      	cmp	r3, #7
 80092b8:	bf28      	it	cs
 80092ba:	2307      	movcs	r3, #7
 80092bc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	89fa      	ldrh	r2, [r7, #14]
 80092c2:	4619      	mov	r1, r3
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f001 fd89 	bl	800addc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80092ca:	e090      	b.n	80093ee <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	785a      	ldrb	r2, [r3, #1]
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	88db      	ldrh	r3, [r3, #6]
 80092da:	2b3f      	cmp	r3, #63	; 0x3f
 80092dc:	d803      	bhi.n	80092e6 <USBD_CDC_Setup+0xa6>
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	88db      	ldrh	r3, [r3, #6]
 80092e2:	b2da      	uxtb	r2, r3
 80092e4:	e000      	b.n	80092e8 <USBD_CDC_Setup+0xa8>
 80092e6:	2240      	movs	r2, #64	; 0x40
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80092ee:	6939      	ldr	r1, [r7, #16]
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80092f6:	461a      	mov	r2, r3
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f001 fd9b 	bl	800ae34 <USBD_CtlPrepareRx>
      break;
 80092fe:	e076      	b.n	80093ee <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	33b0      	adds	r3, #176	; 0xb0
 800930a:	009b      	lsls	r3, r3, #2
 800930c:	4413      	add	r3, r2
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	683a      	ldr	r2, [r7, #0]
 8009314:	7850      	ldrb	r0, [r2, #1]
 8009316:	2200      	movs	r2, #0
 8009318:	6839      	ldr	r1, [r7, #0]
 800931a:	4798      	blx	r3
      break;
 800931c:	e067      	b.n	80093ee <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	785b      	ldrb	r3, [r3, #1]
 8009322:	2b0b      	cmp	r3, #11
 8009324:	d851      	bhi.n	80093ca <USBD_CDC_Setup+0x18a>
 8009326:	a201      	add	r2, pc, #4	; (adr r2, 800932c <USBD_CDC_Setup+0xec>)
 8009328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800932c:	0800935d 	.word	0x0800935d
 8009330:	080093d9 	.word	0x080093d9
 8009334:	080093cb 	.word	0x080093cb
 8009338:	080093cb 	.word	0x080093cb
 800933c:	080093cb 	.word	0x080093cb
 8009340:	080093cb 	.word	0x080093cb
 8009344:	080093cb 	.word	0x080093cb
 8009348:	080093cb 	.word	0x080093cb
 800934c:	080093cb 	.word	0x080093cb
 8009350:	080093cb 	.word	0x080093cb
 8009354:	08009387 	.word	0x08009387
 8009358:	080093b1 	.word	0x080093b1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009362:	b2db      	uxtb	r3, r3
 8009364:	2b03      	cmp	r3, #3
 8009366:	d107      	bne.n	8009378 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009368:	f107 030a 	add.w	r3, r7, #10
 800936c:	2202      	movs	r2, #2
 800936e:	4619      	mov	r1, r3
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f001 fd33 	bl	800addc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009376:	e032      	b.n	80093de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009378:	6839      	ldr	r1, [r7, #0]
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f001 fcbd 	bl	800acfa <USBD_CtlError>
            ret = USBD_FAIL;
 8009380:	2303      	movs	r3, #3
 8009382:	75fb      	strb	r3, [r7, #23]
          break;
 8009384:	e02b      	b.n	80093de <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800938c:	b2db      	uxtb	r3, r3
 800938e:	2b03      	cmp	r3, #3
 8009390:	d107      	bne.n	80093a2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009392:	f107 030d 	add.w	r3, r7, #13
 8009396:	2201      	movs	r2, #1
 8009398:	4619      	mov	r1, r3
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f001 fd1e 	bl	800addc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80093a0:	e01d      	b.n	80093de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80093a2:	6839      	ldr	r1, [r7, #0]
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f001 fca8 	bl	800acfa <USBD_CtlError>
            ret = USBD_FAIL;
 80093aa:	2303      	movs	r3, #3
 80093ac:	75fb      	strb	r3, [r7, #23]
          break;
 80093ae:	e016      	b.n	80093de <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093b6:	b2db      	uxtb	r3, r3
 80093b8:	2b03      	cmp	r3, #3
 80093ba:	d00f      	beq.n	80093dc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80093bc:	6839      	ldr	r1, [r7, #0]
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f001 fc9b 	bl	800acfa <USBD_CtlError>
            ret = USBD_FAIL;
 80093c4:	2303      	movs	r3, #3
 80093c6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80093c8:	e008      	b.n	80093dc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80093ca:	6839      	ldr	r1, [r7, #0]
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f001 fc94 	bl	800acfa <USBD_CtlError>
          ret = USBD_FAIL;
 80093d2:	2303      	movs	r3, #3
 80093d4:	75fb      	strb	r3, [r7, #23]
          break;
 80093d6:	e002      	b.n	80093de <USBD_CDC_Setup+0x19e>
          break;
 80093d8:	bf00      	nop
 80093da:	e008      	b.n	80093ee <USBD_CDC_Setup+0x1ae>
          break;
 80093dc:	bf00      	nop
      }
      break;
 80093de:	e006      	b.n	80093ee <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80093e0:	6839      	ldr	r1, [r7, #0]
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f001 fc89 	bl	800acfa <USBD_CtlError>
      ret = USBD_FAIL;
 80093e8:	2303      	movs	r3, #3
 80093ea:	75fb      	strb	r3, [r7, #23]
      break;
 80093ec:	bf00      	nop
  }

  return (uint8_t)ret;
 80093ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3718      	adds	r7, #24
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	460b      	mov	r3, r1
 8009402:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800940a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	32b0      	adds	r2, #176	; 0xb0
 8009416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d101      	bne.n	8009422 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800941e:	2303      	movs	r3, #3
 8009420:	e065      	b.n	80094ee <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	32b0      	adds	r2, #176	; 0xb0
 800942c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009430:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009432:	78fb      	ldrb	r3, [r7, #3]
 8009434:	f003 020f 	and.w	r2, r3, #15
 8009438:	6879      	ldr	r1, [r7, #4]
 800943a:	4613      	mov	r3, r2
 800943c:	009b      	lsls	r3, r3, #2
 800943e:	4413      	add	r3, r2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	440b      	add	r3, r1
 8009444:	3318      	adds	r3, #24
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d02f      	beq.n	80094ac <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800944c:	78fb      	ldrb	r3, [r7, #3]
 800944e:	f003 020f 	and.w	r2, r3, #15
 8009452:	6879      	ldr	r1, [r7, #4]
 8009454:	4613      	mov	r3, r2
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	4413      	add	r3, r2
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	440b      	add	r3, r1
 800945e:	3318      	adds	r3, #24
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	78fb      	ldrb	r3, [r7, #3]
 8009464:	f003 010f 	and.w	r1, r3, #15
 8009468:	68f8      	ldr	r0, [r7, #12]
 800946a:	460b      	mov	r3, r1
 800946c:	00db      	lsls	r3, r3, #3
 800946e:	440b      	add	r3, r1
 8009470:	009b      	lsls	r3, r3, #2
 8009472:	4403      	add	r3, r0
 8009474:	3348      	adds	r3, #72	; 0x48
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	fbb2 f1f3 	udiv	r1, r2, r3
 800947c:	fb01 f303 	mul.w	r3, r1, r3
 8009480:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009482:	2b00      	cmp	r3, #0
 8009484:	d112      	bne.n	80094ac <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009486:	78fb      	ldrb	r3, [r7, #3]
 8009488:	f003 020f 	and.w	r2, r3, #15
 800948c:	6879      	ldr	r1, [r7, #4]
 800948e:	4613      	mov	r3, r2
 8009490:	009b      	lsls	r3, r3, #2
 8009492:	4413      	add	r3, r2
 8009494:	009b      	lsls	r3, r3, #2
 8009496:	440b      	add	r3, r1
 8009498:	3318      	adds	r3, #24
 800949a:	2200      	movs	r2, #0
 800949c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800949e:	78f9      	ldrb	r1, [r7, #3]
 80094a0:	2300      	movs	r3, #0
 80094a2:	2200      	movs	r2, #0
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f002 f990 	bl	800b7ca <USBD_LL_Transmit>
 80094aa:	e01f      	b.n	80094ec <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	33b0      	adds	r3, #176	; 0xb0
 80094be:	009b      	lsls	r3, r3, #2
 80094c0:	4413      	add	r3, r2
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	691b      	ldr	r3, [r3, #16]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d010      	beq.n	80094ec <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094d0:	687a      	ldr	r2, [r7, #4]
 80094d2:	33b0      	adds	r3, #176	; 0xb0
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	4413      	add	r3, r2
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	68ba      	ldr	r2, [r7, #8]
 80094de:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80094e2:	68ba      	ldr	r2, [r7, #8]
 80094e4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80094e8:	78fa      	ldrb	r2, [r7, #3]
 80094ea:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80094f6:	b580      	push	{r7, lr}
 80094f8:	b084      	sub	sp, #16
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
 80094fe:	460b      	mov	r3, r1
 8009500:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	32b0      	adds	r2, #176	; 0xb0
 800950c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009510:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	32b0      	adds	r2, #176	; 0xb0
 800951c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d101      	bne.n	8009528 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009524:	2303      	movs	r3, #3
 8009526:	e01a      	b.n	800955e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009528:	78fb      	ldrb	r3, [r7, #3]
 800952a:	4619      	mov	r1, r3
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f002 f98e 	bl	800b84e <USBD_LL_GetRxDataSize>
 8009532:	4602      	mov	r2, r0
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009540:	687a      	ldr	r2, [r7, #4]
 8009542:	33b0      	adds	r3, #176	; 0xb0
 8009544:	009b      	lsls	r3, r3, #2
 8009546:	4413      	add	r3, r2
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	68fa      	ldr	r2, [r7, #12]
 800954e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009552:	68fa      	ldr	r2, [r7, #12]
 8009554:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009558:	4611      	mov	r1, r2
 800955a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800955c:	2300      	movs	r3, #0
}
 800955e:	4618      	mov	r0, r3
 8009560:	3710      	adds	r7, #16
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b084      	sub	sp, #16
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	32b0      	adds	r2, #176	; 0xb0
 8009578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800957c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d101      	bne.n	8009588 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009584:	2303      	movs	r3, #3
 8009586:	e025      	b.n	80095d4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	33b0      	adds	r3, #176	; 0xb0
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	4413      	add	r3, r2
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d01a      	beq.n	80095d2 <USBD_CDC_EP0_RxReady+0x6c>
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80095a2:	2bff      	cmp	r3, #255	; 0xff
 80095a4:	d015      	beq.n	80095d2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80095ac:	687a      	ldr	r2, [r7, #4]
 80095ae:	33b0      	adds	r3, #176	; 0xb0
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	685b      	ldr	r3, [r3, #4]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	68fa      	ldr	r2, [r7, #12]
 80095ba:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80095be:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80095c0:	68fa      	ldr	r2, [r7, #12]
 80095c2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80095c6:	b292      	uxth	r2, r2
 80095c8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	22ff      	movs	r2, #255	; 0xff
 80095ce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3710      	adds	r7, #16
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b086      	sub	sp, #24
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80095e4:	2182      	movs	r1, #130	; 0x82
 80095e6:	4818      	ldr	r0, [pc, #96]	; (8009648 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80095e8:	f000 fd4f 	bl	800a08a <USBD_GetEpDesc>
 80095ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80095ee:	2101      	movs	r1, #1
 80095f0:	4815      	ldr	r0, [pc, #84]	; (8009648 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80095f2:	f000 fd4a 	bl	800a08a <USBD_GetEpDesc>
 80095f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80095f8:	2181      	movs	r1, #129	; 0x81
 80095fa:	4813      	ldr	r0, [pc, #76]	; (8009648 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80095fc:	f000 fd45 	bl	800a08a <USBD_GetEpDesc>
 8009600:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d002      	beq.n	800960e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009608:	697b      	ldr	r3, [r7, #20]
 800960a:	2210      	movs	r2, #16
 800960c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d006      	beq.n	8009622 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	2200      	movs	r2, #0
 8009618:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800961c:	711a      	strb	r2, [r3, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d006      	beq.n	8009636 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2200      	movs	r2, #0
 800962c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009630:	711a      	strb	r2, [r3, #4]
 8009632:	2200      	movs	r2, #0
 8009634:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2243      	movs	r2, #67	; 0x43
 800963a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800963c:	4b02      	ldr	r3, [pc, #8]	; (8009648 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800963e:	4618      	mov	r0, r3
 8009640:	3718      	adds	r7, #24
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
 8009646:	bf00      	nop
 8009648:	20000174 	.word	0x20000174

0800964c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b086      	sub	sp, #24
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009654:	2182      	movs	r1, #130	; 0x82
 8009656:	4818      	ldr	r0, [pc, #96]	; (80096b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009658:	f000 fd17 	bl	800a08a <USBD_GetEpDesc>
 800965c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800965e:	2101      	movs	r1, #1
 8009660:	4815      	ldr	r0, [pc, #84]	; (80096b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009662:	f000 fd12 	bl	800a08a <USBD_GetEpDesc>
 8009666:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009668:	2181      	movs	r1, #129	; 0x81
 800966a:	4813      	ldr	r0, [pc, #76]	; (80096b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800966c:	f000 fd0d 	bl	800a08a <USBD_GetEpDesc>
 8009670:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d002      	beq.n	800967e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	2210      	movs	r2, #16
 800967c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d006      	beq.n	8009692 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	2200      	movs	r2, #0
 8009688:	711a      	strb	r2, [r3, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	f042 0202 	orr.w	r2, r2, #2
 8009690:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d006      	beq.n	80096a6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2200      	movs	r2, #0
 800969c:	711a      	strb	r2, [r3, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	f042 0202 	orr.w	r2, r2, #2
 80096a4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2243      	movs	r2, #67	; 0x43
 80096aa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80096ac:	4b02      	ldr	r3, [pc, #8]	; (80096b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3718      	adds	r7, #24
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	20000174 	.word	0x20000174

080096bc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b086      	sub	sp, #24
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80096c4:	2182      	movs	r1, #130	; 0x82
 80096c6:	4818      	ldr	r0, [pc, #96]	; (8009728 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80096c8:	f000 fcdf 	bl	800a08a <USBD_GetEpDesc>
 80096cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80096ce:	2101      	movs	r1, #1
 80096d0:	4815      	ldr	r0, [pc, #84]	; (8009728 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80096d2:	f000 fcda 	bl	800a08a <USBD_GetEpDesc>
 80096d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80096d8:	2181      	movs	r1, #129	; 0x81
 80096da:	4813      	ldr	r0, [pc, #76]	; (8009728 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80096dc:	f000 fcd5 	bl	800a08a <USBD_GetEpDesc>
 80096e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d002      	beq.n	80096ee <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	2210      	movs	r2, #16
 80096ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d006      	beq.n	8009702 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80096fc:	711a      	strb	r2, [r3, #4]
 80096fe:	2200      	movs	r2, #0
 8009700:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d006      	beq.n	8009716 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2200      	movs	r2, #0
 800970c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009710:	711a      	strb	r2, [r3, #4]
 8009712:	2200      	movs	r2, #0
 8009714:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2243      	movs	r2, #67	; 0x43
 800971a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800971c:	4b02      	ldr	r3, [pc, #8]	; (8009728 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800971e:	4618      	mov	r0, r3
 8009720:	3718      	adds	r7, #24
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	20000174 	.word	0x20000174

0800972c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	220a      	movs	r2, #10
 8009738:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800973a:	4b03      	ldr	r3, [pc, #12]	; (8009748 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800973c:	4618      	mov	r0, r3
 800973e:	370c      	adds	r7, #12
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr
 8009748:	20000130 	.word	0x20000130

0800974c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800974c:	b480      	push	{r7}
 800974e:	b083      	sub	sp, #12
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d101      	bne.n	8009760 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800975c:	2303      	movs	r3, #3
 800975e:	e009      	b.n	8009774 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009766:	687a      	ldr	r2, [r7, #4]
 8009768:	33b0      	adds	r3, #176	; 0xb0
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	4413      	add	r3, r2
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009772:	2300      	movs	r3, #0
}
 8009774:	4618      	mov	r0, r3
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009780:	b480      	push	{r7}
 8009782:	b087      	sub	sp, #28
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	32b0      	adds	r2, #176	; 0xb0
 8009796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800979a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d101      	bne.n	80097a6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80097a2:	2303      	movs	r3, #3
 80097a4:	e008      	b.n	80097b8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	68ba      	ldr	r2, [r7, #8]
 80097aa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	687a      	ldr	r2, [r7, #4]
 80097b2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80097b6:	2300      	movs	r3, #0
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	371c      	adds	r7, #28
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr

080097c4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	32b0      	adds	r2, #176	; 0xb0
 80097d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097dc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d101      	bne.n	80097e8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80097e4:	2303      	movs	r3, #3
 80097e6:	e004      	b.n	80097f2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	683a      	ldr	r2, [r7, #0]
 80097ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80097f0:	2300      	movs	r3, #0
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3714      	adds	r7, #20
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr
	...

08009800 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b084      	sub	sp, #16
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	32b0      	adds	r2, #176	; 0xb0
 8009812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009816:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8009818:	2301      	movs	r3, #1
 800981a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	32b0      	adds	r2, #176	; 0xb0
 8009826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d101      	bne.n	8009832 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800982e:	2303      	movs	r3, #3
 8009830:	e025      	b.n	800987e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009838:	2b00      	cmp	r3, #0
 800983a:	d11f      	bne.n	800987c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	2201      	movs	r2, #1
 8009840:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009844:	4b10      	ldr	r3, [pc, #64]	; (8009888 <USBD_CDC_TransmitPacket+0x88>)
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	f003 020f 	and.w	r2, r3, #15
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	4613      	mov	r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	4413      	add	r3, r2
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	4403      	add	r3, r0
 800985e:	3318      	adds	r3, #24
 8009860:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009862:	4b09      	ldr	r3, [pc, #36]	; (8009888 <USBD_CDC_TransmitPacket+0x88>)
 8009864:	7819      	ldrb	r1, [r3, #0]
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	f001 ffa9 	bl	800b7ca <USBD_LL_Transmit>

    ret = USBD_OK;
 8009878:	2300      	movs	r3, #0
 800987a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800987c:	7bfb      	ldrb	r3, [r7, #15]
}
 800987e:	4618      	mov	r0, r3
 8009880:	3710      	adds	r7, #16
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	200001b7 	.word	0x200001b7

0800988c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	32b0      	adds	r2, #176	; 0xb0
 800989e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098a2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	32b0      	adds	r2, #176	; 0xb0
 80098ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d101      	bne.n	80098ba <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80098b6:	2303      	movs	r3, #3
 80098b8:	e018      	b.n	80098ec <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	7c1b      	ldrb	r3, [r3, #16]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d10a      	bne.n	80098d8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80098c2:	4b0c      	ldr	r3, [pc, #48]	; (80098f4 <USBD_CDC_ReceivePacket+0x68>)
 80098c4:	7819      	ldrb	r1, [r3, #0]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80098cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f001 ff9b 	bl	800b80c <USBD_LL_PrepareReceive>
 80098d6:	e008      	b.n	80098ea <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80098d8:	4b06      	ldr	r3, [pc, #24]	; (80098f4 <USBD_CDC_ReceivePacket+0x68>)
 80098da:	7819      	ldrb	r1, [r3, #0]
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80098e2:	2340      	movs	r3, #64	; 0x40
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f001 ff91 	bl	800b80c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80098ea:	2300      	movs	r3, #0
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3710      	adds	r7, #16
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}
 80098f4:	200001b8 	.word	0x200001b8

080098f8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b086      	sub	sp, #24
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	4613      	mov	r3, r2
 8009904:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d101      	bne.n	8009910 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800990c:	2303      	movs	r3, #3
 800990e:	e01f      	b.n	8009950 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2200      	movs	r2, #0
 8009914:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2200      	movs	r2, #0
 800991c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2200      	movs	r2, #0
 8009924:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d003      	beq.n	8009936 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	68ba      	ldr	r2, [r7, #8]
 8009932:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2201      	movs	r2, #1
 800993a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	79fa      	ldrb	r2, [r7, #7]
 8009942:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009944:	68f8      	ldr	r0, [r7, #12]
 8009946:	f001 fe0b 	bl	800b560 <USBD_LL_Init>
 800994a:	4603      	mov	r3, r0
 800994c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800994e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009950:	4618      	mov	r0, r3
 8009952:	3718      	adds	r7, #24
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009962:	2300      	movs	r3, #0
 8009964:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d101      	bne.n	8009970 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800996c:	2303      	movs	r3, #3
 800996e:	e025      	b.n	80099bc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	683a      	ldr	r2, [r7, #0]
 8009974:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	32ae      	adds	r2, #174	; 0xae
 8009982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009988:	2b00      	cmp	r3, #0
 800998a:	d00f      	beq.n	80099ac <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	32ae      	adds	r2, #174	; 0xae
 8009996:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800999a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800999c:	f107 020e 	add.w	r2, r7, #14
 80099a0:	4610      	mov	r0, r2
 80099a2:	4798      	blx	r3
 80099a4:	4602      	mov	r2, r0
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80099b2:	1c5a      	adds	r2, r3, #1
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80099ba:	2300      	movs	r3, #0
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3710      	adds	r7, #16
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b082      	sub	sp, #8
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f001 fe13 	bl	800b5f8 <USBD_LL_Start>
 80099d2:	4603      	mov	r3, r0
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3708      	adds	r7, #8
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}

080099dc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80099e4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	370c      	adds	r7, #12
 80099ea:	46bd      	mov	sp, r7
 80099ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f0:	4770      	bx	lr

080099f2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b084      	sub	sp, #16
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	6078      	str	r0, [r7, #4]
 80099fa:	460b      	mov	r3, r1
 80099fc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80099fe:	2300      	movs	r3, #0
 8009a00:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d009      	beq.n	8009a20 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	78fa      	ldrb	r2, [r7, #3]
 8009a16:	4611      	mov	r1, r2
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	4798      	blx	r3
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3710      	adds	r7, #16
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}

08009a2a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009a2a:	b580      	push	{r7, lr}
 8009a2c:	b084      	sub	sp, #16
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
 8009a32:	460b      	mov	r3, r1
 8009a34:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a36:	2300      	movs	r3, #0
 8009a38:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	78fa      	ldrb	r2, [r7, #3]
 8009a44:	4611      	mov	r1, r2
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	4798      	blx	r3
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d001      	beq.n	8009a54 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009a50:	2303      	movs	r3, #3
 8009a52:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	3710      	adds	r7, #16
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}

08009a5e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009a5e:	b580      	push	{r7, lr}
 8009a60:	b084      	sub	sp, #16
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	6078      	str	r0, [r7, #4]
 8009a66:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	4618      	mov	r0, r3
 8009a72:	f001 f908 	bl	800ac86 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009a84:	461a      	mov	r2, r3
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009a92:	f003 031f 	and.w	r3, r3, #31
 8009a96:	2b02      	cmp	r3, #2
 8009a98:	d01a      	beq.n	8009ad0 <USBD_LL_SetupStage+0x72>
 8009a9a:	2b02      	cmp	r3, #2
 8009a9c:	d822      	bhi.n	8009ae4 <USBD_LL_SetupStage+0x86>
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d002      	beq.n	8009aa8 <USBD_LL_SetupStage+0x4a>
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d00a      	beq.n	8009abc <USBD_LL_SetupStage+0x5e>
 8009aa6:	e01d      	b.n	8009ae4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009aae:	4619      	mov	r1, r3
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 fb5f 	bl	800a174 <USBD_StdDevReq>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	73fb      	strb	r3, [r7, #15]
      break;
 8009aba:	e020      	b.n	8009afe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f000 fbc7 	bl	800a258 <USBD_StdItfReq>
 8009aca:	4603      	mov	r3, r0
 8009acc:	73fb      	strb	r3, [r7, #15]
      break;
 8009ace:	e016      	b.n	8009afe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 fc29 	bl	800a330 <USBD_StdEPReq>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	73fb      	strb	r3, [r7, #15]
      break;
 8009ae2:	e00c      	b.n	8009afe <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009aea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	4619      	mov	r1, r3
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f001 fde0 	bl	800b6b8 <USBD_LL_StallEP>
 8009af8:	4603      	mov	r3, r0
 8009afa:	73fb      	strb	r3, [r7, #15]
      break;
 8009afc:	bf00      	nop
  }

  return ret;
 8009afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3710      	adds	r7, #16
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b086      	sub	sp, #24
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	60f8      	str	r0, [r7, #12]
 8009b10:	460b      	mov	r3, r1
 8009b12:	607a      	str	r2, [r7, #4]
 8009b14:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009b16:	2300      	movs	r3, #0
 8009b18:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009b1a:	7afb      	ldrb	r3, [r7, #11]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d16e      	bne.n	8009bfe <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009b26:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009b2e:	2b03      	cmp	r3, #3
 8009b30:	f040 8098 	bne.w	8009c64 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	689a      	ldr	r2, [r3, #8]
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d913      	bls.n	8009b68 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	689a      	ldr	r2, [r3, #8]
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	68db      	ldr	r3, [r3, #12]
 8009b48:	1ad2      	subs	r2, r2, r3
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	68da      	ldr	r2, [r3, #12]
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	4293      	cmp	r3, r2
 8009b58:	bf28      	it	cs
 8009b5a:	4613      	movcs	r3, r2
 8009b5c:	461a      	mov	r2, r3
 8009b5e:	6879      	ldr	r1, [r7, #4]
 8009b60:	68f8      	ldr	r0, [r7, #12]
 8009b62:	f001 f984 	bl	800ae6e <USBD_CtlContinueRx>
 8009b66:	e07d      	b.n	8009c64 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009b6e:	f003 031f 	and.w	r3, r3, #31
 8009b72:	2b02      	cmp	r3, #2
 8009b74:	d014      	beq.n	8009ba0 <USBD_LL_DataOutStage+0x98>
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d81d      	bhi.n	8009bb6 <USBD_LL_DataOutStage+0xae>
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d002      	beq.n	8009b84 <USBD_LL_DataOutStage+0x7c>
 8009b7e:	2b01      	cmp	r3, #1
 8009b80:	d003      	beq.n	8009b8a <USBD_LL_DataOutStage+0x82>
 8009b82:	e018      	b.n	8009bb6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009b84:	2300      	movs	r3, #0
 8009b86:	75bb      	strb	r3, [r7, #22]
            break;
 8009b88:	e018      	b.n	8009bbc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009b90:	b2db      	uxtb	r3, r3
 8009b92:	4619      	mov	r1, r3
 8009b94:	68f8      	ldr	r0, [r7, #12]
 8009b96:	f000 fa5e 	bl	800a056 <USBD_CoreFindIF>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	75bb      	strb	r3, [r7, #22]
            break;
 8009b9e:	e00d      	b.n	8009bbc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	4619      	mov	r1, r3
 8009baa:	68f8      	ldr	r0, [r7, #12]
 8009bac:	f000 fa60 	bl	800a070 <USBD_CoreFindEP>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	75bb      	strb	r3, [r7, #22]
            break;
 8009bb4:	e002      	b.n	8009bbc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	75bb      	strb	r3, [r7, #22]
            break;
 8009bba:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009bbc:	7dbb      	ldrb	r3, [r7, #22]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d119      	bne.n	8009bf6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	2b03      	cmp	r3, #3
 8009bcc:	d113      	bne.n	8009bf6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009bce:	7dba      	ldrb	r2, [r7, #22]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	32ae      	adds	r2, #174	; 0xae
 8009bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bd8:	691b      	ldr	r3, [r3, #16]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d00b      	beq.n	8009bf6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009bde:	7dba      	ldrb	r2, [r7, #22]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009be6:	7dba      	ldrb	r2, [r7, #22]
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	32ae      	adds	r2, #174	; 0xae
 8009bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bf0:	691b      	ldr	r3, [r3, #16]
 8009bf2:	68f8      	ldr	r0, [r7, #12]
 8009bf4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009bf6:	68f8      	ldr	r0, [r7, #12]
 8009bf8:	f001 f94a 	bl	800ae90 <USBD_CtlSendStatus>
 8009bfc:	e032      	b.n	8009c64 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009bfe:	7afb      	ldrb	r3, [r7, #11]
 8009c00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	4619      	mov	r1, r3
 8009c08:	68f8      	ldr	r0, [r7, #12]
 8009c0a:	f000 fa31 	bl	800a070 <USBD_CoreFindEP>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c12:	7dbb      	ldrb	r3, [r7, #22]
 8009c14:	2bff      	cmp	r3, #255	; 0xff
 8009c16:	d025      	beq.n	8009c64 <USBD_LL_DataOutStage+0x15c>
 8009c18:	7dbb      	ldrb	r3, [r7, #22]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d122      	bne.n	8009c64 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c24:	b2db      	uxtb	r3, r3
 8009c26:	2b03      	cmp	r3, #3
 8009c28:	d117      	bne.n	8009c5a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009c2a:	7dba      	ldrb	r2, [r7, #22]
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	32ae      	adds	r2, #174	; 0xae
 8009c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c34:	699b      	ldr	r3, [r3, #24]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d00f      	beq.n	8009c5a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009c3a:	7dba      	ldrb	r2, [r7, #22]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009c42:	7dba      	ldrb	r2, [r7, #22]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	32ae      	adds	r2, #174	; 0xae
 8009c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c4c:	699b      	ldr	r3, [r3, #24]
 8009c4e:	7afa      	ldrb	r2, [r7, #11]
 8009c50:	4611      	mov	r1, r2
 8009c52:	68f8      	ldr	r0, [r7, #12]
 8009c54:	4798      	blx	r3
 8009c56:	4603      	mov	r3, r0
 8009c58:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009c5a:	7dfb      	ldrb	r3, [r7, #23]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d001      	beq.n	8009c64 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009c60:	7dfb      	ldrb	r3, [r7, #23]
 8009c62:	e000      	b.n	8009c66 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009c64:	2300      	movs	r3, #0
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3718      	adds	r7, #24
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}

08009c6e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009c6e:	b580      	push	{r7, lr}
 8009c70:	b086      	sub	sp, #24
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	60f8      	str	r0, [r7, #12]
 8009c76:	460b      	mov	r3, r1
 8009c78:	607a      	str	r2, [r7, #4]
 8009c7a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009c7c:	7afb      	ldrb	r3, [r7, #11]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d16f      	bne.n	8009d62 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	3314      	adds	r3, #20
 8009c86:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009c8e:	2b02      	cmp	r3, #2
 8009c90:	d15a      	bne.n	8009d48 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	689a      	ldr	r2, [r3, #8]
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	68db      	ldr	r3, [r3, #12]
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d914      	bls.n	8009cc8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	689a      	ldr	r2, [r3, #8]
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	68db      	ldr	r3, [r3, #12]
 8009ca6:	1ad2      	subs	r2, r2, r3
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	689b      	ldr	r3, [r3, #8]
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	6879      	ldr	r1, [r7, #4]
 8009cb4:	68f8      	ldr	r0, [r7, #12]
 8009cb6:	f001 f8ac 	bl	800ae12 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009cba:	2300      	movs	r3, #0
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	68f8      	ldr	r0, [r7, #12]
 8009cc2:	f001 fda3 	bl	800b80c <USBD_LL_PrepareReceive>
 8009cc6:	e03f      	b.n	8009d48 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	68da      	ldr	r2, [r3, #12]
 8009ccc:	693b      	ldr	r3, [r7, #16]
 8009cce:	689b      	ldr	r3, [r3, #8]
 8009cd0:	429a      	cmp	r2, r3
 8009cd2:	d11c      	bne.n	8009d0e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	685a      	ldr	r2, [r3, #4]
 8009cd8:	693b      	ldr	r3, [r7, #16]
 8009cda:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	d316      	bcc.n	8009d0e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	685a      	ldr	r2, [r3, #4]
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d20f      	bcs.n	8009d0e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009cee:	2200      	movs	r2, #0
 8009cf0:	2100      	movs	r1, #0
 8009cf2:	68f8      	ldr	r0, [r7, #12]
 8009cf4:	f001 f88d 	bl	800ae12 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009d00:	2300      	movs	r3, #0
 8009d02:	2200      	movs	r2, #0
 8009d04:	2100      	movs	r1, #0
 8009d06:	68f8      	ldr	r0, [r7, #12]
 8009d08:	f001 fd80 	bl	800b80c <USBD_LL_PrepareReceive>
 8009d0c:	e01c      	b.n	8009d48 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	2b03      	cmp	r3, #3
 8009d18:	d10f      	bne.n	8009d3a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d20:	68db      	ldr	r3, [r3, #12]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d009      	beq.n	8009d3a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	68f8      	ldr	r0, [r7, #12]
 8009d38:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009d3a:	2180      	movs	r1, #128	; 0x80
 8009d3c:	68f8      	ldr	r0, [r7, #12]
 8009d3e:	f001 fcbb 	bl	800b6b8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009d42:	68f8      	ldr	r0, [r7, #12]
 8009d44:	f001 f8b7 	bl	800aeb6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d03a      	beq.n	8009dc8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009d52:	68f8      	ldr	r0, [r7, #12]
 8009d54:	f7ff fe42 	bl	80099dc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009d60:	e032      	b.n	8009dc8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009d62:	7afb      	ldrb	r3, [r7, #11]
 8009d64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	68f8      	ldr	r0, [r7, #12]
 8009d6e:	f000 f97f 	bl	800a070 <USBD_CoreFindEP>
 8009d72:	4603      	mov	r3, r0
 8009d74:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009d76:	7dfb      	ldrb	r3, [r7, #23]
 8009d78:	2bff      	cmp	r3, #255	; 0xff
 8009d7a:	d025      	beq.n	8009dc8 <USBD_LL_DataInStage+0x15a>
 8009d7c:	7dfb      	ldrb	r3, [r7, #23]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d122      	bne.n	8009dc8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d88:	b2db      	uxtb	r3, r3
 8009d8a:	2b03      	cmp	r3, #3
 8009d8c:	d11c      	bne.n	8009dc8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009d8e:	7dfa      	ldrb	r2, [r7, #23]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	32ae      	adds	r2, #174	; 0xae
 8009d94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d98:	695b      	ldr	r3, [r3, #20]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d014      	beq.n	8009dc8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009d9e:	7dfa      	ldrb	r2, [r7, #23]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009da6:	7dfa      	ldrb	r2, [r7, #23]
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	32ae      	adds	r2, #174	; 0xae
 8009dac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009db0:	695b      	ldr	r3, [r3, #20]
 8009db2:	7afa      	ldrb	r2, [r7, #11]
 8009db4:	4611      	mov	r1, r2
 8009db6:	68f8      	ldr	r0, [r7, #12]
 8009db8:	4798      	blx	r3
 8009dba:	4603      	mov	r3, r0
 8009dbc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009dbe:	7dbb      	ldrb	r3, [r7, #22]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d001      	beq.n	8009dc8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009dc4:	7dbb      	ldrb	r3, [r7, #22]
 8009dc6:	e000      	b.n	8009dca <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3718      	adds	r7, #24
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}

08009dd2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009dd2:	b580      	push	{r7, lr}
 8009dd4:	b084      	sub	sp, #16
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2201      	movs	r2, #1
 8009de2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d014      	beq.n	8009e38 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d00e      	beq.n	8009e38 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	687a      	ldr	r2, [r7, #4]
 8009e24:	6852      	ldr	r2, [r2, #4]
 8009e26:	b2d2      	uxtb	r2, r2
 8009e28:	4611      	mov	r1, r2
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	4798      	blx	r3
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d001      	beq.n	8009e38 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009e34:	2303      	movs	r3, #3
 8009e36:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009e38:	2340      	movs	r3, #64	; 0x40
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	2100      	movs	r1, #0
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f001 fbf5 	bl	800b62e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2201      	movs	r2, #1
 8009e48:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2240      	movs	r2, #64	; 0x40
 8009e50:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009e54:	2340      	movs	r3, #64	; 0x40
 8009e56:	2200      	movs	r2, #0
 8009e58:	2180      	movs	r1, #128	; 0x80
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f001 fbe7 	bl	800b62e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2201      	movs	r2, #1
 8009e64:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2240      	movs	r2, #64	; 0x40
 8009e6a:	621a      	str	r2, [r3, #32]

  return ret;
 8009e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3710      	adds	r7, #16
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}

08009e76 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009e76:	b480      	push	{r7}
 8009e78:	b083      	sub	sp, #12
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
 8009e7e:	460b      	mov	r3, r1
 8009e80:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	78fa      	ldrb	r2, [r7, #3]
 8009e86:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009e88:	2300      	movs	r3, #0
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	370c      	adds	r7, #12
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e94:	4770      	bx	lr

08009e96 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009e96:	b480      	push	{r7}
 8009e98:	b083      	sub	sp, #12
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ea4:	b2da      	uxtb	r2, r3
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2204      	movs	r2, #4
 8009eb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009eb4:	2300      	movs	r3, #0
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	370c      	adds	r7, #12
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec0:	4770      	bx	lr

08009ec2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009ec2:	b480      	push	{r7}
 8009ec4:	b083      	sub	sp, #12
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	2b04      	cmp	r3, #4
 8009ed4:	d106      	bne.n	8009ee4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009edc:	b2da      	uxtb	r2, r3
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009ee4:	2300      	movs	r3, #0
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	370c      	adds	r7, #12
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr

08009ef2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009ef2:	b580      	push	{r7, lr}
 8009ef4:	b082      	sub	sp, #8
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f00:	b2db      	uxtb	r3, r3
 8009f02:	2b03      	cmp	r3, #3
 8009f04:	d110      	bne.n	8009f28 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00b      	beq.n	8009f28 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f16:	69db      	ldr	r3, [r3, #28]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d005      	beq.n	8009f28 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f22:	69db      	ldr	r3, [r3, #28]
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009f28:	2300      	movs	r3, #0
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3708      	adds	r7, #8
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009f32:	b580      	push	{r7, lr}
 8009f34:	b082      	sub	sp, #8
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
 8009f3a:	460b      	mov	r3, r1
 8009f3c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	32ae      	adds	r2, #174	; 0xae
 8009f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d101      	bne.n	8009f54 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009f50:	2303      	movs	r3, #3
 8009f52:	e01c      	b.n	8009f8e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	2b03      	cmp	r3, #3
 8009f5e:	d115      	bne.n	8009f8c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	32ae      	adds	r2, #174	; 0xae
 8009f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f6e:	6a1b      	ldr	r3, [r3, #32]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00b      	beq.n	8009f8c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	32ae      	adds	r2, #174	; 0xae
 8009f7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f82:	6a1b      	ldr	r3, [r3, #32]
 8009f84:	78fa      	ldrb	r2, [r7, #3]
 8009f86:	4611      	mov	r1, r2
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009f8c:	2300      	movs	r3, #0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b082      	sub	sp, #8
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	32ae      	adds	r2, #174	; 0xae
 8009fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d101      	bne.n	8009fb8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009fb4:	2303      	movs	r3, #3
 8009fb6:	e01c      	b.n	8009ff2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fbe:	b2db      	uxtb	r3, r3
 8009fc0:	2b03      	cmp	r3, #3
 8009fc2:	d115      	bne.n	8009ff0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	32ae      	adds	r2, #174	; 0xae
 8009fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d00b      	beq.n	8009ff0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	32ae      	adds	r2, #174	; 0xae
 8009fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe8:	78fa      	ldrb	r2, [r7, #3]
 8009fea:	4611      	mov	r1, r2
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009ff0:	2300      	movs	r3, #0
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3708      	adds	r7, #8
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009ffa:	b480      	push	{r7}
 8009ffc:	b083      	sub	sp, #12
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a002:	2300      	movs	r3, #0
}
 800a004:	4618      	mov	r0, r3
 800a006:	370c      	adds	r7, #12
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a018:	2300      	movs	r3, #0
 800a01a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2201      	movs	r2, #1
 800a020:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d00e      	beq.n	800a04c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	6852      	ldr	r2, [r2, #4]
 800a03a:	b2d2      	uxtb	r2, r2
 800a03c:	4611      	mov	r1, r2
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	4798      	blx	r3
 800a042:	4603      	mov	r3, r0
 800a044:	2b00      	cmp	r3, #0
 800a046:	d001      	beq.n	800a04c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a048:	2303      	movs	r3, #3
 800a04a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a04c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}

0800a056 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a056:	b480      	push	{r7}
 800a058:	b083      	sub	sp, #12
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	6078      	str	r0, [r7, #4]
 800a05e:	460b      	mov	r3, r1
 800a060:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a062:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a064:	4618      	mov	r0, r3
 800a066:	370c      	adds	r7, #12
 800a068:	46bd      	mov	sp, r7
 800a06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06e:	4770      	bx	lr

0800a070 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a070:	b480      	push	{r7}
 800a072:	b083      	sub	sp, #12
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
 800a078:	460b      	mov	r3, r1
 800a07a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a07c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a07e:	4618      	mov	r0, r3
 800a080:	370c      	adds	r7, #12
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr

0800a08a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a08a:	b580      	push	{r7, lr}
 800a08c:	b086      	sub	sp, #24
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
 800a092:	460b      	mov	r3, r1
 800a094:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	885b      	ldrh	r3, [r3, #2]
 800a0a6:	b29a      	uxth	r2, r3
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	781b      	ldrb	r3, [r3, #0]
 800a0ac:	b29b      	uxth	r3, r3
 800a0ae:	429a      	cmp	r2, r3
 800a0b0:	d920      	bls.n	800a0f4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a0ba:	e013      	b.n	800a0e4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a0bc:	f107 030a 	add.w	r3, r7, #10
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	6978      	ldr	r0, [r7, #20]
 800a0c4:	f000 f81b 	bl	800a0fe <USBD_GetNextDesc>
 800a0c8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	785b      	ldrb	r3, [r3, #1]
 800a0ce:	2b05      	cmp	r3, #5
 800a0d0:	d108      	bne.n	800a0e4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	789b      	ldrb	r3, [r3, #2]
 800a0da:	78fa      	ldrb	r2, [r7, #3]
 800a0dc:	429a      	cmp	r2, r3
 800a0de:	d008      	beq.n	800a0f2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	885b      	ldrh	r3, [r3, #2]
 800a0e8:	b29a      	uxth	r2, r3
 800a0ea:	897b      	ldrh	r3, [r7, #10]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d8e5      	bhi.n	800a0bc <USBD_GetEpDesc+0x32>
 800a0f0:	e000      	b.n	800a0f4 <USBD_GetEpDesc+0x6a>
          break;
 800a0f2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a0f4:	693b      	ldr	r3, [r7, #16]
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	3718      	adds	r7, #24
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}

0800a0fe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a0fe:	b480      	push	{r7}
 800a100:	b085      	sub	sp, #20
 800a102:	af00      	add	r7, sp, #0
 800a104:	6078      	str	r0, [r7, #4]
 800a106:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	881a      	ldrh	r2, [r3, #0]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	b29b      	uxth	r3, r3
 800a116:	4413      	add	r3, r2
 800a118:	b29a      	uxth	r2, r3
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	461a      	mov	r2, r3
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	4413      	add	r3, r2
 800a128:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a12a:	68fb      	ldr	r3, [r7, #12]
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3714      	adds	r7, #20
 800a130:	46bd      	mov	sp, r7
 800a132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a136:	4770      	bx	lr

0800a138 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a138:	b480      	push	{r7}
 800a13a:	b087      	sub	sp, #28
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	781b      	ldrb	r3, [r3, #0]
 800a148:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	3301      	adds	r3, #1
 800a14e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	781b      	ldrb	r3, [r3, #0]
 800a154:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a156:	8a3b      	ldrh	r3, [r7, #16]
 800a158:	021b      	lsls	r3, r3, #8
 800a15a:	b21a      	sxth	r2, r3
 800a15c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a160:	4313      	orrs	r3, r2
 800a162:	b21b      	sxth	r3, r3
 800a164:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a166:	89fb      	ldrh	r3, [r7, #14]
}
 800a168:	4618      	mov	r0, r3
 800a16a:	371c      	adds	r7, #28
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr

0800a174 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b084      	sub	sp, #16
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
 800a17c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a17e:	2300      	movs	r3, #0
 800a180:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a18a:	2b40      	cmp	r3, #64	; 0x40
 800a18c:	d005      	beq.n	800a19a <USBD_StdDevReq+0x26>
 800a18e:	2b40      	cmp	r3, #64	; 0x40
 800a190:	d857      	bhi.n	800a242 <USBD_StdDevReq+0xce>
 800a192:	2b00      	cmp	r3, #0
 800a194:	d00f      	beq.n	800a1b6 <USBD_StdDevReq+0x42>
 800a196:	2b20      	cmp	r3, #32
 800a198:	d153      	bne.n	800a242 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	32ae      	adds	r2, #174	; 0xae
 800a1a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1a8:	689b      	ldr	r3, [r3, #8]
 800a1aa:	6839      	ldr	r1, [r7, #0]
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	4798      	blx	r3
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	73fb      	strb	r3, [r7, #15]
      break;
 800a1b4:	e04a      	b.n	800a24c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	785b      	ldrb	r3, [r3, #1]
 800a1ba:	2b09      	cmp	r3, #9
 800a1bc:	d83b      	bhi.n	800a236 <USBD_StdDevReq+0xc2>
 800a1be:	a201      	add	r2, pc, #4	; (adr r2, 800a1c4 <USBD_StdDevReq+0x50>)
 800a1c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1c4:	0800a219 	.word	0x0800a219
 800a1c8:	0800a22d 	.word	0x0800a22d
 800a1cc:	0800a237 	.word	0x0800a237
 800a1d0:	0800a223 	.word	0x0800a223
 800a1d4:	0800a237 	.word	0x0800a237
 800a1d8:	0800a1f7 	.word	0x0800a1f7
 800a1dc:	0800a1ed 	.word	0x0800a1ed
 800a1e0:	0800a237 	.word	0x0800a237
 800a1e4:	0800a20f 	.word	0x0800a20f
 800a1e8:	0800a201 	.word	0x0800a201
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a1ec:	6839      	ldr	r1, [r7, #0]
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 fa3c 	bl	800a66c <USBD_GetDescriptor>
          break;
 800a1f4:	e024      	b.n	800a240 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a1f6:	6839      	ldr	r1, [r7, #0]
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f000 fba1 	bl	800a940 <USBD_SetAddress>
          break;
 800a1fe:	e01f      	b.n	800a240 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a200:	6839      	ldr	r1, [r7, #0]
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 fbe0 	bl	800a9c8 <USBD_SetConfig>
 800a208:	4603      	mov	r3, r0
 800a20a:	73fb      	strb	r3, [r7, #15]
          break;
 800a20c:	e018      	b.n	800a240 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a20e:	6839      	ldr	r1, [r7, #0]
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f000 fc83 	bl	800ab1c <USBD_GetConfig>
          break;
 800a216:	e013      	b.n	800a240 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a218:	6839      	ldr	r1, [r7, #0]
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 fcb4 	bl	800ab88 <USBD_GetStatus>
          break;
 800a220:	e00e      	b.n	800a240 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a222:	6839      	ldr	r1, [r7, #0]
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f000 fce3 	bl	800abf0 <USBD_SetFeature>
          break;
 800a22a:	e009      	b.n	800a240 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a22c:	6839      	ldr	r1, [r7, #0]
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 fd07 	bl	800ac42 <USBD_ClrFeature>
          break;
 800a234:	e004      	b.n	800a240 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a236:	6839      	ldr	r1, [r7, #0]
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f000 fd5e 	bl	800acfa <USBD_CtlError>
          break;
 800a23e:	bf00      	nop
      }
      break;
 800a240:	e004      	b.n	800a24c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a242:	6839      	ldr	r1, [r7, #0]
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f000 fd58 	bl	800acfa <USBD_CtlError>
      break;
 800a24a:	bf00      	nop
  }

  return ret;
 800a24c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}
 800a256:	bf00      	nop

0800a258 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
 800a260:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a262:	2300      	movs	r3, #0
 800a264:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a26e:	2b40      	cmp	r3, #64	; 0x40
 800a270:	d005      	beq.n	800a27e <USBD_StdItfReq+0x26>
 800a272:	2b40      	cmp	r3, #64	; 0x40
 800a274:	d852      	bhi.n	800a31c <USBD_StdItfReq+0xc4>
 800a276:	2b00      	cmp	r3, #0
 800a278:	d001      	beq.n	800a27e <USBD_StdItfReq+0x26>
 800a27a:	2b20      	cmp	r3, #32
 800a27c:	d14e      	bne.n	800a31c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a284:	b2db      	uxtb	r3, r3
 800a286:	3b01      	subs	r3, #1
 800a288:	2b02      	cmp	r3, #2
 800a28a:	d840      	bhi.n	800a30e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	889b      	ldrh	r3, [r3, #4]
 800a290:	b2db      	uxtb	r3, r3
 800a292:	2b01      	cmp	r3, #1
 800a294:	d836      	bhi.n	800a304 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	889b      	ldrh	r3, [r3, #4]
 800a29a:	b2db      	uxtb	r3, r3
 800a29c:	4619      	mov	r1, r3
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f7ff fed9 	bl	800a056 <USBD_CoreFindIF>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a2a8:	7bbb      	ldrb	r3, [r7, #14]
 800a2aa:	2bff      	cmp	r3, #255	; 0xff
 800a2ac:	d01d      	beq.n	800a2ea <USBD_StdItfReq+0x92>
 800a2ae:	7bbb      	ldrb	r3, [r7, #14]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d11a      	bne.n	800a2ea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a2b4:	7bba      	ldrb	r2, [r7, #14]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	32ae      	adds	r2, #174	; 0xae
 800a2ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2be:	689b      	ldr	r3, [r3, #8]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d00f      	beq.n	800a2e4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a2c4:	7bba      	ldrb	r2, [r7, #14]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a2cc:	7bba      	ldrb	r2, [r7, #14]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	32ae      	adds	r2, #174	; 0xae
 800a2d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2d6:	689b      	ldr	r3, [r3, #8]
 800a2d8:	6839      	ldr	r1, [r7, #0]
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	4798      	blx	r3
 800a2de:	4603      	mov	r3, r0
 800a2e0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a2e2:	e004      	b.n	800a2ee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a2e8:	e001      	b.n	800a2ee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a2ea:	2303      	movs	r3, #3
 800a2ec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	88db      	ldrh	r3, [r3, #6]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d110      	bne.n	800a318 <USBD_StdItfReq+0xc0>
 800a2f6:	7bfb      	ldrb	r3, [r7, #15]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d10d      	bne.n	800a318 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 fdc7 	bl	800ae90 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a302:	e009      	b.n	800a318 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a304:	6839      	ldr	r1, [r7, #0]
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f000 fcf7 	bl	800acfa <USBD_CtlError>
          break;
 800a30c:	e004      	b.n	800a318 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a30e:	6839      	ldr	r1, [r7, #0]
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f000 fcf2 	bl	800acfa <USBD_CtlError>
          break;
 800a316:	e000      	b.n	800a31a <USBD_StdItfReq+0xc2>
          break;
 800a318:	bf00      	nop
      }
      break;
 800a31a:	e004      	b.n	800a326 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a31c:	6839      	ldr	r1, [r7, #0]
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 fceb 	bl	800acfa <USBD_CtlError>
      break;
 800a324:	bf00      	nop
  }

  return ret;
 800a326:	7bfb      	ldrb	r3, [r7, #15]
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3710      	adds	r7, #16
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}

0800a330 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a33a:	2300      	movs	r3, #0
 800a33c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	889b      	ldrh	r3, [r3, #4]
 800a342:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	781b      	ldrb	r3, [r3, #0]
 800a348:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a34c:	2b40      	cmp	r3, #64	; 0x40
 800a34e:	d007      	beq.n	800a360 <USBD_StdEPReq+0x30>
 800a350:	2b40      	cmp	r3, #64	; 0x40
 800a352:	f200 817f 	bhi.w	800a654 <USBD_StdEPReq+0x324>
 800a356:	2b00      	cmp	r3, #0
 800a358:	d02a      	beq.n	800a3b0 <USBD_StdEPReq+0x80>
 800a35a:	2b20      	cmp	r3, #32
 800a35c:	f040 817a 	bne.w	800a654 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a360:	7bbb      	ldrb	r3, [r7, #14]
 800a362:	4619      	mov	r1, r3
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f7ff fe83 	bl	800a070 <USBD_CoreFindEP>
 800a36a:	4603      	mov	r3, r0
 800a36c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a36e:	7b7b      	ldrb	r3, [r7, #13]
 800a370:	2bff      	cmp	r3, #255	; 0xff
 800a372:	f000 8174 	beq.w	800a65e <USBD_StdEPReq+0x32e>
 800a376:	7b7b      	ldrb	r3, [r7, #13]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	f040 8170 	bne.w	800a65e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a37e:	7b7a      	ldrb	r2, [r7, #13]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a386:	7b7a      	ldrb	r2, [r7, #13]
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	32ae      	adds	r2, #174	; 0xae
 800a38c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	2b00      	cmp	r3, #0
 800a394:	f000 8163 	beq.w	800a65e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a398:	7b7a      	ldrb	r2, [r7, #13]
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	32ae      	adds	r2, #174	; 0xae
 800a39e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	6839      	ldr	r1, [r7, #0]
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	4798      	blx	r3
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a3ae:	e156      	b.n	800a65e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	785b      	ldrb	r3, [r3, #1]
 800a3b4:	2b03      	cmp	r3, #3
 800a3b6:	d008      	beq.n	800a3ca <USBD_StdEPReq+0x9a>
 800a3b8:	2b03      	cmp	r3, #3
 800a3ba:	f300 8145 	bgt.w	800a648 <USBD_StdEPReq+0x318>
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	f000 809b 	beq.w	800a4fa <USBD_StdEPReq+0x1ca>
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d03c      	beq.n	800a442 <USBD_StdEPReq+0x112>
 800a3c8:	e13e      	b.n	800a648 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	2b02      	cmp	r3, #2
 800a3d4:	d002      	beq.n	800a3dc <USBD_StdEPReq+0xac>
 800a3d6:	2b03      	cmp	r3, #3
 800a3d8:	d016      	beq.n	800a408 <USBD_StdEPReq+0xd8>
 800a3da:	e02c      	b.n	800a436 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3dc:	7bbb      	ldrb	r3, [r7, #14]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d00d      	beq.n	800a3fe <USBD_StdEPReq+0xce>
 800a3e2:	7bbb      	ldrb	r3, [r7, #14]
 800a3e4:	2b80      	cmp	r3, #128	; 0x80
 800a3e6:	d00a      	beq.n	800a3fe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a3e8:	7bbb      	ldrb	r3, [r7, #14]
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f001 f963 	bl	800b6b8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a3f2:	2180      	movs	r1, #128	; 0x80
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f001 f95f 	bl	800b6b8 <USBD_LL_StallEP>
 800a3fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a3fc:	e020      	b.n	800a440 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a3fe:	6839      	ldr	r1, [r7, #0]
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f000 fc7a 	bl	800acfa <USBD_CtlError>
              break;
 800a406:	e01b      	b.n	800a440 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	885b      	ldrh	r3, [r3, #2]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d10e      	bne.n	800a42e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a410:	7bbb      	ldrb	r3, [r7, #14]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d00b      	beq.n	800a42e <USBD_StdEPReq+0xfe>
 800a416:	7bbb      	ldrb	r3, [r7, #14]
 800a418:	2b80      	cmp	r3, #128	; 0x80
 800a41a:	d008      	beq.n	800a42e <USBD_StdEPReq+0xfe>
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	88db      	ldrh	r3, [r3, #6]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d104      	bne.n	800a42e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a424:	7bbb      	ldrb	r3, [r7, #14]
 800a426:	4619      	mov	r1, r3
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f001 f945 	bl	800b6b8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 fd2e 	bl	800ae90 <USBD_CtlSendStatus>

              break;
 800a434:	e004      	b.n	800a440 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a436:	6839      	ldr	r1, [r7, #0]
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 fc5e 	bl	800acfa <USBD_CtlError>
              break;
 800a43e:	bf00      	nop
          }
          break;
 800a440:	e107      	b.n	800a652 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a448:	b2db      	uxtb	r3, r3
 800a44a:	2b02      	cmp	r3, #2
 800a44c:	d002      	beq.n	800a454 <USBD_StdEPReq+0x124>
 800a44e:	2b03      	cmp	r3, #3
 800a450:	d016      	beq.n	800a480 <USBD_StdEPReq+0x150>
 800a452:	e04b      	b.n	800a4ec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a454:	7bbb      	ldrb	r3, [r7, #14]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d00d      	beq.n	800a476 <USBD_StdEPReq+0x146>
 800a45a:	7bbb      	ldrb	r3, [r7, #14]
 800a45c:	2b80      	cmp	r3, #128	; 0x80
 800a45e:	d00a      	beq.n	800a476 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a460:	7bbb      	ldrb	r3, [r7, #14]
 800a462:	4619      	mov	r1, r3
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f001 f927 	bl	800b6b8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a46a:	2180      	movs	r1, #128	; 0x80
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f001 f923 	bl	800b6b8 <USBD_LL_StallEP>
 800a472:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a474:	e040      	b.n	800a4f8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a476:	6839      	ldr	r1, [r7, #0]
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f000 fc3e 	bl	800acfa <USBD_CtlError>
              break;
 800a47e:	e03b      	b.n	800a4f8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	885b      	ldrh	r3, [r3, #2]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d136      	bne.n	800a4f6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a488:	7bbb      	ldrb	r3, [r7, #14]
 800a48a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d004      	beq.n	800a49c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a492:	7bbb      	ldrb	r3, [r7, #14]
 800a494:	4619      	mov	r1, r3
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f001 f92d 	bl	800b6f6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f000 fcf7 	bl	800ae90 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a4a2:	7bbb      	ldrb	r3, [r7, #14]
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f7ff fde2 	bl	800a070 <USBD_CoreFindEP>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a4b0:	7b7b      	ldrb	r3, [r7, #13]
 800a4b2:	2bff      	cmp	r3, #255	; 0xff
 800a4b4:	d01f      	beq.n	800a4f6 <USBD_StdEPReq+0x1c6>
 800a4b6:	7b7b      	ldrb	r3, [r7, #13]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d11c      	bne.n	800a4f6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a4bc:	7b7a      	ldrb	r2, [r7, #13]
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a4c4:	7b7a      	ldrb	r2, [r7, #13]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	32ae      	adds	r2, #174	; 0xae
 800a4ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ce:	689b      	ldr	r3, [r3, #8]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d010      	beq.n	800a4f6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a4d4:	7b7a      	ldrb	r2, [r7, #13]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	32ae      	adds	r2, #174	; 0xae
 800a4da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4de:	689b      	ldr	r3, [r3, #8]
 800a4e0:	6839      	ldr	r1, [r7, #0]
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	4798      	blx	r3
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a4ea:	e004      	b.n	800a4f6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a4ec:	6839      	ldr	r1, [r7, #0]
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f000 fc03 	bl	800acfa <USBD_CtlError>
              break;
 800a4f4:	e000      	b.n	800a4f8 <USBD_StdEPReq+0x1c8>
              break;
 800a4f6:	bf00      	nop
          }
          break;
 800a4f8:	e0ab      	b.n	800a652 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a500:	b2db      	uxtb	r3, r3
 800a502:	2b02      	cmp	r3, #2
 800a504:	d002      	beq.n	800a50c <USBD_StdEPReq+0x1dc>
 800a506:	2b03      	cmp	r3, #3
 800a508:	d032      	beq.n	800a570 <USBD_StdEPReq+0x240>
 800a50a:	e097      	b.n	800a63c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a50c:	7bbb      	ldrb	r3, [r7, #14]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d007      	beq.n	800a522 <USBD_StdEPReq+0x1f2>
 800a512:	7bbb      	ldrb	r3, [r7, #14]
 800a514:	2b80      	cmp	r3, #128	; 0x80
 800a516:	d004      	beq.n	800a522 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a518:	6839      	ldr	r1, [r7, #0]
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f000 fbed 	bl	800acfa <USBD_CtlError>
                break;
 800a520:	e091      	b.n	800a646 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a522:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a526:	2b00      	cmp	r3, #0
 800a528:	da0b      	bge.n	800a542 <USBD_StdEPReq+0x212>
 800a52a:	7bbb      	ldrb	r3, [r7, #14]
 800a52c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a530:	4613      	mov	r3, r2
 800a532:	009b      	lsls	r3, r3, #2
 800a534:	4413      	add	r3, r2
 800a536:	009b      	lsls	r3, r3, #2
 800a538:	3310      	adds	r3, #16
 800a53a:	687a      	ldr	r2, [r7, #4]
 800a53c:	4413      	add	r3, r2
 800a53e:	3304      	adds	r3, #4
 800a540:	e00b      	b.n	800a55a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a542:	7bbb      	ldrb	r3, [r7, #14]
 800a544:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a548:	4613      	mov	r3, r2
 800a54a:	009b      	lsls	r3, r3, #2
 800a54c:	4413      	add	r3, r2
 800a54e:	009b      	lsls	r3, r3, #2
 800a550:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a554:	687a      	ldr	r2, [r7, #4]
 800a556:	4413      	add	r3, r2
 800a558:	3304      	adds	r3, #4
 800a55a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	2200      	movs	r2, #0
 800a560:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	2202      	movs	r2, #2
 800a566:	4619      	mov	r1, r3
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 fc37 	bl	800addc <USBD_CtlSendData>
              break;
 800a56e:	e06a      	b.n	800a646 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a570:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a574:	2b00      	cmp	r3, #0
 800a576:	da11      	bge.n	800a59c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a578:	7bbb      	ldrb	r3, [r7, #14]
 800a57a:	f003 020f 	and.w	r2, r3, #15
 800a57e:	6879      	ldr	r1, [r7, #4]
 800a580:	4613      	mov	r3, r2
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	4413      	add	r3, r2
 800a586:	009b      	lsls	r3, r3, #2
 800a588:	440b      	add	r3, r1
 800a58a:	3324      	adds	r3, #36	; 0x24
 800a58c:	881b      	ldrh	r3, [r3, #0]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d117      	bne.n	800a5c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a592:	6839      	ldr	r1, [r7, #0]
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f000 fbb0 	bl	800acfa <USBD_CtlError>
                  break;
 800a59a:	e054      	b.n	800a646 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a59c:	7bbb      	ldrb	r3, [r7, #14]
 800a59e:	f003 020f 	and.w	r2, r3, #15
 800a5a2:	6879      	ldr	r1, [r7, #4]
 800a5a4:	4613      	mov	r3, r2
 800a5a6:	009b      	lsls	r3, r3, #2
 800a5a8:	4413      	add	r3, r2
 800a5aa:	009b      	lsls	r3, r3, #2
 800a5ac:	440b      	add	r3, r1
 800a5ae:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a5b2:	881b      	ldrh	r3, [r3, #0]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d104      	bne.n	800a5c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a5b8:	6839      	ldr	r1, [r7, #0]
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 fb9d 	bl	800acfa <USBD_CtlError>
                  break;
 800a5c0:	e041      	b.n	800a646 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	da0b      	bge.n	800a5e2 <USBD_StdEPReq+0x2b2>
 800a5ca:	7bbb      	ldrb	r3, [r7, #14]
 800a5cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a5d0:	4613      	mov	r3, r2
 800a5d2:	009b      	lsls	r3, r3, #2
 800a5d4:	4413      	add	r3, r2
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	3310      	adds	r3, #16
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	4413      	add	r3, r2
 800a5de:	3304      	adds	r3, #4
 800a5e0:	e00b      	b.n	800a5fa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a5e2:	7bbb      	ldrb	r3, [r7, #14]
 800a5e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5e8:	4613      	mov	r3, r2
 800a5ea:	009b      	lsls	r3, r3, #2
 800a5ec:	4413      	add	r3, r2
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a5f4:	687a      	ldr	r2, [r7, #4]
 800a5f6:	4413      	add	r3, r2
 800a5f8:	3304      	adds	r3, #4
 800a5fa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a5fc:	7bbb      	ldrb	r3, [r7, #14]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d002      	beq.n	800a608 <USBD_StdEPReq+0x2d8>
 800a602:	7bbb      	ldrb	r3, [r7, #14]
 800a604:	2b80      	cmp	r3, #128	; 0x80
 800a606:	d103      	bne.n	800a610 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	2200      	movs	r2, #0
 800a60c:	601a      	str	r2, [r3, #0]
 800a60e:	e00e      	b.n	800a62e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a610:	7bbb      	ldrb	r3, [r7, #14]
 800a612:	4619      	mov	r1, r3
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f001 f88d 	bl	800b734 <USBD_LL_IsStallEP>
 800a61a:	4603      	mov	r3, r0
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d003      	beq.n	800a628 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	2201      	movs	r2, #1
 800a624:	601a      	str	r2, [r3, #0]
 800a626:	e002      	b.n	800a62e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	2200      	movs	r2, #0
 800a62c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	2202      	movs	r2, #2
 800a632:	4619      	mov	r1, r3
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f000 fbd1 	bl	800addc <USBD_CtlSendData>
              break;
 800a63a:	e004      	b.n	800a646 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a63c:	6839      	ldr	r1, [r7, #0]
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 fb5b 	bl	800acfa <USBD_CtlError>
              break;
 800a644:	bf00      	nop
          }
          break;
 800a646:	e004      	b.n	800a652 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a648:	6839      	ldr	r1, [r7, #0]
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f000 fb55 	bl	800acfa <USBD_CtlError>
          break;
 800a650:	bf00      	nop
      }
      break;
 800a652:	e005      	b.n	800a660 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a654:	6839      	ldr	r1, [r7, #0]
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 fb4f 	bl	800acfa <USBD_CtlError>
      break;
 800a65c:	e000      	b.n	800a660 <USBD_StdEPReq+0x330>
      break;
 800a65e:	bf00      	nop
  }

  return ret;
 800a660:	7bfb      	ldrb	r3, [r7, #15]
}
 800a662:	4618      	mov	r0, r3
 800a664:	3710      	adds	r7, #16
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}
	...

0800a66c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b084      	sub	sp, #16
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a676:	2300      	movs	r3, #0
 800a678:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a67a:	2300      	movs	r3, #0
 800a67c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a67e:	2300      	movs	r3, #0
 800a680:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	885b      	ldrh	r3, [r3, #2]
 800a686:	0a1b      	lsrs	r3, r3, #8
 800a688:	b29b      	uxth	r3, r3
 800a68a:	3b01      	subs	r3, #1
 800a68c:	2b06      	cmp	r3, #6
 800a68e:	f200 8128 	bhi.w	800a8e2 <USBD_GetDescriptor+0x276>
 800a692:	a201      	add	r2, pc, #4	; (adr r2, 800a698 <USBD_GetDescriptor+0x2c>)
 800a694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a698:	0800a6b5 	.word	0x0800a6b5
 800a69c:	0800a6cd 	.word	0x0800a6cd
 800a6a0:	0800a70d 	.word	0x0800a70d
 800a6a4:	0800a8e3 	.word	0x0800a8e3
 800a6a8:	0800a8e3 	.word	0x0800a8e3
 800a6ac:	0800a883 	.word	0x0800a883
 800a6b0:	0800a8af 	.word	0x0800a8af
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	7c12      	ldrb	r2, [r2, #16]
 800a6c0:	f107 0108 	add.w	r1, r7, #8
 800a6c4:	4610      	mov	r0, r2
 800a6c6:	4798      	blx	r3
 800a6c8:	60f8      	str	r0, [r7, #12]
      break;
 800a6ca:	e112      	b.n	800a8f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	7c1b      	ldrb	r3, [r3, #16]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d10d      	bne.n	800a6f0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6dc:	f107 0208 	add.w	r2, r7, #8
 800a6e0:	4610      	mov	r0, r2
 800a6e2:	4798      	blx	r3
 800a6e4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	3301      	adds	r3, #1
 800a6ea:	2202      	movs	r2, #2
 800a6ec:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a6ee:	e100      	b.n	800a8f2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6f8:	f107 0208 	add.w	r2, r7, #8
 800a6fc:	4610      	mov	r0, r2
 800a6fe:	4798      	blx	r3
 800a700:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	3301      	adds	r3, #1
 800a706:	2202      	movs	r2, #2
 800a708:	701a      	strb	r2, [r3, #0]
      break;
 800a70a:	e0f2      	b.n	800a8f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	885b      	ldrh	r3, [r3, #2]
 800a710:	b2db      	uxtb	r3, r3
 800a712:	2b05      	cmp	r3, #5
 800a714:	f200 80ac 	bhi.w	800a870 <USBD_GetDescriptor+0x204>
 800a718:	a201      	add	r2, pc, #4	; (adr r2, 800a720 <USBD_GetDescriptor+0xb4>)
 800a71a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a71e:	bf00      	nop
 800a720:	0800a739 	.word	0x0800a739
 800a724:	0800a76d 	.word	0x0800a76d
 800a728:	0800a7a1 	.word	0x0800a7a1
 800a72c:	0800a7d5 	.word	0x0800a7d5
 800a730:	0800a809 	.word	0x0800a809
 800a734:	0800a83d 	.word	0x0800a83d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a73e:	685b      	ldr	r3, [r3, #4]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d00b      	beq.n	800a75c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a74a:	685b      	ldr	r3, [r3, #4]
 800a74c:	687a      	ldr	r2, [r7, #4]
 800a74e:	7c12      	ldrb	r2, [r2, #16]
 800a750:	f107 0108 	add.w	r1, r7, #8
 800a754:	4610      	mov	r0, r2
 800a756:	4798      	blx	r3
 800a758:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a75a:	e091      	b.n	800a880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a75c:	6839      	ldr	r1, [r7, #0]
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 facb 	bl	800acfa <USBD_CtlError>
            err++;
 800a764:	7afb      	ldrb	r3, [r7, #11]
 800a766:	3301      	adds	r3, #1
 800a768:	72fb      	strb	r3, [r7, #11]
          break;
 800a76a:	e089      	b.n	800a880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a772:	689b      	ldr	r3, [r3, #8]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d00b      	beq.n	800a790 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	7c12      	ldrb	r2, [r2, #16]
 800a784:	f107 0108 	add.w	r1, r7, #8
 800a788:	4610      	mov	r0, r2
 800a78a:	4798      	blx	r3
 800a78c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a78e:	e077      	b.n	800a880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a790:	6839      	ldr	r1, [r7, #0]
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f000 fab1 	bl	800acfa <USBD_CtlError>
            err++;
 800a798:	7afb      	ldrb	r3, [r7, #11]
 800a79a:	3301      	adds	r3, #1
 800a79c:	72fb      	strb	r3, [r7, #11]
          break;
 800a79e:	e06f      	b.n	800a880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7a6:	68db      	ldr	r3, [r3, #12]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d00b      	beq.n	800a7c4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7b2:	68db      	ldr	r3, [r3, #12]
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	7c12      	ldrb	r2, [r2, #16]
 800a7b8:	f107 0108 	add.w	r1, r7, #8
 800a7bc:	4610      	mov	r0, r2
 800a7be:	4798      	blx	r3
 800a7c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7c2:	e05d      	b.n	800a880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7c4:	6839      	ldr	r1, [r7, #0]
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 fa97 	bl	800acfa <USBD_CtlError>
            err++;
 800a7cc:	7afb      	ldrb	r3, [r7, #11]
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a7d2:	e055      	b.n	800a880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7da:	691b      	ldr	r3, [r3, #16]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d00b      	beq.n	800a7f8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7e6:	691b      	ldr	r3, [r3, #16]
 800a7e8:	687a      	ldr	r2, [r7, #4]
 800a7ea:	7c12      	ldrb	r2, [r2, #16]
 800a7ec:	f107 0108 	add.w	r1, r7, #8
 800a7f0:	4610      	mov	r0, r2
 800a7f2:	4798      	blx	r3
 800a7f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7f6:	e043      	b.n	800a880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7f8:	6839      	ldr	r1, [r7, #0]
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 fa7d 	bl	800acfa <USBD_CtlError>
            err++;
 800a800:	7afb      	ldrb	r3, [r7, #11]
 800a802:	3301      	adds	r3, #1
 800a804:	72fb      	strb	r3, [r7, #11]
          break;
 800a806:	e03b      	b.n	800a880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a80e:	695b      	ldr	r3, [r3, #20]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d00b      	beq.n	800a82c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a81a:	695b      	ldr	r3, [r3, #20]
 800a81c:	687a      	ldr	r2, [r7, #4]
 800a81e:	7c12      	ldrb	r2, [r2, #16]
 800a820:	f107 0108 	add.w	r1, r7, #8
 800a824:	4610      	mov	r0, r2
 800a826:	4798      	blx	r3
 800a828:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a82a:	e029      	b.n	800a880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a82c:	6839      	ldr	r1, [r7, #0]
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 fa63 	bl	800acfa <USBD_CtlError>
            err++;
 800a834:	7afb      	ldrb	r3, [r7, #11]
 800a836:	3301      	adds	r3, #1
 800a838:	72fb      	strb	r3, [r7, #11]
          break;
 800a83a:	e021      	b.n	800a880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a842:	699b      	ldr	r3, [r3, #24]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d00b      	beq.n	800a860 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a84e:	699b      	ldr	r3, [r3, #24]
 800a850:	687a      	ldr	r2, [r7, #4]
 800a852:	7c12      	ldrb	r2, [r2, #16]
 800a854:	f107 0108 	add.w	r1, r7, #8
 800a858:	4610      	mov	r0, r2
 800a85a:	4798      	blx	r3
 800a85c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a85e:	e00f      	b.n	800a880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a860:	6839      	ldr	r1, [r7, #0]
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 fa49 	bl	800acfa <USBD_CtlError>
            err++;
 800a868:	7afb      	ldrb	r3, [r7, #11]
 800a86a:	3301      	adds	r3, #1
 800a86c:	72fb      	strb	r3, [r7, #11]
          break;
 800a86e:	e007      	b.n	800a880 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a870:	6839      	ldr	r1, [r7, #0]
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f000 fa41 	bl	800acfa <USBD_CtlError>
          err++;
 800a878:	7afb      	ldrb	r3, [r7, #11]
 800a87a:	3301      	adds	r3, #1
 800a87c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a87e:	bf00      	nop
      }
      break;
 800a880:	e037      	b.n	800a8f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	7c1b      	ldrb	r3, [r3, #16]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d109      	bne.n	800a89e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a892:	f107 0208 	add.w	r2, r7, #8
 800a896:	4610      	mov	r0, r2
 800a898:	4798      	blx	r3
 800a89a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a89c:	e029      	b.n	800a8f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a89e:	6839      	ldr	r1, [r7, #0]
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 fa2a 	bl	800acfa <USBD_CtlError>
        err++;
 800a8a6:	7afb      	ldrb	r3, [r7, #11]
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	72fb      	strb	r3, [r7, #11]
      break;
 800a8ac:	e021      	b.n	800a8f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	7c1b      	ldrb	r3, [r3, #16]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d10d      	bne.n	800a8d2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8be:	f107 0208 	add.w	r2, r7, #8
 800a8c2:	4610      	mov	r0, r2
 800a8c4:	4798      	blx	r3
 800a8c6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	2207      	movs	r2, #7
 800a8ce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a8d0:	e00f      	b.n	800a8f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a8d2:	6839      	ldr	r1, [r7, #0]
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f000 fa10 	bl	800acfa <USBD_CtlError>
        err++;
 800a8da:	7afb      	ldrb	r3, [r7, #11]
 800a8dc:	3301      	adds	r3, #1
 800a8de:	72fb      	strb	r3, [r7, #11]
      break;
 800a8e0:	e007      	b.n	800a8f2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a8e2:	6839      	ldr	r1, [r7, #0]
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f000 fa08 	bl	800acfa <USBD_CtlError>
      err++;
 800a8ea:	7afb      	ldrb	r3, [r7, #11]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	72fb      	strb	r3, [r7, #11]
      break;
 800a8f0:	bf00      	nop
  }

  if (err != 0U)
 800a8f2:	7afb      	ldrb	r3, [r7, #11]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d11e      	bne.n	800a936 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	88db      	ldrh	r3, [r3, #6]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d016      	beq.n	800a92e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a900:	893b      	ldrh	r3, [r7, #8]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d00e      	beq.n	800a924 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	88da      	ldrh	r2, [r3, #6]
 800a90a:	893b      	ldrh	r3, [r7, #8]
 800a90c:	4293      	cmp	r3, r2
 800a90e:	bf28      	it	cs
 800a910:	4613      	movcs	r3, r2
 800a912:	b29b      	uxth	r3, r3
 800a914:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a916:	893b      	ldrh	r3, [r7, #8]
 800a918:	461a      	mov	r2, r3
 800a91a:	68f9      	ldr	r1, [r7, #12]
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 fa5d 	bl	800addc <USBD_CtlSendData>
 800a922:	e009      	b.n	800a938 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a924:	6839      	ldr	r1, [r7, #0]
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f000 f9e7 	bl	800acfa <USBD_CtlError>
 800a92c:	e004      	b.n	800a938 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f000 faae 	bl	800ae90 <USBD_CtlSendStatus>
 800a934:	e000      	b.n	800a938 <USBD_GetDescriptor+0x2cc>
    return;
 800a936:	bf00      	nop
  }
}
 800a938:	3710      	adds	r7, #16
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	bf00      	nop

0800a940 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b084      	sub	sp, #16
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
 800a948:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	889b      	ldrh	r3, [r3, #4]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d131      	bne.n	800a9b6 <USBD_SetAddress+0x76>
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	88db      	ldrh	r3, [r3, #6]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d12d      	bne.n	800a9b6 <USBD_SetAddress+0x76>
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	885b      	ldrh	r3, [r3, #2]
 800a95e:	2b7f      	cmp	r3, #127	; 0x7f
 800a960:	d829      	bhi.n	800a9b6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	885b      	ldrh	r3, [r3, #2]
 800a966:	b2db      	uxtb	r3, r3
 800a968:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a96c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a974:	b2db      	uxtb	r3, r3
 800a976:	2b03      	cmp	r3, #3
 800a978:	d104      	bne.n	800a984 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a97a:	6839      	ldr	r1, [r7, #0]
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 f9bc 	bl	800acfa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a982:	e01d      	b.n	800a9c0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	7bfa      	ldrb	r2, [r7, #15]
 800a988:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a98c:	7bfb      	ldrb	r3, [r7, #15]
 800a98e:	4619      	mov	r1, r3
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f000 fefb 	bl	800b78c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f000 fa7a 	bl	800ae90 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a99c:	7bfb      	ldrb	r3, [r7, #15]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d004      	beq.n	800a9ac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2202      	movs	r2, #2
 800a9a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9aa:	e009      	b.n	800a9c0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2201      	movs	r2, #1
 800a9b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9b4:	e004      	b.n	800a9c0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a9b6:	6839      	ldr	r1, [r7, #0]
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	f000 f99e 	bl	800acfa <USBD_CtlError>
  }
}
 800a9be:	bf00      	nop
 800a9c0:	bf00      	nop
 800a9c2:	3710      	adds	r7, #16
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}

0800a9c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	885b      	ldrh	r3, [r3, #2]
 800a9da:	b2da      	uxtb	r2, r3
 800a9dc:	4b4e      	ldr	r3, [pc, #312]	; (800ab18 <USBD_SetConfig+0x150>)
 800a9de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a9e0:	4b4d      	ldr	r3, [pc, #308]	; (800ab18 <USBD_SetConfig+0x150>)
 800a9e2:	781b      	ldrb	r3, [r3, #0]
 800a9e4:	2b01      	cmp	r3, #1
 800a9e6:	d905      	bls.n	800a9f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a9e8:	6839      	ldr	r1, [r7, #0]
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 f985 	bl	800acfa <USBD_CtlError>
    return USBD_FAIL;
 800a9f0:	2303      	movs	r3, #3
 800a9f2:	e08c      	b.n	800ab0e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9fa:	b2db      	uxtb	r3, r3
 800a9fc:	2b02      	cmp	r3, #2
 800a9fe:	d002      	beq.n	800aa06 <USBD_SetConfig+0x3e>
 800aa00:	2b03      	cmp	r3, #3
 800aa02:	d029      	beq.n	800aa58 <USBD_SetConfig+0x90>
 800aa04:	e075      	b.n	800aaf2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800aa06:	4b44      	ldr	r3, [pc, #272]	; (800ab18 <USBD_SetConfig+0x150>)
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d020      	beq.n	800aa50 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800aa0e:	4b42      	ldr	r3, [pc, #264]	; (800ab18 <USBD_SetConfig+0x150>)
 800aa10:	781b      	ldrb	r3, [r3, #0]
 800aa12:	461a      	mov	r2, r3
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aa18:	4b3f      	ldr	r3, [pc, #252]	; (800ab18 <USBD_SetConfig+0x150>)
 800aa1a:	781b      	ldrb	r3, [r3, #0]
 800aa1c:	4619      	mov	r1, r3
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f7fe ffe7 	bl	80099f2 <USBD_SetClassConfig>
 800aa24:	4603      	mov	r3, r0
 800aa26:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800aa28:	7bfb      	ldrb	r3, [r7, #15]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d008      	beq.n	800aa40 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800aa2e:	6839      	ldr	r1, [r7, #0]
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 f962 	bl	800acfa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2202      	movs	r2, #2
 800aa3a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aa3e:	e065      	b.n	800ab0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f000 fa25 	bl	800ae90 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2203      	movs	r2, #3
 800aa4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800aa4e:	e05d      	b.n	800ab0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f000 fa1d 	bl	800ae90 <USBD_CtlSendStatus>
      break;
 800aa56:	e059      	b.n	800ab0c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800aa58:	4b2f      	ldr	r3, [pc, #188]	; (800ab18 <USBD_SetConfig+0x150>)
 800aa5a:	781b      	ldrb	r3, [r3, #0]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d112      	bne.n	800aa86 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2202      	movs	r2, #2
 800aa64:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800aa68:	4b2b      	ldr	r3, [pc, #172]	; (800ab18 <USBD_SetConfig+0x150>)
 800aa6a:	781b      	ldrb	r3, [r3, #0]
 800aa6c:	461a      	mov	r2, r3
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aa72:	4b29      	ldr	r3, [pc, #164]	; (800ab18 <USBD_SetConfig+0x150>)
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	4619      	mov	r1, r3
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f7fe ffd6 	bl	8009a2a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f000 fa06 	bl	800ae90 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aa84:	e042      	b.n	800ab0c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800aa86:	4b24      	ldr	r3, [pc, #144]	; (800ab18 <USBD_SetConfig+0x150>)
 800aa88:	781b      	ldrb	r3, [r3, #0]
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	685b      	ldr	r3, [r3, #4]
 800aa90:	429a      	cmp	r2, r3
 800aa92:	d02a      	beq.n	800aaea <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	b2db      	uxtb	r3, r3
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f7fe ffc4 	bl	8009a2a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aaa2:	4b1d      	ldr	r3, [pc, #116]	; (800ab18 <USBD_SetConfig+0x150>)
 800aaa4:	781b      	ldrb	r3, [r3, #0]
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aaac:	4b1a      	ldr	r3, [pc, #104]	; (800ab18 <USBD_SetConfig+0x150>)
 800aaae:	781b      	ldrb	r3, [r3, #0]
 800aab0:	4619      	mov	r1, r3
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f7fe ff9d 	bl	80099f2 <USBD_SetClassConfig>
 800aab8:	4603      	mov	r3, r0
 800aaba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d00f      	beq.n	800aae2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800aac2:	6839      	ldr	r1, [r7, #0]
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f000 f918 	bl	800acfa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	b2db      	uxtb	r3, r3
 800aad0:	4619      	mov	r1, r3
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f7fe ffa9 	bl	8009a2a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2202      	movs	r2, #2
 800aadc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800aae0:	e014      	b.n	800ab0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f000 f9d4 	bl	800ae90 <USBD_CtlSendStatus>
      break;
 800aae8:	e010      	b.n	800ab0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f000 f9d0 	bl	800ae90 <USBD_CtlSendStatus>
      break;
 800aaf0:	e00c      	b.n	800ab0c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800aaf2:	6839      	ldr	r1, [r7, #0]
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f000 f900 	bl	800acfa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aafa:	4b07      	ldr	r3, [pc, #28]	; (800ab18 <USBD_SetConfig+0x150>)
 800aafc:	781b      	ldrb	r3, [r3, #0]
 800aafe:	4619      	mov	r1, r3
 800ab00:	6878      	ldr	r0, [r7, #4]
 800ab02:	f7fe ff92 	bl	8009a2a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ab06:	2303      	movs	r3, #3
 800ab08:	73fb      	strb	r3, [r7, #15]
      break;
 800ab0a:	bf00      	nop
  }

  return ret;
 800ab0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab0e:	4618      	mov	r0, r3
 800ab10:	3710      	adds	r7, #16
 800ab12:	46bd      	mov	sp, r7
 800ab14:	bd80      	pop	{r7, pc}
 800ab16:	bf00      	nop
 800ab18:	200023b0 	.word	0x200023b0

0800ab1c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b082      	sub	sp, #8
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
 800ab24:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	88db      	ldrh	r3, [r3, #6]
 800ab2a:	2b01      	cmp	r3, #1
 800ab2c:	d004      	beq.n	800ab38 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ab2e:	6839      	ldr	r1, [r7, #0]
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 f8e2 	bl	800acfa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ab36:	e023      	b.n	800ab80 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab3e:	b2db      	uxtb	r3, r3
 800ab40:	2b02      	cmp	r3, #2
 800ab42:	dc02      	bgt.n	800ab4a <USBD_GetConfig+0x2e>
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	dc03      	bgt.n	800ab50 <USBD_GetConfig+0x34>
 800ab48:	e015      	b.n	800ab76 <USBD_GetConfig+0x5a>
 800ab4a:	2b03      	cmp	r3, #3
 800ab4c:	d00b      	beq.n	800ab66 <USBD_GetConfig+0x4a>
 800ab4e:	e012      	b.n	800ab76 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2200      	movs	r2, #0
 800ab54:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	3308      	adds	r3, #8
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f000 f93c 	bl	800addc <USBD_CtlSendData>
        break;
 800ab64:	e00c      	b.n	800ab80 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	3304      	adds	r3, #4
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	4619      	mov	r1, r3
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 f934 	bl	800addc <USBD_CtlSendData>
        break;
 800ab74:	e004      	b.n	800ab80 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ab76:	6839      	ldr	r1, [r7, #0]
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f000 f8be 	bl	800acfa <USBD_CtlError>
        break;
 800ab7e:	bf00      	nop
}
 800ab80:	bf00      	nop
 800ab82:	3708      	adds	r7, #8
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}

0800ab88 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b082      	sub	sp, #8
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab98:	b2db      	uxtb	r3, r3
 800ab9a:	3b01      	subs	r3, #1
 800ab9c:	2b02      	cmp	r3, #2
 800ab9e:	d81e      	bhi.n	800abde <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	88db      	ldrh	r3, [r3, #6]
 800aba4:	2b02      	cmp	r3, #2
 800aba6:	d004      	beq.n	800abb2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aba8:	6839      	ldr	r1, [r7, #0]
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f000 f8a5 	bl	800acfa <USBD_CtlError>
        break;
 800abb0:	e01a      	b.n	800abe8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2201      	movs	r2, #1
 800abb6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d005      	beq.n	800abce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	68db      	ldr	r3, [r3, #12]
 800abc6:	f043 0202 	orr.w	r2, r3, #2
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	330c      	adds	r3, #12
 800abd2:	2202      	movs	r2, #2
 800abd4:	4619      	mov	r1, r3
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f000 f900 	bl	800addc <USBD_CtlSendData>
      break;
 800abdc:	e004      	b.n	800abe8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800abde:	6839      	ldr	r1, [r7, #0]
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f000 f88a 	bl	800acfa <USBD_CtlError>
      break;
 800abe6:	bf00      	nop
  }
}
 800abe8:	bf00      	nop
 800abea:	3708      	adds	r7, #8
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
 800abf8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	885b      	ldrh	r3, [r3, #2]
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d107      	bne.n	800ac12 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2201      	movs	r2, #1
 800ac06:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ac0a:	6878      	ldr	r0, [r7, #4]
 800ac0c:	f000 f940 	bl	800ae90 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ac10:	e013      	b.n	800ac3a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	885b      	ldrh	r3, [r3, #2]
 800ac16:	2b02      	cmp	r3, #2
 800ac18:	d10b      	bne.n	800ac32 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	889b      	ldrh	r3, [r3, #4]
 800ac1e:	0a1b      	lsrs	r3, r3, #8
 800ac20:	b29b      	uxth	r3, r3
 800ac22:	b2da      	uxtb	r2, r3
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f000 f930 	bl	800ae90 <USBD_CtlSendStatus>
}
 800ac30:	e003      	b.n	800ac3a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ac32:	6839      	ldr	r1, [r7, #0]
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 f860 	bl	800acfa <USBD_CtlError>
}
 800ac3a:	bf00      	nop
 800ac3c:	3708      	adds	r7, #8
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac42:	b580      	push	{r7, lr}
 800ac44:	b082      	sub	sp, #8
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	6078      	str	r0, [r7, #4]
 800ac4a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac52:	b2db      	uxtb	r3, r3
 800ac54:	3b01      	subs	r3, #1
 800ac56:	2b02      	cmp	r3, #2
 800ac58:	d80b      	bhi.n	800ac72 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	885b      	ldrh	r3, [r3, #2]
 800ac5e:	2b01      	cmp	r3, #1
 800ac60:	d10c      	bne.n	800ac7c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2200      	movs	r2, #0
 800ac66:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 f910 	bl	800ae90 <USBD_CtlSendStatus>
      }
      break;
 800ac70:	e004      	b.n	800ac7c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ac72:	6839      	ldr	r1, [r7, #0]
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f000 f840 	bl	800acfa <USBD_CtlError>
      break;
 800ac7a:	e000      	b.n	800ac7e <USBD_ClrFeature+0x3c>
      break;
 800ac7c:	bf00      	nop
  }
}
 800ac7e:	bf00      	nop
 800ac80:	3708      	adds	r7, #8
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}

0800ac86 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ac86:	b580      	push	{r7, lr}
 800ac88:	b084      	sub	sp, #16
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	6078      	str	r0, [r7, #4]
 800ac8e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	781a      	ldrb	r2, [r3, #0]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	3301      	adds	r3, #1
 800aca0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	781a      	ldrb	r2, [r3, #0]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	3301      	adds	r3, #1
 800acae:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800acb0:	68f8      	ldr	r0, [r7, #12]
 800acb2:	f7ff fa41 	bl	800a138 <SWAPBYTE>
 800acb6:	4603      	mov	r3, r0
 800acb8:	461a      	mov	r2, r3
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	3301      	adds	r3, #1
 800acc2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	3301      	adds	r3, #1
 800acc8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800acca:	68f8      	ldr	r0, [r7, #12]
 800accc:	f7ff fa34 	bl	800a138 <SWAPBYTE>
 800acd0:	4603      	mov	r3, r0
 800acd2:	461a      	mov	r2, r3
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	3301      	adds	r3, #1
 800acdc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	3301      	adds	r3, #1
 800ace2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ace4:	68f8      	ldr	r0, [r7, #12]
 800ace6:	f7ff fa27 	bl	800a138 <SWAPBYTE>
 800acea:	4603      	mov	r3, r0
 800acec:	461a      	mov	r2, r3
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	80da      	strh	r2, [r3, #6]
}
 800acf2:	bf00      	nop
 800acf4:	3710      	adds	r7, #16
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}

0800acfa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acfa:	b580      	push	{r7, lr}
 800acfc:	b082      	sub	sp, #8
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	6078      	str	r0, [r7, #4]
 800ad02:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ad04:	2180      	movs	r1, #128	; 0x80
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f000 fcd6 	bl	800b6b8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ad0c:	2100      	movs	r1, #0
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f000 fcd2 	bl	800b6b8 <USBD_LL_StallEP>
}
 800ad14:	bf00      	nop
 800ad16:	3708      	adds	r7, #8
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}

0800ad1c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b086      	sub	sp, #24
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	60b9      	str	r1, [r7, #8]
 800ad26:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d036      	beq.n	800ada0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ad36:	6938      	ldr	r0, [r7, #16]
 800ad38:	f000 f836 	bl	800ada8 <USBD_GetLen>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	3301      	adds	r3, #1
 800ad40:	b29b      	uxth	r3, r3
 800ad42:	005b      	lsls	r3, r3, #1
 800ad44:	b29a      	uxth	r2, r3
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ad4a:	7dfb      	ldrb	r3, [r7, #23]
 800ad4c:	68ba      	ldr	r2, [r7, #8]
 800ad4e:	4413      	add	r3, r2
 800ad50:	687a      	ldr	r2, [r7, #4]
 800ad52:	7812      	ldrb	r2, [r2, #0]
 800ad54:	701a      	strb	r2, [r3, #0]
  idx++;
 800ad56:	7dfb      	ldrb	r3, [r7, #23]
 800ad58:	3301      	adds	r3, #1
 800ad5a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ad5c:	7dfb      	ldrb	r3, [r7, #23]
 800ad5e:	68ba      	ldr	r2, [r7, #8]
 800ad60:	4413      	add	r3, r2
 800ad62:	2203      	movs	r2, #3
 800ad64:	701a      	strb	r2, [r3, #0]
  idx++;
 800ad66:	7dfb      	ldrb	r3, [r7, #23]
 800ad68:	3301      	adds	r3, #1
 800ad6a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ad6c:	e013      	b.n	800ad96 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ad6e:	7dfb      	ldrb	r3, [r7, #23]
 800ad70:	68ba      	ldr	r2, [r7, #8]
 800ad72:	4413      	add	r3, r2
 800ad74:	693a      	ldr	r2, [r7, #16]
 800ad76:	7812      	ldrb	r2, [r2, #0]
 800ad78:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	613b      	str	r3, [r7, #16]
    idx++;
 800ad80:	7dfb      	ldrb	r3, [r7, #23]
 800ad82:	3301      	adds	r3, #1
 800ad84:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ad86:	7dfb      	ldrb	r3, [r7, #23]
 800ad88:	68ba      	ldr	r2, [r7, #8]
 800ad8a:	4413      	add	r3, r2
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	701a      	strb	r2, [r3, #0]
    idx++;
 800ad90:	7dfb      	ldrb	r3, [r7, #23]
 800ad92:	3301      	adds	r3, #1
 800ad94:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	781b      	ldrb	r3, [r3, #0]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d1e7      	bne.n	800ad6e <USBD_GetString+0x52>
 800ad9e:	e000      	b.n	800ada2 <USBD_GetString+0x86>
    return;
 800ada0:	bf00      	nop
  }
}
 800ada2:	3718      	adds	r7, #24
 800ada4:	46bd      	mov	sp, r7
 800ada6:	bd80      	pop	{r7, pc}

0800ada8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ada8:	b480      	push	{r7}
 800adaa:	b085      	sub	sp, #20
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800adb0:	2300      	movs	r3, #0
 800adb2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800adb8:	e005      	b.n	800adc6 <USBD_GetLen+0x1e>
  {
    len++;
 800adba:	7bfb      	ldrb	r3, [r7, #15]
 800adbc:	3301      	adds	r3, #1
 800adbe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	3301      	adds	r3, #1
 800adc4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	781b      	ldrb	r3, [r3, #0]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d1f5      	bne.n	800adba <USBD_GetLen+0x12>
  }

  return len;
 800adce:	7bfb      	ldrb	r3, [r7, #15]
}
 800add0:	4618      	mov	r0, r3
 800add2:	3714      	adds	r7, #20
 800add4:	46bd      	mov	sp, r7
 800add6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adda:	4770      	bx	lr

0800addc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b084      	sub	sp, #16
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	60f8      	str	r0, [r7, #12]
 800ade4:	60b9      	str	r1, [r7, #8]
 800ade6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	2202      	movs	r2, #2
 800adec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	687a      	ldr	r2, [r7, #4]
 800adf4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	687a      	ldr	r2, [r7, #4]
 800adfa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	68ba      	ldr	r2, [r7, #8]
 800ae00:	2100      	movs	r1, #0
 800ae02:	68f8      	ldr	r0, [r7, #12]
 800ae04:	f000 fce1 	bl	800b7ca <USBD_LL_Transmit>

  return USBD_OK;
 800ae08:	2300      	movs	r3, #0
}
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	3710      	adds	r7, #16
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}

0800ae12 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ae12:	b580      	push	{r7, lr}
 800ae14:	b084      	sub	sp, #16
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	60f8      	str	r0, [r7, #12]
 800ae1a:	60b9      	str	r1, [r7, #8]
 800ae1c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	68ba      	ldr	r2, [r7, #8]
 800ae22:	2100      	movs	r1, #0
 800ae24:	68f8      	ldr	r0, [r7, #12]
 800ae26:	f000 fcd0 	bl	800b7ca <USBD_LL_Transmit>

  return USBD_OK;
 800ae2a:	2300      	movs	r3, #0
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3710      	adds	r7, #16
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b084      	sub	sp, #16
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	60f8      	str	r0, [r7, #12]
 800ae3c:	60b9      	str	r1, [r7, #8]
 800ae3e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	2203      	movs	r2, #3
 800ae44:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	687a      	ldr	r2, [r7, #4]
 800ae4c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	687a      	ldr	r2, [r7, #4]
 800ae54:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	68ba      	ldr	r2, [r7, #8]
 800ae5c:	2100      	movs	r1, #0
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f000 fcd4 	bl	800b80c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae64:	2300      	movs	r3, #0
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}

0800ae6e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ae6e:	b580      	push	{r7, lr}
 800ae70:	b084      	sub	sp, #16
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	60f8      	str	r0, [r7, #12]
 800ae76:	60b9      	str	r1, [r7, #8]
 800ae78:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	68ba      	ldr	r2, [r7, #8]
 800ae7e:	2100      	movs	r1, #0
 800ae80:	68f8      	ldr	r0, [r7, #12]
 800ae82:	f000 fcc3 	bl	800b80c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae86:	2300      	movs	r3, #0
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	3710      	adds	r7, #16
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	bd80      	pop	{r7, pc}

0800ae90 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b082      	sub	sp, #8
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2204      	movs	r2, #4
 800ae9c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aea0:	2300      	movs	r3, #0
 800aea2:	2200      	movs	r2, #0
 800aea4:	2100      	movs	r1, #0
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f000 fc8f 	bl	800b7ca <USBD_LL_Transmit>

  return USBD_OK;
 800aeac:	2300      	movs	r3, #0
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3708      	adds	r7, #8
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b082      	sub	sp, #8
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2205      	movs	r2, #5
 800aec2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aec6:	2300      	movs	r3, #0
 800aec8:	2200      	movs	r2, #0
 800aeca:	2100      	movs	r1, #0
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 fc9d 	bl	800b80c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aed2:	2300      	movs	r3, #0
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3708      	adds	r7, #8
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}

0800aedc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aee0:	2200      	movs	r2, #0
 800aee2:	4912      	ldr	r1, [pc, #72]	; (800af2c <MX_USB_DEVICE_Init+0x50>)
 800aee4:	4812      	ldr	r0, [pc, #72]	; (800af30 <MX_USB_DEVICE_Init+0x54>)
 800aee6:	f7fe fd07 	bl	80098f8 <USBD_Init>
 800aeea:	4603      	mov	r3, r0
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d001      	beq.n	800aef4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aef0:	f7f6 fd72 	bl	80019d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aef4:	490f      	ldr	r1, [pc, #60]	; (800af34 <MX_USB_DEVICE_Init+0x58>)
 800aef6:	480e      	ldr	r0, [pc, #56]	; (800af30 <MX_USB_DEVICE_Init+0x54>)
 800aef8:	f7fe fd2e 	bl	8009958 <USBD_RegisterClass>
 800aefc:	4603      	mov	r3, r0
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d001      	beq.n	800af06 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800af02:	f7f6 fd69 	bl	80019d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800af06:	490c      	ldr	r1, [pc, #48]	; (800af38 <MX_USB_DEVICE_Init+0x5c>)
 800af08:	4809      	ldr	r0, [pc, #36]	; (800af30 <MX_USB_DEVICE_Init+0x54>)
 800af0a:	f7fe fc1f 	bl	800974c <USBD_CDC_RegisterInterface>
 800af0e:	4603      	mov	r3, r0
 800af10:	2b00      	cmp	r3, #0
 800af12:	d001      	beq.n	800af18 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800af14:	f7f6 fd60 	bl	80019d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800af18:	4805      	ldr	r0, [pc, #20]	; (800af30 <MX_USB_DEVICE_Init+0x54>)
 800af1a:	f7fe fd53 	bl	80099c4 <USBD_Start>
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d001      	beq.n	800af28 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800af24:	f7f6 fd58 	bl	80019d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800af28:	bf00      	nop
 800af2a:	bd80      	pop	{r7, pc}
 800af2c:	200001d0 	.word	0x200001d0
 800af30:	200023b4 	.word	0x200023b4
 800af34:	2000013c 	.word	0x2000013c
 800af38:	200001bc 	.word	0x200001bc

0800af3c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800af40:	2200      	movs	r2, #0
 800af42:	4905      	ldr	r1, [pc, #20]	; (800af58 <CDC_Init_FS+0x1c>)
 800af44:	4805      	ldr	r0, [pc, #20]	; (800af5c <CDC_Init_FS+0x20>)
 800af46:	f7fe fc1b 	bl	8009780 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800af4a:	4905      	ldr	r1, [pc, #20]	; (800af60 <CDC_Init_FS+0x24>)
 800af4c:	4803      	ldr	r0, [pc, #12]	; (800af5c <CDC_Init_FS+0x20>)
 800af4e:	f7fe fc39 	bl	80097c4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800af52:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800af54:	4618      	mov	r0, r3
 800af56:	bd80      	pop	{r7, pc}
 800af58:	20002a90 	.word	0x20002a90
 800af5c:	200023b4 	.word	0x200023b4
 800af60:	20002690 	.word	0x20002690

0800af64 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800af64:	b480      	push	{r7}
 800af66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800af68:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr

0800af74 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800af74:	b480      	push	{r7}
 800af76:	b083      	sub	sp, #12
 800af78:	af00      	add	r7, sp, #0
 800af7a:	4603      	mov	r3, r0
 800af7c:	6039      	str	r1, [r7, #0]
 800af7e:	71fb      	strb	r3, [r7, #7]
 800af80:	4613      	mov	r3, r2
 800af82:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800af84:	79fb      	ldrb	r3, [r7, #7]
 800af86:	2b23      	cmp	r3, #35	; 0x23
 800af88:	d84a      	bhi.n	800b020 <CDC_Control_FS+0xac>
 800af8a:	a201      	add	r2, pc, #4	; (adr r2, 800af90 <CDC_Control_FS+0x1c>)
 800af8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af90:	0800b021 	.word	0x0800b021
 800af94:	0800b021 	.word	0x0800b021
 800af98:	0800b021 	.word	0x0800b021
 800af9c:	0800b021 	.word	0x0800b021
 800afa0:	0800b021 	.word	0x0800b021
 800afa4:	0800b021 	.word	0x0800b021
 800afa8:	0800b021 	.word	0x0800b021
 800afac:	0800b021 	.word	0x0800b021
 800afb0:	0800b021 	.word	0x0800b021
 800afb4:	0800b021 	.word	0x0800b021
 800afb8:	0800b021 	.word	0x0800b021
 800afbc:	0800b021 	.word	0x0800b021
 800afc0:	0800b021 	.word	0x0800b021
 800afc4:	0800b021 	.word	0x0800b021
 800afc8:	0800b021 	.word	0x0800b021
 800afcc:	0800b021 	.word	0x0800b021
 800afd0:	0800b021 	.word	0x0800b021
 800afd4:	0800b021 	.word	0x0800b021
 800afd8:	0800b021 	.word	0x0800b021
 800afdc:	0800b021 	.word	0x0800b021
 800afe0:	0800b021 	.word	0x0800b021
 800afe4:	0800b021 	.word	0x0800b021
 800afe8:	0800b021 	.word	0x0800b021
 800afec:	0800b021 	.word	0x0800b021
 800aff0:	0800b021 	.word	0x0800b021
 800aff4:	0800b021 	.word	0x0800b021
 800aff8:	0800b021 	.word	0x0800b021
 800affc:	0800b021 	.word	0x0800b021
 800b000:	0800b021 	.word	0x0800b021
 800b004:	0800b021 	.word	0x0800b021
 800b008:	0800b021 	.word	0x0800b021
 800b00c:	0800b021 	.word	0x0800b021
 800b010:	0800b021 	.word	0x0800b021
 800b014:	0800b021 	.word	0x0800b021
 800b018:	0800b021 	.word	0x0800b021
 800b01c:	0800b021 	.word	0x0800b021
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b020:	bf00      	nop
  }

  return (USBD_OK);
 800b022:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b024:	4618      	mov	r0, r3
 800b026:	370c      	adds	r7, #12
 800b028:	46bd      	mov	sp, r7
 800b02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02e:	4770      	bx	lr

0800b030 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
 800b038:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b03a:	6879      	ldr	r1, [r7, #4]
 800b03c:	4805      	ldr	r0, [pc, #20]	; (800b054 <CDC_Receive_FS+0x24>)
 800b03e:	f7fe fbc1 	bl	80097c4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b042:	4804      	ldr	r0, [pc, #16]	; (800b054 <CDC_Receive_FS+0x24>)
 800b044:	f7fe fc22 	bl	800988c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b048:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3708      	adds	r7, #8
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}
 800b052:	bf00      	nop
 800b054:	200023b4 	.word	0x200023b4

0800b058 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b084      	sub	sp, #16
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
 800b060:	460b      	mov	r3, r1
 800b062:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b064:	2300      	movs	r3, #0
 800b066:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b068:	4b0d      	ldr	r3, [pc, #52]	; (800b0a0 <CDC_Transmit_FS+0x48>)
 800b06a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b06e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b076:	2b00      	cmp	r3, #0
 800b078:	d001      	beq.n	800b07e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b07a:	2301      	movs	r3, #1
 800b07c:	e00b      	b.n	800b096 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b07e:	887b      	ldrh	r3, [r7, #2]
 800b080:	461a      	mov	r2, r3
 800b082:	6879      	ldr	r1, [r7, #4]
 800b084:	4806      	ldr	r0, [pc, #24]	; (800b0a0 <CDC_Transmit_FS+0x48>)
 800b086:	f7fe fb7b 	bl	8009780 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b08a:	4805      	ldr	r0, [pc, #20]	; (800b0a0 <CDC_Transmit_FS+0x48>)
 800b08c:	f7fe fbb8 	bl	8009800 <USBD_CDC_TransmitPacket>
 800b090:	4603      	mov	r3, r0
 800b092:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b094:	7bfb      	ldrb	r3, [r7, #15]
}
 800b096:	4618      	mov	r0, r3
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}
 800b09e:	bf00      	nop
 800b0a0:	200023b4 	.word	0x200023b4

0800b0a4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b087      	sub	sp, #28
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	60f8      	str	r0, [r7, #12]
 800b0ac:	60b9      	str	r1, [r7, #8]
 800b0ae:	4613      	mov	r3, r2
 800b0b0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b0b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	371c      	adds	r7, #28
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr
	...

0800b0c8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b083      	sub	sp, #12
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	6039      	str	r1, [r7, #0]
 800b0d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	2212      	movs	r2, #18
 800b0d8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b0da:	4b03      	ldr	r3, [pc, #12]	; (800b0e8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b0dc:	4618      	mov	r0, r3
 800b0de:	370c      	adds	r7, #12
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e6:	4770      	bx	lr
 800b0e8:	200001ec 	.word	0x200001ec

0800b0ec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b083      	sub	sp, #12
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	6039      	str	r1, [r7, #0]
 800b0f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	2204      	movs	r2, #4
 800b0fc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b0fe:	4b03      	ldr	r3, [pc, #12]	; (800b10c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b100:	4618      	mov	r0, r3
 800b102:	370c      	adds	r7, #12
 800b104:	46bd      	mov	sp, r7
 800b106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10a:	4770      	bx	lr
 800b10c:	20000200 	.word	0x20000200

0800b110 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b082      	sub	sp, #8
 800b114:	af00      	add	r7, sp, #0
 800b116:	4603      	mov	r3, r0
 800b118:	6039      	str	r1, [r7, #0]
 800b11a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b11c:	79fb      	ldrb	r3, [r7, #7]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d105      	bne.n	800b12e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b122:	683a      	ldr	r2, [r7, #0]
 800b124:	4907      	ldr	r1, [pc, #28]	; (800b144 <USBD_FS_ProductStrDescriptor+0x34>)
 800b126:	4808      	ldr	r0, [pc, #32]	; (800b148 <USBD_FS_ProductStrDescriptor+0x38>)
 800b128:	f7ff fdf8 	bl	800ad1c <USBD_GetString>
 800b12c:	e004      	b.n	800b138 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b12e:	683a      	ldr	r2, [r7, #0]
 800b130:	4904      	ldr	r1, [pc, #16]	; (800b144 <USBD_FS_ProductStrDescriptor+0x34>)
 800b132:	4805      	ldr	r0, [pc, #20]	; (800b148 <USBD_FS_ProductStrDescriptor+0x38>)
 800b134:	f7ff fdf2 	bl	800ad1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b138:	4b02      	ldr	r3, [pc, #8]	; (800b144 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3708      	adds	r7, #8
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	20002e90 	.word	0x20002e90
 800b148:	0800c454 	.word	0x0800c454

0800b14c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b082      	sub	sp, #8
 800b150:	af00      	add	r7, sp, #0
 800b152:	4603      	mov	r3, r0
 800b154:	6039      	str	r1, [r7, #0]
 800b156:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b158:	683a      	ldr	r2, [r7, #0]
 800b15a:	4904      	ldr	r1, [pc, #16]	; (800b16c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b15c:	4804      	ldr	r0, [pc, #16]	; (800b170 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b15e:	f7ff fddd 	bl	800ad1c <USBD_GetString>
  return USBD_StrDesc;
 800b162:	4b02      	ldr	r3, [pc, #8]	; (800b16c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b164:	4618      	mov	r0, r3
 800b166:	3708      	adds	r7, #8
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}
 800b16c:	20002e90 	.word	0x20002e90
 800b170:	0800c46c 	.word	0x0800c46c

0800b174 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b082      	sub	sp, #8
 800b178:	af00      	add	r7, sp, #0
 800b17a:	4603      	mov	r3, r0
 800b17c:	6039      	str	r1, [r7, #0]
 800b17e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	221a      	movs	r2, #26
 800b184:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b186:	f000 f843 	bl	800b210 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b18a:	4b02      	ldr	r3, [pc, #8]	; (800b194 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b18c:	4618      	mov	r0, r3
 800b18e:	3708      	adds	r7, #8
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}
 800b194:	20000204 	.word	0x20000204

0800b198 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	4603      	mov	r3, r0
 800b1a0:	6039      	str	r1, [r7, #0]
 800b1a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b1a4:	79fb      	ldrb	r3, [r7, #7]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d105      	bne.n	800b1b6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b1aa:	683a      	ldr	r2, [r7, #0]
 800b1ac:	4907      	ldr	r1, [pc, #28]	; (800b1cc <USBD_FS_ConfigStrDescriptor+0x34>)
 800b1ae:	4808      	ldr	r0, [pc, #32]	; (800b1d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b1b0:	f7ff fdb4 	bl	800ad1c <USBD_GetString>
 800b1b4:	e004      	b.n	800b1c0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b1b6:	683a      	ldr	r2, [r7, #0]
 800b1b8:	4904      	ldr	r1, [pc, #16]	; (800b1cc <USBD_FS_ConfigStrDescriptor+0x34>)
 800b1ba:	4805      	ldr	r0, [pc, #20]	; (800b1d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b1bc:	f7ff fdae 	bl	800ad1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b1c0:	4b02      	ldr	r3, [pc, #8]	; (800b1cc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3708      	adds	r7, #8
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}
 800b1ca:	bf00      	nop
 800b1cc:	20002e90 	.word	0x20002e90
 800b1d0:	0800c480 	.word	0x0800c480

0800b1d4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b082      	sub	sp, #8
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	4603      	mov	r3, r0
 800b1dc:	6039      	str	r1, [r7, #0]
 800b1de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b1e0:	79fb      	ldrb	r3, [r7, #7]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d105      	bne.n	800b1f2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b1e6:	683a      	ldr	r2, [r7, #0]
 800b1e8:	4907      	ldr	r1, [pc, #28]	; (800b208 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b1ea:	4808      	ldr	r0, [pc, #32]	; (800b20c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b1ec:	f7ff fd96 	bl	800ad1c <USBD_GetString>
 800b1f0:	e004      	b.n	800b1fc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b1f2:	683a      	ldr	r2, [r7, #0]
 800b1f4:	4904      	ldr	r1, [pc, #16]	; (800b208 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b1f6:	4805      	ldr	r0, [pc, #20]	; (800b20c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b1f8:	f7ff fd90 	bl	800ad1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b1fc:	4b02      	ldr	r3, [pc, #8]	; (800b208 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	3708      	adds	r7, #8
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
 800b206:	bf00      	nop
 800b208:	20002e90 	.word	0x20002e90
 800b20c:	0800c48c 	.word	0x0800c48c

0800b210 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b084      	sub	sp, #16
 800b214:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b216:	4b0f      	ldr	r3, [pc, #60]	; (800b254 <Get_SerialNum+0x44>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b21c:	4b0e      	ldr	r3, [pc, #56]	; (800b258 <Get_SerialNum+0x48>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b222:	4b0e      	ldr	r3, [pc, #56]	; (800b25c <Get_SerialNum+0x4c>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b228:	68fa      	ldr	r2, [r7, #12]
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	4413      	add	r3, r2
 800b22e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d009      	beq.n	800b24a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b236:	2208      	movs	r2, #8
 800b238:	4909      	ldr	r1, [pc, #36]	; (800b260 <Get_SerialNum+0x50>)
 800b23a:	68f8      	ldr	r0, [r7, #12]
 800b23c:	f000 f814 	bl	800b268 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b240:	2204      	movs	r2, #4
 800b242:	4908      	ldr	r1, [pc, #32]	; (800b264 <Get_SerialNum+0x54>)
 800b244:	68b8      	ldr	r0, [r7, #8]
 800b246:	f000 f80f 	bl	800b268 <IntToUnicode>
  }
}
 800b24a:	bf00      	nop
 800b24c:	3710      	adds	r7, #16
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}
 800b252:	bf00      	nop
 800b254:	1fff7a10 	.word	0x1fff7a10
 800b258:	1fff7a14 	.word	0x1fff7a14
 800b25c:	1fff7a18 	.word	0x1fff7a18
 800b260:	20000206 	.word	0x20000206
 800b264:	20000216 	.word	0x20000216

0800b268 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b268:	b480      	push	{r7}
 800b26a:	b087      	sub	sp, #28
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	60f8      	str	r0, [r7, #12]
 800b270:	60b9      	str	r1, [r7, #8]
 800b272:	4613      	mov	r3, r2
 800b274:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b276:	2300      	movs	r3, #0
 800b278:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b27a:	2300      	movs	r3, #0
 800b27c:	75fb      	strb	r3, [r7, #23]
 800b27e:	e027      	b.n	800b2d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	0f1b      	lsrs	r3, r3, #28
 800b284:	2b09      	cmp	r3, #9
 800b286:	d80b      	bhi.n	800b2a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	0f1b      	lsrs	r3, r3, #28
 800b28c:	b2da      	uxtb	r2, r3
 800b28e:	7dfb      	ldrb	r3, [r7, #23]
 800b290:	005b      	lsls	r3, r3, #1
 800b292:	4619      	mov	r1, r3
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	440b      	add	r3, r1
 800b298:	3230      	adds	r2, #48	; 0x30
 800b29a:	b2d2      	uxtb	r2, r2
 800b29c:	701a      	strb	r2, [r3, #0]
 800b29e:	e00a      	b.n	800b2b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	0f1b      	lsrs	r3, r3, #28
 800b2a4:	b2da      	uxtb	r2, r3
 800b2a6:	7dfb      	ldrb	r3, [r7, #23]
 800b2a8:	005b      	lsls	r3, r3, #1
 800b2aa:	4619      	mov	r1, r3
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	440b      	add	r3, r1
 800b2b0:	3237      	adds	r2, #55	; 0x37
 800b2b2:	b2d2      	uxtb	r2, r2
 800b2b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	011b      	lsls	r3, r3, #4
 800b2ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b2bc:	7dfb      	ldrb	r3, [r7, #23]
 800b2be:	005b      	lsls	r3, r3, #1
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	68ba      	ldr	r2, [r7, #8]
 800b2c4:	4413      	add	r3, r2
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b2ca:	7dfb      	ldrb	r3, [r7, #23]
 800b2cc:	3301      	adds	r3, #1
 800b2ce:	75fb      	strb	r3, [r7, #23]
 800b2d0:	7dfa      	ldrb	r2, [r7, #23]
 800b2d2:	79fb      	ldrb	r3, [r7, #7]
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d3d3      	bcc.n	800b280 <IntToUnicode+0x18>
  }
}
 800b2d8:	bf00      	nop
 800b2da:	bf00      	nop
 800b2dc:	371c      	adds	r7, #28
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e4:	4770      	bx	lr
	...

0800b2e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b08a      	sub	sp, #40	; 0x28
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b2f0:	f107 0314 	add.w	r3, r7, #20
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	601a      	str	r2, [r3, #0]
 800b2f8:	605a      	str	r2, [r3, #4]
 800b2fa:	609a      	str	r2, [r3, #8]
 800b2fc:	60da      	str	r2, [r3, #12]
 800b2fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b308:	d13a      	bne.n	800b380 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b30a:	2300      	movs	r3, #0
 800b30c:	613b      	str	r3, [r7, #16]
 800b30e:	4b1e      	ldr	r3, [pc, #120]	; (800b388 <HAL_PCD_MspInit+0xa0>)
 800b310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b312:	4a1d      	ldr	r2, [pc, #116]	; (800b388 <HAL_PCD_MspInit+0xa0>)
 800b314:	f043 0301 	orr.w	r3, r3, #1
 800b318:	6313      	str	r3, [r2, #48]	; 0x30
 800b31a:	4b1b      	ldr	r3, [pc, #108]	; (800b388 <HAL_PCD_MspInit+0xa0>)
 800b31c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b31e:	f003 0301 	and.w	r3, r3, #1
 800b322:	613b      	str	r3, [r7, #16]
 800b324:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b326:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b32a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b32c:	2302      	movs	r3, #2
 800b32e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b330:	2300      	movs	r3, #0
 800b332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b334:	2303      	movs	r3, #3
 800b336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b338:	230a      	movs	r3, #10
 800b33a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b33c:	f107 0314 	add.w	r3, r7, #20
 800b340:	4619      	mov	r1, r3
 800b342:	4812      	ldr	r0, [pc, #72]	; (800b38c <HAL_PCD_MspInit+0xa4>)
 800b344:	f7f8 f990 	bl	8003668 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b348:	4b0f      	ldr	r3, [pc, #60]	; (800b388 <HAL_PCD_MspInit+0xa0>)
 800b34a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b34c:	4a0e      	ldr	r2, [pc, #56]	; (800b388 <HAL_PCD_MspInit+0xa0>)
 800b34e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b352:	6353      	str	r3, [r2, #52]	; 0x34
 800b354:	2300      	movs	r3, #0
 800b356:	60fb      	str	r3, [r7, #12]
 800b358:	4b0b      	ldr	r3, [pc, #44]	; (800b388 <HAL_PCD_MspInit+0xa0>)
 800b35a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b35c:	4a0a      	ldr	r2, [pc, #40]	; (800b388 <HAL_PCD_MspInit+0xa0>)
 800b35e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b362:	6453      	str	r3, [r2, #68]	; 0x44
 800b364:	4b08      	ldr	r3, [pc, #32]	; (800b388 <HAL_PCD_MspInit+0xa0>)
 800b366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b368:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b36c:	60fb      	str	r3, [r7, #12]
 800b36e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b370:	2200      	movs	r2, #0
 800b372:	2100      	movs	r1, #0
 800b374:	2043      	movs	r0, #67	; 0x43
 800b376:	f7f8 f92b 	bl	80035d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b37a:	2043      	movs	r0, #67	; 0x43
 800b37c:	f7f8 f944 	bl	8003608 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b380:	bf00      	nop
 800b382:	3728      	adds	r7, #40	; 0x28
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}
 800b388:	40023800 	.word	0x40023800
 800b38c:	40020000 	.word	0x40020000

0800b390 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800b3a4:	4619      	mov	r1, r3
 800b3a6:	4610      	mov	r0, r2
 800b3a8:	f7fe fb59 	bl	8009a5e <USBD_LL_SetupStage>
}
 800b3ac:	bf00      	nop
 800b3ae:	3708      	adds	r7, #8
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b082      	sub	sp, #8
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
 800b3bc:	460b      	mov	r3, r1
 800b3be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b3c6:	78fa      	ldrb	r2, [r7, #3]
 800b3c8:	6879      	ldr	r1, [r7, #4]
 800b3ca:	4613      	mov	r3, r2
 800b3cc:	00db      	lsls	r3, r3, #3
 800b3ce:	4413      	add	r3, r2
 800b3d0:	009b      	lsls	r3, r3, #2
 800b3d2:	440b      	add	r3, r1
 800b3d4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	78fb      	ldrb	r3, [r7, #3]
 800b3dc:	4619      	mov	r1, r3
 800b3de:	f7fe fb93 	bl	8009b08 <USBD_LL_DataOutStage>
}
 800b3e2:	bf00      	nop
 800b3e4:	3708      	adds	r7, #8
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	bd80      	pop	{r7, pc}

0800b3ea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3ea:	b580      	push	{r7, lr}
 800b3ec:	b082      	sub	sp, #8
 800b3ee:	af00      	add	r7, sp, #0
 800b3f0:	6078      	str	r0, [r7, #4]
 800b3f2:	460b      	mov	r3, r1
 800b3f4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800b3fc:	78fa      	ldrb	r2, [r7, #3]
 800b3fe:	6879      	ldr	r1, [r7, #4]
 800b400:	4613      	mov	r3, r2
 800b402:	00db      	lsls	r3, r3, #3
 800b404:	4413      	add	r3, r2
 800b406:	009b      	lsls	r3, r3, #2
 800b408:	440b      	add	r3, r1
 800b40a:	334c      	adds	r3, #76	; 0x4c
 800b40c:	681a      	ldr	r2, [r3, #0]
 800b40e:	78fb      	ldrb	r3, [r7, #3]
 800b410:	4619      	mov	r1, r3
 800b412:	f7fe fc2c 	bl	8009c6e <USBD_LL_DataInStage>
}
 800b416:	bf00      	nop
 800b418:	3708      	adds	r7, #8
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}

0800b41e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b41e:	b580      	push	{r7, lr}
 800b420:	b082      	sub	sp, #8
 800b422:	af00      	add	r7, sp, #0
 800b424:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b42c:	4618      	mov	r0, r3
 800b42e:	f7fe fd60 	bl	8009ef2 <USBD_LL_SOF>
}
 800b432:	bf00      	nop
 800b434:	3708      	adds	r7, #8
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}

0800b43a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b43a:	b580      	push	{r7, lr}
 800b43c:	b084      	sub	sp, #16
 800b43e:	af00      	add	r7, sp, #0
 800b440:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b442:	2301      	movs	r3, #1
 800b444:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	68db      	ldr	r3, [r3, #12]
 800b44a:	2b02      	cmp	r3, #2
 800b44c:	d001      	beq.n	800b452 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b44e:	f7f6 fac3 	bl	80019d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b458:	7bfa      	ldrb	r2, [r7, #15]
 800b45a:	4611      	mov	r1, r2
 800b45c:	4618      	mov	r0, r3
 800b45e:	f7fe fd0a 	bl	8009e76 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b468:	4618      	mov	r0, r3
 800b46a:	f7fe fcb2 	bl	8009dd2 <USBD_LL_Reset>
}
 800b46e:	bf00      	nop
 800b470:	3710      	adds	r7, #16
 800b472:	46bd      	mov	sp, r7
 800b474:	bd80      	pop	{r7, pc}
	...

0800b478 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b486:	4618      	mov	r0, r3
 800b488:	f7fe fd05 	bl	8009e96 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	6812      	ldr	r2, [r2, #0]
 800b49a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b49e:	f043 0301 	orr.w	r3, r3, #1
 800b4a2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6a1b      	ldr	r3, [r3, #32]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d005      	beq.n	800b4b8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b4ac:	4b04      	ldr	r3, [pc, #16]	; (800b4c0 <HAL_PCD_SuspendCallback+0x48>)
 800b4ae:	691b      	ldr	r3, [r3, #16]
 800b4b0:	4a03      	ldr	r2, [pc, #12]	; (800b4c0 <HAL_PCD_SuspendCallback+0x48>)
 800b4b2:	f043 0306 	orr.w	r3, r3, #6
 800b4b6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b4b8:	bf00      	nop
 800b4ba:	3708      	adds	r7, #8
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}
 800b4c0:	e000ed00 	.word	0xe000ed00

0800b4c4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b082      	sub	sp, #8
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f7fe fcf5 	bl	8009ec2 <USBD_LL_Resume>
}
 800b4d8:	bf00      	nop
 800b4da:	3708      	adds	r7, #8
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}

0800b4e0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b082      	sub	sp, #8
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
 800b4e8:	460b      	mov	r3, r1
 800b4ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b4f2:	78fa      	ldrb	r2, [r7, #3]
 800b4f4:	4611      	mov	r1, r2
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f7fe fd4d 	bl	8009f96 <USBD_LL_IsoOUTIncomplete>
}
 800b4fc:	bf00      	nop
 800b4fe:	3708      	adds	r7, #8
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b082      	sub	sp, #8
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	460b      	mov	r3, r1
 800b50e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b516:	78fa      	ldrb	r2, [r7, #3]
 800b518:	4611      	mov	r1, r2
 800b51a:	4618      	mov	r0, r3
 800b51c:	f7fe fd09 	bl	8009f32 <USBD_LL_IsoINIncomplete>
}
 800b520:	bf00      	nop
 800b522:	3708      	adds	r7, #8
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}

0800b528 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b082      	sub	sp, #8
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b536:	4618      	mov	r0, r3
 800b538:	f7fe fd5f 	bl	8009ffa <USBD_LL_DevConnected>
}
 800b53c:	bf00      	nop
 800b53e:	3708      	adds	r7, #8
 800b540:	46bd      	mov	sp, r7
 800b542:	bd80      	pop	{r7, pc}

0800b544 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b082      	sub	sp, #8
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800b552:	4618      	mov	r0, r3
 800b554:	f7fe fd5c 	bl	800a010 <USBD_LL_DevDisconnected>
}
 800b558:	bf00      	nop
 800b55a:	3708      	adds	r7, #8
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}

0800b560 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b082      	sub	sp, #8
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d13c      	bne.n	800b5ea <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b570:	4a20      	ldr	r2, [pc, #128]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4a1e      	ldr	r2, [pc, #120]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b57c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b580:	4b1c      	ldr	r3, [pc, #112]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b582:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b586:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b588:	4b1a      	ldr	r3, [pc, #104]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b58a:	2204      	movs	r2, #4
 800b58c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b58e:	4b19      	ldr	r3, [pc, #100]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b590:	2202      	movs	r2, #2
 800b592:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b594:	4b17      	ldr	r3, [pc, #92]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b596:	2200      	movs	r2, #0
 800b598:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b59a:	4b16      	ldr	r3, [pc, #88]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b59c:	2202      	movs	r2, #2
 800b59e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b5a0:	4b14      	ldr	r3, [pc, #80]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b5a6:	4b13      	ldr	r3, [pc, #76]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b5ac:	4b11      	ldr	r3, [pc, #68]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b5b2:	4b10      	ldr	r3, [pc, #64]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b5b8:	4b0e      	ldr	r3, [pc, #56]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b5be:	480d      	ldr	r0, [pc, #52]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b5c0:	f7f8 f9ef 	bl	80039a2 <HAL_PCD_Init>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d001      	beq.n	800b5ce <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b5ca:	f7f6 fa05 	bl	80019d8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b5ce:	2180      	movs	r1, #128	; 0x80
 800b5d0:	4808      	ldr	r0, [pc, #32]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b5d2:	f7f9 fc46 	bl	8004e62 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b5d6:	2240      	movs	r2, #64	; 0x40
 800b5d8:	2100      	movs	r1, #0
 800b5da:	4806      	ldr	r0, [pc, #24]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b5dc:	f7f9 fbfa 	bl	8004dd4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b5e0:	2280      	movs	r2, #128	; 0x80
 800b5e2:	2101      	movs	r1, #1
 800b5e4:	4803      	ldr	r0, [pc, #12]	; (800b5f4 <USBD_LL_Init+0x94>)
 800b5e6:	f7f9 fbf5 	bl	8004dd4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b5ea:	2300      	movs	r3, #0
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3708      	adds	r7, #8
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}
 800b5f4:	20003090 	.word	0x20003090

0800b5f8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b084      	sub	sp, #16
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b600:	2300      	movs	r3, #0
 800b602:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b604:	2300      	movs	r3, #0
 800b606:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b60e:	4618      	mov	r0, r3
 800b610:	f7f8 fae4 	bl	8003bdc <HAL_PCD_Start>
 800b614:	4603      	mov	r3, r0
 800b616:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b618:	7bfb      	ldrb	r3, [r7, #15]
 800b61a:	4618      	mov	r0, r3
 800b61c:	f000 f942 	bl	800b8a4 <USBD_Get_USB_Status>
 800b620:	4603      	mov	r3, r0
 800b622:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b624:	7bbb      	ldrb	r3, [r7, #14]
}
 800b626:	4618      	mov	r0, r3
 800b628:	3710      	adds	r7, #16
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}

0800b62e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b62e:	b580      	push	{r7, lr}
 800b630:	b084      	sub	sp, #16
 800b632:	af00      	add	r7, sp, #0
 800b634:	6078      	str	r0, [r7, #4]
 800b636:	4608      	mov	r0, r1
 800b638:	4611      	mov	r1, r2
 800b63a:	461a      	mov	r2, r3
 800b63c:	4603      	mov	r3, r0
 800b63e:	70fb      	strb	r3, [r7, #3]
 800b640:	460b      	mov	r3, r1
 800b642:	70bb      	strb	r3, [r7, #2]
 800b644:	4613      	mov	r3, r2
 800b646:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b648:	2300      	movs	r3, #0
 800b64a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b64c:	2300      	movs	r3, #0
 800b64e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b656:	78bb      	ldrb	r3, [r7, #2]
 800b658:	883a      	ldrh	r2, [r7, #0]
 800b65a:	78f9      	ldrb	r1, [r7, #3]
 800b65c:	f7f8 ffb5 	bl	80045ca <HAL_PCD_EP_Open>
 800b660:	4603      	mov	r3, r0
 800b662:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b664:	7bfb      	ldrb	r3, [r7, #15]
 800b666:	4618      	mov	r0, r3
 800b668:	f000 f91c 	bl	800b8a4 <USBD_Get_USB_Status>
 800b66c:	4603      	mov	r3, r0
 800b66e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b670:	7bbb      	ldrb	r3, [r7, #14]
}
 800b672:	4618      	mov	r0, r3
 800b674:	3710      	adds	r7, #16
 800b676:	46bd      	mov	sp, r7
 800b678:	bd80      	pop	{r7, pc}

0800b67a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b67a:	b580      	push	{r7, lr}
 800b67c:	b084      	sub	sp, #16
 800b67e:	af00      	add	r7, sp, #0
 800b680:	6078      	str	r0, [r7, #4]
 800b682:	460b      	mov	r3, r1
 800b684:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b686:	2300      	movs	r3, #0
 800b688:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b68a:	2300      	movs	r3, #0
 800b68c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b694:	78fa      	ldrb	r2, [r7, #3]
 800b696:	4611      	mov	r1, r2
 800b698:	4618      	mov	r0, r3
 800b69a:	f7f8 fffe 	bl	800469a <HAL_PCD_EP_Close>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6a2:	7bfb      	ldrb	r3, [r7, #15]
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f000 f8fd 	bl	800b8a4 <USBD_Get_USB_Status>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3710      	adds	r7, #16
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b084      	sub	sp, #16
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b6d2:	78fa      	ldrb	r2, [r7, #3]
 800b6d4:	4611      	mov	r1, r2
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7f9 f8d6 	bl	8004888 <HAL_PCD_EP_SetStall>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6e0:	7bfb      	ldrb	r3, [r7, #15]
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	f000 f8de 	bl	800b8a4 <USBD_Get_USB_Status>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3710      	adds	r7, #16
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}

0800b6f6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6f6:	b580      	push	{r7, lr}
 800b6f8:	b084      	sub	sp, #16
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	6078      	str	r0, [r7, #4]
 800b6fe:	460b      	mov	r3, r1
 800b700:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b702:	2300      	movs	r3, #0
 800b704:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b706:	2300      	movs	r3, #0
 800b708:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b710:	78fa      	ldrb	r2, [r7, #3]
 800b712:	4611      	mov	r1, r2
 800b714:	4618      	mov	r0, r3
 800b716:	f7f9 f91b 	bl	8004950 <HAL_PCD_EP_ClrStall>
 800b71a:	4603      	mov	r3, r0
 800b71c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b71e:	7bfb      	ldrb	r3, [r7, #15]
 800b720:	4618      	mov	r0, r3
 800b722:	f000 f8bf 	bl	800b8a4 <USBD_Get_USB_Status>
 800b726:	4603      	mov	r3, r0
 800b728:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b72a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3710      	adds	r7, #16
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}

0800b734 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	460b      	mov	r3, r1
 800b73e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b746:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b748:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	da0b      	bge.n	800b768 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b750:	78fb      	ldrb	r3, [r7, #3]
 800b752:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b756:	68f9      	ldr	r1, [r7, #12]
 800b758:	4613      	mov	r3, r2
 800b75a:	00db      	lsls	r3, r3, #3
 800b75c:	4413      	add	r3, r2
 800b75e:	009b      	lsls	r3, r3, #2
 800b760:	440b      	add	r3, r1
 800b762:	333e      	adds	r3, #62	; 0x3e
 800b764:	781b      	ldrb	r3, [r3, #0]
 800b766:	e00b      	b.n	800b780 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b768:	78fb      	ldrb	r3, [r7, #3]
 800b76a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b76e:	68f9      	ldr	r1, [r7, #12]
 800b770:	4613      	mov	r3, r2
 800b772:	00db      	lsls	r3, r3, #3
 800b774:	4413      	add	r3, r2
 800b776:	009b      	lsls	r3, r3, #2
 800b778:	440b      	add	r3, r1
 800b77a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800b77e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b780:	4618      	mov	r0, r3
 800b782:	3714      	adds	r7, #20
 800b784:	46bd      	mov	sp, r7
 800b786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78a:	4770      	bx	lr

0800b78c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b084      	sub	sp, #16
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
 800b794:	460b      	mov	r3, r1
 800b796:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b798:	2300      	movs	r3, #0
 800b79a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b79c:	2300      	movs	r3, #0
 800b79e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b7a6:	78fa      	ldrb	r2, [r7, #3]
 800b7a8:	4611      	mov	r1, r2
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	f7f8 fee8 	bl	8004580 <HAL_PCD_SetAddress>
 800b7b0:	4603      	mov	r3, r0
 800b7b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7b4:	7bfb      	ldrb	r3, [r7, #15]
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	f000 f874 	bl	800b8a4 <USBD_Get_USB_Status>
 800b7bc:	4603      	mov	r3, r0
 800b7be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b7c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3710      	adds	r7, #16
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}

0800b7ca <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b7ca:	b580      	push	{r7, lr}
 800b7cc:	b086      	sub	sp, #24
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	60f8      	str	r0, [r7, #12]
 800b7d2:	607a      	str	r2, [r7, #4]
 800b7d4:	603b      	str	r3, [r7, #0]
 800b7d6:	460b      	mov	r3, r1
 800b7d8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b7e8:	7af9      	ldrb	r1, [r7, #11]
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	687a      	ldr	r2, [r7, #4]
 800b7ee:	f7f9 f801 	bl	80047f4 <HAL_PCD_EP_Transmit>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7f6:	7dfb      	ldrb	r3, [r7, #23]
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	f000 f853 	bl	800b8a4 <USBD_Get_USB_Status>
 800b7fe:	4603      	mov	r3, r0
 800b800:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b802:	7dbb      	ldrb	r3, [r7, #22]
}
 800b804:	4618      	mov	r0, r3
 800b806:	3718      	adds	r7, #24
 800b808:	46bd      	mov	sp, r7
 800b80a:	bd80      	pop	{r7, pc}

0800b80c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b086      	sub	sp, #24
 800b810:	af00      	add	r7, sp, #0
 800b812:	60f8      	str	r0, [r7, #12]
 800b814:	607a      	str	r2, [r7, #4]
 800b816:	603b      	str	r3, [r7, #0]
 800b818:	460b      	mov	r3, r1
 800b81a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b81c:	2300      	movs	r3, #0
 800b81e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b820:	2300      	movs	r3, #0
 800b822:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800b82a:	7af9      	ldrb	r1, [r7, #11]
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	687a      	ldr	r2, [r7, #4]
 800b830:	f7f8 ff7d 	bl	800472e <HAL_PCD_EP_Receive>
 800b834:	4603      	mov	r3, r0
 800b836:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b838:	7dfb      	ldrb	r3, [r7, #23]
 800b83a:	4618      	mov	r0, r3
 800b83c:	f000 f832 	bl	800b8a4 <USBD_Get_USB_Status>
 800b840:	4603      	mov	r3, r0
 800b842:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b844:	7dbb      	ldrb	r3, [r7, #22]
}
 800b846:	4618      	mov	r0, r3
 800b848:	3718      	adds	r7, #24
 800b84a:	46bd      	mov	sp, r7
 800b84c:	bd80      	pop	{r7, pc}

0800b84e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b84e:	b580      	push	{r7, lr}
 800b850:	b082      	sub	sp, #8
 800b852:	af00      	add	r7, sp, #0
 800b854:	6078      	str	r0, [r7, #4]
 800b856:	460b      	mov	r3, r1
 800b858:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b860:	78fa      	ldrb	r2, [r7, #3]
 800b862:	4611      	mov	r1, r2
 800b864:	4618      	mov	r0, r3
 800b866:	f7f8 ffad 	bl	80047c4 <HAL_PCD_EP_GetRxCount>
 800b86a:	4603      	mov	r3, r0
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3708      	adds	r7, #8
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}

0800b874 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b874:	b480      	push	{r7}
 800b876:	b083      	sub	sp, #12
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b87c:	4b03      	ldr	r3, [pc, #12]	; (800b88c <USBD_static_malloc+0x18>)
}
 800b87e:	4618      	mov	r0, r3
 800b880:	370c      	adds	r7, #12
 800b882:	46bd      	mov	sp, r7
 800b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b888:	4770      	bx	lr
 800b88a:	bf00      	nop
 800b88c:	2000359c 	.word	0x2000359c

0800b890 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b890:	b480      	push	{r7}
 800b892:	b083      	sub	sp, #12
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]

}
 800b898:	bf00      	nop
 800b89a:	370c      	adds	r7, #12
 800b89c:	46bd      	mov	sp, r7
 800b89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a2:	4770      	bx	lr

0800b8a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b085      	sub	sp, #20
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b8b2:	79fb      	ldrb	r3, [r7, #7]
 800b8b4:	2b03      	cmp	r3, #3
 800b8b6:	d817      	bhi.n	800b8e8 <USBD_Get_USB_Status+0x44>
 800b8b8:	a201      	add	r2, pc, #4	; (adr r2, 800b8c0 <USBD_Get_USB_Status+0x1c>)
 800b8ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8be:	bf00      	nop
 800b8c0:	0800b8d1 	.word	0x0800b8d1
 800b8c4:	0800b8d7 	.word	0x0800b8d7
 800b8c8:	0800b8dd 	.word	0x0800b8dd
 800b8cc:	0800b8e3 	.word	0x0800b8e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	73fb      	strb	r3, [r7, #15]
    break;
 800b8d4:	e00b      	b.n	800b8ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b8d6:	2303      	movs	r3, #3
 800b8d8:	73fb      	strb	r3, [r7, #15]
    break;
 800b8da:	e008      	b.n	800b8ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b8dc:	2301      	movs	r3, #1
 800b8de:	73fb      	strb	r3, [r7, #15]
    break;
 800b8e0:	e005      	b.n	800b8ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b8e2:	2303      	movs	r3, #3
 800b8e4:	73fb      	strb	r3, [r7, #15]
    break;
 800b8e6:	e002      	b.n	800b8ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b8e8:	2303      	movs	r3, #3
 800b8ea:	73fb      	strb	r3, [r7, #15]
    break;
 800b8ec:	bf00      	nop
  }
  return usb_status;
 800b8ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3714      	adds	r7, #20
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr

0800b8fc <_vsniprintf_r>:
 800b8fc:	b530      	push	{r4, r5, lr}
 800b8fe:	4614      	mov	r4, r2
 800b900:	2c00      	cmp	r4, #0
 800b902:	b09b      	sub	sp, #108	; 0x6c
 800b904:	4605      	mov	r5, r0
 800b906:	461a      	mov	r2, r3
 800b908:	da05      	bge.n	800b916 <_vsniprintf_r+0x1a>
 800b90a:	238b      	movs	r3, #139	; 0x8b
 800b90c:	6003      	str	r3, [r0, #0]
 800b90e:	f04f 30ff 	mov.w	r0, #4294967295
 800b912:	b01b      	add	sp, #108	; 0x6c
 800b914:	bd30      	pop	{r4, r5, pc}
 800b916:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b91a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b91e:	bf14      	ite	ne
 800b920:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b924:	4623      	moveq	r3, r4
 800b926:	9302      	str	r3, [sp, #8]
 800b928:	9305      	str	r3, [sp, #20]
 800b92a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b92e:	9100      	str	r1, [sp, #0]
 800b930:	9104      	str	r1, [sp, #16]
 800b932:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b936:	4669      	mov	r1, sp
 800b938:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b93a:	f000 f9e7 	bl	800bd0c <_svfiprintf_r>
 800b93e:	1c43      	adds	r3, r0, #1
 800b940:	bfbc      	itt	lt
 800b942:	238b      	movlt	r3, #139	; 0x8b
 800b944:	602b      	strlt	r3, [r5, #0]
 800b946:	2c00      	cmp	r4, #0
 800b948:	d0e3      	beq.n	800b912 <_vsniprintf_r+0x16>
 800b94a:	9b00      	ldr	r3, [sp, #0]
 800b94c:	2200      	movs	r2, #0
 800b94e:	701a      	strb	r2, [r3, #0]
 800b950:	e7df      	b.n	800b912 <_vsniprintf_r+0x16>
	...

0800b954 <vsniprintf>:
 800b954:	b507      	push	{r0, r1, r2, lr}
 800b956:	9300      	str	r3, [sp, #0]
 800b958:	4613      	mov	r3, r2
 800b95a:	460a      	mov	r2, r1
 800b95c:	4601      	mov	r1, r0
 800b95e:	4803      	ldr	r0, [pc, #12]	; (800b96c <vsniprintf+0x18>)
 800b960:	6800      	ldr	r0, [r0, #0]
 800b962:	f7ff ffcb 	bl	800b8fc <_vsniprintf_r>
 800b966:	b003      	add	sp, #12
 800b968:	f85d fb04 	ldr.w	pc, [sp], #4
 800b96c:	2000026c 	.word	0x2000026c

0800b970 <memcmp>:
 800b970:	b510      	push	{r4, lr}
 800b972:	3901      	subs	r1, #1
 800b974:	4402      	add	r2, r0
 800b976:	4290      	cmp	r0, r2
 800b978:	d101      	bne.n	800b97e <memcmp+0xe>
 800b97a:	2000      	movs	r0, #0
 800b97c:	e005      	b.n	800b98a <memcmp+0x1a>
 800b97e:	7803      	ldrb	r3, [r0, #0]
 800b980:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b984:	42a3      	cmp	r3, r4
 800b986:	d001      	beq.n	800b98c <memcmp+0x1c>
 800b988:	1b18      	subs	r0, r3, r4
 800b98a:	bd10      	pop	{r4, pc}
 800b98c:	3001      	adds	r0, #1
 800b98e:	e7f2      	b.n	800b976 <memcmp+0x6>

0800b990 <memset>:
 800b990:	4402      	add	r2, r0
 800b992:	4603      	mov	r3, r0
 800b994:	4293      	cmp	r3, r2
 800b996:	d100      	bne.n	800b99a <memset+0xa>
 800b998:	4770      	bx	lr
 800b99a:	f803 1b01 	strb.w	r1, [r3], #1
 800b99e:	e7f9      	b.n	800b994 <memset+0x4>

0800b9a0 <strcat>:
 800b9a0:	b510      	push	{r4, lr}
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	7814      	ldrb	r4, [r2, #0]
 800b9a6:	4613      	mov	r3, r2
 800b9a8:	3201      	adds	r2, #1
 800b9aa:	2c00      	cmp	r4, #0
 800b9ac:	d1fa      	bne.n	800b9a4 <strcat+0x4>
 800b9ae:	3b01      	subs	r3, #1
 800b9b0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b9b4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b9b8:	2a00      	cmp	r2, #0
 800b9ba:	d1f9      	bne.n	800b9b0 <strcat+0x10>
 800b9bc:	bd10      	pop	{r4, pc}

0800b9be <strncpy>:
 800b9be:	b510      	push	{r4, lr}
 800b9c0:	3901      	subs	r1, #1
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	b132      	cbz	r2, 800b9d4 <strncpy+0x16>
 800b9c6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b9ca:	f803 4b01 	strb.w	r4, [r3], #1
 800b9ce:	3a01      	subs	r2, #1
 800b9d0:	2c00      	cmp	r4, #0
 800b9d2:	d1f7      	bne.n	800b9c4 <strncpy+0x6>
 800b9d4:	441a      	add	r2, r3
 800b9d6:	2100      	movs	r1, #0
 800b9d8:	4293      	cmp	r3, r2
 800b9da:	d100      	bne.n	800b9de <strncpy+0x20>
 800b9dc:	bd10      	pop	{r4, pc}
 800b9de:	f803 1b01 	strb.w	r1, [r3], #1
 800b9e2:	e7f9      	b.n	800b9d8 <strncpy+0x1a>

0800b9e4 <__errno>:
 800b9e4:	4b01      	ldr	r3, [pc, #4]	; (800b9ec <__errno+0x8>)
 800b9e6:	6818      	ldr	r0, [r3, #0]
 800b9e8:	4770      	bx	lr
 800b9ea:	bf00      	nop
 800b9ec:	2000026c 	.word	0x2000026c

0800b9f0 <__libc_init_array>:
 800b9f0:	b570      	push	{r4, r5, r6, lr}
 800b9f2:	4d0d      	ldr	r5, [pc, #52]	; (800ba28 <__libc_init_array+0x38>)
 800b9f4:	4c0d      	ldr	r4, [pc, #52]	; (800ba2c <__libc_init_array+0x3c>)
 800b9f6:	1b64      	subs	r4, r4, r5
 800b9f8:	10a4      	asrs	r4, r4, #2
 800b9fa:	2600      	movs	r6, #0
 800b9fc:	42a6      	cmp	r6, r4
 800b9fe:	d109      	bne.n	800ba14 <__libc_init_array+0x24>
 800ba00:	4d0b      	ldr	r5, [pc, #44]	; (800ba30 <__libc_init_array+0x40>)
 800ba02:	4c0c      	ldr	r4, [pc, #48]	; (800ba34 <__libc_init_array+0x44>)
 800ba04:	f000 fc72 	bl	800c2ec <_init>
 800ba08:	1b64      	subs	r4, r4, r5
 800ba0a:	10a4      	asrs	r4, r4, #2
 800ba0c:	2600      	movs	r6, #0
 800ba0e:	42a6      	cmp	r6, r4
 800ba10:	d105      	bne.n	800ba1e <__libc_init_array+0x2e>
 800ba12:	bd70      	pop	{r4, r5, r6, pc}
 800ba14:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba18:	4798      	blx	r3
 800ba1a:	3601      	adds	r6, #1
 800ba1c:	e7ee      	b.n	800b9fc <__libc_init_array+0xc>
 800ba1e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba22:	4798      	blx	r3
 800ba24:	3601      	adds	r6, #1
 800ba26:	e7f2      	b.n	800ba0e <__libc_init_array+0x1e>
 800ba28:	0800d688 	.word	0x0800d688
 800ba2c:	0800d688 	.word	0x0800d688
 800ba30:	0800d688 	.word	0x0800d688
 800ba34:	0800d68c 	.word	0x0800d68c

0800ba38 <__retarget_lock_acquire_recursive>:
 800ba38:	4770      	bx	lr

0800ba3a <__retarget_lock_release_recursive>:
 800ba3a:	4770      	bx	lr

0800ba3c <strcpy>:
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ba42:	f803 2b01 	strb.w	r2, [r3], #1
 800ba46:	2a00      	cmp	r2, #0
 800ba48:	d1f9      	bne.n	800ba3e <strcpy+0x2>
 800ba4a:	4770      	bx	lr

0800ba4c <memcpy>:
 800ba4c:	440a      	add	r2, r1
 800ba4e:	4291      	cmp	r1, r2
 800ba50:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba54:	d100      	bne.n	800ba58 <memcpy+0xc>
 800ba56:	4770      	bx	lr
 800ba58:	b510      	push	{r4, lr}
 800ba5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba62:	4291      	cmp	r1, r2
 800ba64:	d1f9      	bne.n	800ba5a <memcpy+0xe>
 800ba66:	bd10      	pop	{r4, pc}

0800ba68 <_free_r>:
 800ba68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ba6a:	2900      	cmp	r1, #0
 800ba6c:	d044      	beq.n	800baf8 <_free_r+0x90>
 800ba6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba72:	9001      	str	r0, [sp, #4]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	f1a1 0404 	sub.w	r4, r1, #4
 800ba7a:	bfb8      	it	lt
 800ba7c:	18e4      	addlt	r4, r4, r3
 800ba7e:	f000 f8df 	bl	800bc40 <__malloc_lock>
 800ba82:	4a1e      	ldr	r2, [pc, #120]	; (800bafc <_free_r+0x94>)
 800ba84:	9801      	ldr	r0, [sp, #4]
 800ba86:	6813      	ldr	r3, [r2, #0]
 800ba88:	b933      	cbnz	r3, 800ba98 <_free_r+0x30>
 800ba8a:	6063      	str	r3, [r4, #4]
 800ba8c:	6014      	str	r4, [r2, #0]
 800ba8e:	b003      	add	sp, #12
 800ba90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ba94:	f000 b8da 	b.w	800bc4c <__malloc_unlock>
 800ba98:	42a3      	cmp	r3, r4
 800ba9a:	d908      	bls.n	800baae <_free_r+0x46>
 800ba9c:	6825      	ldr	r5, [r4, #0]
 800ba9e:	1961      	adds	r1, r4, r5
 800baa0:	428b      	cmp	r3, r1
 800baa2:	bf01      	itttt	eq
 800baa4:	6819      	ldreq	r1, [r3, #0]
 800baa6:	685b      	ldreq	r3, [r3, #4]
 800baa8:	1949      	addeq	r1, r1, r5
 800baaa:	6021      	streq	r1, [r4, #0]
 800baac:	e7ed      	b.n	800ba8a <_free_r+0x22>
 800baae:	461a      	mov	r2, r3
 800bab0:	685b      	ldr	r3, [r3, #4]
 800bab2:	b10b      	cbz	r3, 800bab8 <_free_r+0x50>
 800bab4:	42a3      	cmp	r3, r4
 800bab6:	d9fa      	bls.n	800baae <_free_r+0x46>
 800bab8:	6811      	ldr	r1, [r2, #0]
 800baba:	1855      	adds	r5, r2, r1
 800babc:	42a5      	cmp	r5, r4
 800babe:	d10b      	bne.n	800bad8 <_free_r+0x70>
 800bac0:	6824      	ldr	r4, [r4, #0]
 800bac2:	4421      	add	r1, r4
 800bac4:	1854      	adds	r4, r2, r1
 800bac6:	42a3      	cmp	r3, r4
 800bac8:	6011      	str	r1, [r2, #0]
 800baca:	d1e0      	bne.n	800ba8e <_free_r+0x26>
 800bacc:	681c      	ldr	r4, [r3, #0]
 800bace:	685b      	ldr	r3, [r3, #4]
 800bad0:	6053      	str	r3, [r2, #4]
 800bad2:	440c      	add	r4, r1
 800bad4:	6014      	str	r4, [r2, #0]
 800bad6:	e7da      	b.n	800ba8e <_free_r+0x26>
 800bad8:	d902      	bls.n	800bae0 <_free_r+0x78>
 800bada:	230c      	movs	r3, #12
 800badc:	6003      	str	r3, [r0, #0]
 800bade:	e7d6      	b.n	800ba8e <_free_r+0x26>
 800bae0:	6825      	ldr	r5, [r4, #0]
 800bae2:	1961      	adds	r1, r4, r5
 800bae4:	428b      	cmp	r3, r1
 800bae6:	bf04      	itt	eq
 800bae8:	6819      	ldreq	r1, [r3, #0]
 800baea:	685b      	ldreq	r3, [r3, #4]
 800baec:	6063      	str	r3, [r4, #4]
 800baee:	bf04      	itt	eq
 800baf0:	1949      	addeq	r1, r1, r5
 800baf2:	6021      	streq	r1, [r4, #0]
 800baf4:	6054      	str	r4, [r2, #4]
 800baf6:	e7ca      	b.n	800ba8e <_free_r+0x26>
 800baf8:	b003      	add	sp, #12
 800bafa:	bd30      	pop	{r4, r5, pc}
 800bafc:	200038fc 	.word	0x200038fc

0800bb00 <sbrk_aligned>:
 800bb00:	b570      	push	{r4, r5, r6, lr}
 800bb02:	4e0e      	ldr	r6, [pc, #56]	; (800bb3c <sbrk_aligned+0x3c>)
 800bb04:	460c      	mov	r4, r1
 800bb06:	6831      	ldr	r1, [r6, #0]
 800bb08:	4605      	mov	r5, r0
 800bb0a:	b911      	cbnz	r1, 800bb12 <sbrk_aligned+0x12>
 800bb0c:	f000 fba6 	bl	800c25c <_sbrk_r>
 800bb10:	6030      	str	r0, [r6, #0]
 800bb12:	4621      	mov	r1, r4
 800bb14:	4628      	mov	r0, r5
 800bb16:	f000 fba1 	bl	800c25c <_sbrk_r>
 800bb1a:	1c43      	adds	r3, r0, #1
 800bb1c:	d00a      	beq.n	800bb34 <sbrk_aligned+0x34>
 800bb1e:	1cc4      	adds	r4, r0, #3
 800bb20:	f024 0403 	bic.w	r4, r4, #3
 800bb24:	42a0      	cmp	r0, r4
 800bb26:	d007      	beq.n	800bb38 <sbrk_aligned+0x38>
 800bb28:	1a21      	subs	r1, r4, r0
 800bb2a:	4628      	mov	r0, r5
 800bb2c:	f000 fb96 	bl	800c25c <_sbrk_r>
 800bb30:	3001      	adds	r0, #1
 800bb32:	d101      	bne.n	800bb38 <sbrk_aligned+0x38>
 800bb34:	f04f 34ff 	mov.w	r4, #4294967295
 800bb38:	4620      	mov	r0, r4
 800bb3a:	bd70      	pop	{r4, r5, r6, pc}
 800bb3c:	20003900 	.word	0x20003900

0800bb40 <_malloc_r>:
 800bb40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb44:	1ccd      	adds	r5, r1, #3
 800bb46:	f025 0503 	bic.w	r5, r5, #3
 800bb4a:	3508      	adds	r5, #8
 800bb4c:	2d0c      	cmp	r5, #12
 800bb4e:	bf38      	it	cc
 800bb50:	250c      	movcc	r5, #12
 800bb52:	2d00      	cmp	r5, #0
 800bb54:	4607      	mov	r7, r0
 800bb56:	db01      	blt.n	800bb5c <_malloc_r+0x1c>
 800bb58:	42a9      	cmp	r1, r5
 800bb5a:	d905      	bls.n	800bb68 <_malloc_r+0x28>
 800bb5c:	230c      	movs	r3, #12
 800bb5e:	603b      	str	r3, [r7, #0]
 800bb60:	2600      	movs	r6, #0
 800bb62:	4630      	mov	r0, r6
 800bb64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb68:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bc3c <_malloc_r+0xfc>
 800bb6c:	f000 f868 	bl	800bc40 <__malloc_lock>
 800bb70:	f8d8 3000 	ldr.w	r3, [r8]
 800bb74:	461c      	mov	r4, r3
 800bb76:	bb5c      	cbnz	r4, 800bbd0 <_malloc_r+0x90>
 800bb78:	4629      	mov	r1, r5
 800bb7a:	4638      	mov	r0, r7
 800bb7c:	f7ff ffc0 	bl	800bb00 <sbrk_aligned>
 800bb80:	1c43      	adds	r3, r0, #1
 800bb82:	4604      	mov	r4, r0
 800bb84:	d155      	bne.n	800bc32 <_malloc_r+0xf2>
 800bb86:	f8d8 4000 	ldr.w	r4, [r8]
 800bb8a:	4626      	mov	r6, r4
 800bb8c:	2e00      	cmp	r6, #0
 800bb8e:	d145      	bne.n	800bc1c <_malloc_r+0xdc>
 800bb90:	2c00      	cmp	r4, #0
 800bb92:	d048      	beq.n	800bc26 <_malloc_r+0xe6>
 800bb94:	6823      	ldr	r3, [r4, #0]
 800bb96:	4631      	mov	r1, r6
 800bb98:	4638      	mov	r0, r7
 800bb9a:	eb04 0903 	add.w	r9, r4, r3
 800bb9e:	f000 fb5d 	bl	800c25c <_sbrk_r>
 800bba2:	4581      	cmp	r9, r0
 800bba4:	d13f      	bne.n	800bc26 <_malloc_r+0xe6>
 800bba6:	6821      	ldr	r1, [r4, #0]
 800bba8:	1a6d      	subs	r5, r5, r1
 800bbaa:	4629      	mov	r1, r5
 800bbac:	4638      	mov	r0, r7
 800bbae:	f7ff ffa7 	bl	800bb00 <sbrk_aligned>
 800bbb2:	3001      	adds	r0, #1
 800bbb4:	d037      	beq.n	800bc26 <_malloc_r+0xe6>
 800bbb6:	6823      	ldr	r3, [r4, #0]
 800bbb8:	442b      	add	r3, r5
 800bbba:	6023      	str	r3, [r4, #0]
 800bbbc:	f8d8 3000 	ldr.w	r3, [r8]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d038      	beq.n	800bc36 <_malloc_r+0xf6>
 800bbc4:	685a      	ldr	r2, [r3, #4]
 800bbc6:	42a2      	cmp	r2, r4
 800bbc8:	d12b      	bne.n	800bc22 <_malloc_r+0xe2>
 800bbca:	2200      	movs	r2, #0
 800bbcc:	605a      	str	r2, [r3, #4]
 800bbce:	e00f      	b.n	800bbf0 <_malloc_r+0xb0>
 800bbd0:	6822      	ldr	r2, [r4, #0]
 800bbd2:	1b52      	subs	r2, r2, r5
 800bbd4:	d41f      	bmi.n	800bc16 <_malloc_r+0xd6>
 800bbd6:	2a0b      	cmp	r2, #11
 800bbd8:	d917      	bls.n	800bc0a <_malloc_r+0xca>
 800bbda:	1961      	adds	r1, r4, r5
 800bbdc:	42a3      	cmp	r3, r4
 800bbde:	6025      	str	r5, [r4, #0]
 800bbe0:	bf18      	it	ne
 800bbe2:	6059      	strne	r1, [r3, #4]
 800bbe4:	6863      	ldr	r3, [r4, #4]
 800bbe6:	bf08      	it	eq
 800bbe8:	f8c8 1000 	streq.w	r1, [r8]
 800bbec:	5162      	str	r2, [r4, r5]
 800bbee:	604b      	str	r3, [r1, #4]
 800bbf0:	4638      	mov	r0, r7
 800bbf2:	f104 060b 	add.w	r6, r4, #11
 800bbf6:	f000 f829 	bl	800bc4c <__malloc_unlock>
 800bbfa:	f026 0607 	bic.w	r6, r6, #7
 800bbfe:	1d23      	adds	r3, r4, #4
 800bc00:	1af2      	subs	r2, r6, r3
 800bc02:	d0ae      	beq.n	800bb62 <_malloc_r+0x22>
 800bc04:	1b9b      	subs	r3, r3, r6
 800bc06:	50a3      	str	r3, [r4, r2]
 800bc08:	e7ab      	b.n	800bb62 <_malloc_r+0x22>
 800bc0a:	42a3      	cmp	r3, r4
 800bc0c:	6862      	ldr	r2, [r4, #4]
 800bc0e:	d1dd      	bne.n	800bbcc <_malloc_r+0x8c>
 800bc10:	f8c8 2000 	str.w	r2, [r8]
 800bc14:	e7ec      	b.n	800bbf0 <_malloc_r+0xb0>
 800bc16:	4623      	mov	r3, r4
 800bc18:	6864      	ldr	r4, [r4, #4]
 800bc1a:	e7ac      	b.n	800bb76 <_malloc_r+0x36>
 800bc1c:	4634      	mov	r4, r6
 800bc1e:	6876      	ldr	r6, [r6, #4]
 800bc20:	e7b4      	b.n	800bb8c <_malloc_r+0x4c>
 800bc22:	4613      	mov	r3, r2
 800bc24:	e7cc      	b.n	800bbc0 <_malloc_r+0x80>
 800bc26:	230c      	movs	r3, #12
 800bc28:	603b      	str	r3, [r7, #0]
 800bc2a:	4638      	mov	r0, r7
 800bc2c:	f000 f80e 	bl	800bc4c <__malloc_unlock>
 800bc30:	e797      	b.n	800bb62 <_malloc_r+0x22>
 800bc32:	6025      	str	r5, [r4, #0]
 800bc34:	e7dc      	b.n	800bbf0 <_malloc_r+0xb0>
 800bc36:	605b      	str	r3, [r3, #4]
 800bc38:	deff      	udf	#255	; 0xff
 800bc3a:	bf00      	nop
 800bc3c:	200038fc 	.word	0x200038fc

0800bc40 <__malloc_lock>:
 800bc40:	4801      	ldr	r0, [pc, #4]	; (800bc48 <__malloc_lock+0x8>)
 800bc42:	f7ff bef9 	b.w	800ba38 <__retarget_lock_acquire_recursive>
 800bc46:	bf00      	nop
 800bc48:	200038f8 	.word	0x200038f8

0800bc4c <__malloc_unlock>:
 800bc4c:	4801      	ldr	r0, [pc, #4]	; (800bc54 <__malloc_unlock+0x8>)
 800bc4e:	f7ff bef4 	b.w	800ba3a <__retarget_lock_release_recursive>
 800bc52:	bf00      	nop
 800bc54:	200038f8 	.word	0x200038f8

0800bc58 <__ssputs_r>:
 800bc58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc5c:	688e      	ldr	r6, [r1, #8]
 800bc5e:	461f      	mov	r7, r3
 800bc60:	42be      	cmp	r6, r7
 800bc62:	680b      	ldr	r3, [r1, #0]
 800bc64:	4682      	mov	sl, r0
 800bc66:	460c      	mov	r4, r1
 800bc68:	4690      	mov	r8, r2
 800bc6a:	d82c      	bhi.n	800bcc6 <__ssputs_r+0x6e>
 800bc6c:	898a      	ldrh	r2, [r1, #12]
 800bc6e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bc72:	d026      	beq.n	800bcc2 <__ssputs_r+0x6a>
 800bc74:	6965      	ldr	r5, [r4, #20]
 800bc76:	6909      	ldr	r1, [r1, #16]
 800bc78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bc7c:	eba3 0901 	sub.w	r9, r3, r1
 800bc80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc84:	1c7b      	adds	r3, r7, #1
 800bc86:	444b      	add	r3, r9
 800bc88:	106d      	asrs	r5, r5, #1
 800bc8a:	429d      	cmp	r5, r3
 800bc8c:	bf38      	it	cc
 800bc8e:	461d      	movcc	r5, r3
 800bc90:	0553      	lsls	r3, r2, #21
 800bc92:	d527      	bpl.n	800bce4 <__ssputs_r+0x8c>
 800bc94:	4629      	mov	r1, r5
 800bc96:	f7ff ff53 	bl	800bb40 <_malloc_r>
 800bc9a:	4606      	mov	r6, r0
 800bc9c:	b360      	cbz	r0, 800bcf8 <__ssputs_r+0xa0>
 800bc9e:	6921      	ldr	r1, [r4, #16]
 800bca0:	464a      	mov	r2, r9
 800bca2:	f7ff fed3 	bl	800ba4c <memcpy>
 800bca6:	89a3      	ldrh	r3, [r4, #12]
 800bca8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bcac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcb0:	81a3      	strh	r3, [r4, #12]
 800bcb2:	6126      	str	r6, [r4, #16]
 800bcb4:	6165      	str	r5, [r4, #20]
 800bcb6:	444e      	add	r6, r9
 800bcb8:	eba5 0509 	sub.w	r5, r5, r9
 800bcbc:	6026      	str	r6, [r4, #0]
 800bcbe:	60a5      	str	r5, [r4, #8]
 800bcc0:	463e      	mov	r6, r7
 800bcc2:	42be      	cmp	r6, r7
 800bcc4:	d900      	bls.n	800bcc8 <__ssputs_r+0x70>
 800bcc6:	463e      	mov	r6, r7
 800bcc8:	6820      	ldr	r0, [r4, #0]
 800bcca:	4632      	mov	r2, r6
 800bccc:	4641      	mov	r1, r8
 800bcce:	f000 faab 	bl	800c228 <memmove>
 800bcd2:	68a3      	ldr	r3, [r4, #8]
 800bcd4:	1b9b      	subs	r3, r3, r6
 800bcd6:	60a3      	str	r3, [r4, #8]
 800bcd8:	6823      	ldr	r3, [r4, #0]
 800bcda:	4433      	add	r3, r6
 800bcdc:	6023      	str	r3, [r4, #0]
 800bcde:	2000      	movs	r0, #0
 800bce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bce4:	462a      	mov	r2, r5
 800bce6:	f000 fac9 	bl	800c27c <_realloc_r>
 800bcea:	4606      	mov	r6, r0
 800bcec:	2800      	cmp	r0, #0
 800bcee:	d1e0      	bne.n	800bcb2 <__ssputs_r+0x5a>
 800bcf0:	6921      	ldr	r1, [r4, #16]
 800bcf2:	4650      	mov	r0, sl
 800bcf4:	f7ff feb8 	bl	800ba68 <_free_r>
 800bcf8:	230c      	movs	r3, #12
 800bcfa:	f8ca 3000 	str.w	r3, [sl]
 800bcfe:	89a3      	ldrh	r3, [r4, #12]
 800bd00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd04:	81a3      	strh	r3, [r4, #12]
 800bd06:	f04f 30ff 	mov.w	r0, #4294967295
 800bd0a:	e7e9      	b.n	800bce0 <__ssputs_r+0x88>

0800bd0c <_svfiprintf_r>:
 800bd0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd10:	4698      	mov	r8, r3
 800bd12:	898b      	ldrh	r3, [r1, #12]
 800bd14:	061b      	lsls	r3, r3, #24
 800bd16:	b09d      	sub	sp, #116	; 0x74
 800bd18:	4607      	mov	r7, r0
 800bd1a:	460d      	mov	r5, r1
 800bd1c:	4614      	mov	r4, r2
 800bd1e:	d50e      	bpl.n	800bd3e <_svfiprintf_r+0x32>
 800bd20:	690b      	ldr	r3, [r1, #16]
 800bd22:	b963      	cbnz	r3, 800bd3e <_svfiprintf_r+0x32>
 800bd24:	2140      	movs	r1, #64	; 0x40
 800bd26:	f7ff ff0b 	bl	800bb40 <_malloc_r>
 800bd2a:	6028      	str	r0, [r5, #0]
 800bd2c:	6128      	str	r0, [r5, #16]
 800bd2e:	b920      	cbnz	r0, 800bd3a <_svfiprintf_r+0x2e>
 800bd30:	230c      	movs	r3, #12
 800bd32:	603b      	str	r3, [r7, #0]
 800bd34:	f04f 30ff 	mov.w	r0, #4294967295
 800bd38:	e0d0      	b.n	800bedc <_svfiprintf_r+0x1d0>
 800bd3a:	2340      	movs	r3, #64	; 0x40
 800bd3c:	616b      	str	r3, [r5, #20]
 800bd3e:	2300      	movs	r3, #0
 800bd40:	9309      	str	r3, [sp, #36]	; 0x24
 800bd42:	2320      	movs	r3, #32
 800bd44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd48:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd4c:	2330      	movs	r3, #48	; 0x30
 800bd4e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bef4 <_svfiprintf_r+0x1e8>
 800bd52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd56:	f04f 0901 	mov.w	r9, #1
 800bd5a:	4623      	mov	r3, r4
 800bd5c:	469a      	mov	sl, r3
 800bd5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd62:	b10a      	cbz	r2, 800bd68 <_svfiprintf_r+0x5c>
 800bd64:	2a25      	cmp	r2, #37	; 0x25
 800bd66:	d1f9      	bne.n	800bd5c <_svfiprintf_r+0x50>
 800bd68:	ebba 0b04 	subs.w	fp, sl, r4
 800bd6c:	d00b      	beq.n	800bd86 <_svfiprintf_r+0x7a>
 800bd6e:	465b      	mov	r3, fp
 800bd70:	4622      	mov	r2, r4
 800bd72:	4629      	mov	r1, r5
 800bd74:	4638      	mov	r0, r7
 800bd76:	f7ff ff6f 	bl	800bc58 <__ssputs_r>
 800bd7a:	3001      	adds	r0, #1
 800bd7c:	f000 80a9 	beq.w	800bed2 <_svfiprintf_r+0x1c6>
 800bd80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd82:	445a      	add	r2, fp
 800bd84:	9209      	str	r2, [sp, #36]	; 0x24
 800bd86:	f89a 3000 	ldrb.w	r3, [sl]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	f000 80a1 	beq.w	800bed2 <_svfiprintf_r+0x1c6>
 800bd90:	2300      	movs	r3, #0
 800bd92:	f04f 32ff 	mov.w	r2, #4294967295
 800bd96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd9a:	f10a 0a01 	add.w	sl, sl, #1
 800bd9e:	9304      	str	r3, [sp, #16]
 800bda0:	9307      	str	r3, [sp, #28]
 800bda2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bda6:	931a      	str	r3, [sp, #104]	; 0x68
 800bda8:	4654      	mov	r4, sl
 800bdaa:	2205      	movs	r2, #5
 800bdac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdb0:	4850      	ldr	r0, [pc, #320]	; (800bef4 <_svfiprintf_r+0x1e8>)
 800bdb2:	f7f4 fa1d 	bl	80001f0 <memchr>
 800bdb6:	9a04      	ldr	r2, [sp, #16]
 800bdb8:	b9d8      	cbnz	r0, 800bdf2 <_svfiprintf_r+0xe6>
 800bdba:	06d0      	lsls	r0, r2, #27
 800bdbc:	bf44      	itt	mi
 800bdbe:	2320      	movmi	r3, #32
 800bdc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdc4:	0711      	lsls	r1, r2, #28
 800bdc6:	bf44      	itt	mi
 800bdc8:	232b      	movmi	r3, #43	; 0x2b
 800bdca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdce:	f89a 3000 	ldrb.w	r3, [sl]
 800bdd2:	2b2a      	cmp	r3, #42	; 0x2a
 800bdd4:	d015      	beq.n	800be02 <_svfiprintf_r+0xf6>
 800bdd6:	9a07      	ldr	r2, [sp, #28]
 800bdd8:	4654      	mov	r4, sl
 800bdda:	2000      	movs	r0, #0
 800bddc:	f04f 0c0a 	mov.w	ip, #10
 800bde0:	4621      	mov	r1, r4
 800bde2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bde6:	3b30      	subs	r3, #48	; 0x30
 800bde8:	2b09      	cmp	r3, #9
 800bdea:	d94d      	bls.n	800be88 <_svfiprintf_r+0x17c>
 800bdec:	b1b0      	cbz	r0, 800be1c <_svfiprintf_r+0x110>
 800bdee:	9207      	str	r2, [sp, #28]
 800bdf0:	e014      	b.n	800be1c <_svfiprintf_r+0x110>
 800bdf2:	eba0 0308 	sub.w	r3, r0, r8
 800bdf6:	fa09 f303 	lsl.w	r3, r9, r3
 800bdfa:	4313      	orrs	r3, r2
 800bdfc:	9304      	str	r3, [sp, #16]
 800bdfe:	46a2      	mov	sl, r4
 800be00:	e7d2      	b.n	800bda8 <_svfiprintf_r+0x9c>
 800be02:	9b03      	ldr	r3, [sp, #12]
 800be04:	1d19      	adds	r1, r3, #4
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	9103      	str	r1, [sp, #12]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	bfbb      	ittet	lt
 800be0e:	425b      	neglt	r3, r3
 800be10:	f042 0202 	orrlt.w	r2, r2, #2
 800be14:	9307      	strge	r3, [sp, #28]
 800be16:	9307      	strlt	r3, [sp, #28]
 800be18:	bfb8      	it	lt
 800be1a:	9204      	strlt	r2, [sp, #16]
 800be1c:	7823      	ldrb	r3, [r4, #0]
 800be1e:	2b2e      	cmp	r3, #46	; 0x2e
 800be20:	d10c      	bne.n	800be3c <_svfiprintf_r+0x130>
 800be22:	7863      	ldrb	r3, [r4, #1]
 800be24:	2b2a      	cmp	r3, #42	; 0x2a
 800be26:	d134      	bne.n	800be92 <_svfiprintf_r+0x186>
 800be28:	9b03      	ldr	r3, [sp, #12]
 800be2a:	1d1a      	adds	r2, r3, #4
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	9203      	str	r2, [sp, #12]
 800be30:	2b00      	cmp	r3, #0
 800be32:	bfb8      	it	lt
 800be34:	f04f 33ff 	movlt.w	r3, #4294967295
 800be38:	3402      	adds	r4, #2
 800be3a:	9305      	str	r3, [sp, #20]
 800be3c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bf04 <_svfiprintf_r+0x1f8>
 800be40:	7821      	ldrb	r1, [r4, #0]
 800be42:	2203      	movs	r2, #3
 800be44:	4650      	mov	r0, sl
 800be46:	f7f4 f9d3 	bl	80001f0 <memchr>
 800be4a:	b138      	cbz	r0, 800be5c <_svfiprintf_r+0x150>
 800be4c:	9b04      	ldr	r3, [sp, #16]
 800be4e:	eba0 000a 	sub.w	r0, r0, sl
 800be52:	2240      	movs	r2, #64	; 0x40
 800be54:	4082      	lsls	r2, r0
 800be56:	4313      	orrs	r3, r2
 800be58:	3401      	adds	r4, #1
 800be5a:	9304      	str	r3, [sp, #16]
 800be5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be60:	4825      	ldr	r0, [pc, #148]	; (800bef8 <_svfiprintf_r+0x1ec>)
 800be62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be66:	2206      	movs	r2, #6
 800be68:	f7f4 f9c2 	bl	80001f0 <memchr>
 800be6c:	2800      	cmp	r0, #0
 800be6e:	d038      	beq.n	800bee2 <_svfiprintf_r+0x1d6>
 800be70:	4b22      	ldr	r3, [pc, #136]	; (800befc <_svfiprintf_r+0x1f0>)
 800be72:	bb1b      	cbnz	r3, 800bebc <_svfiprintf_r+0x1b0>
 800be74:	9b03      	ldr	r3, [sp, #12]
 800be76:	3307      	adds	r3, #7
 800be78:	f023 0307 	bic.w	r3, r3, #7
 800be7c:	3308      	adds	r3, #8
 800be7e:	9303      	str	r3, [sp, #12]
 800be80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be82:	4433      	add	r3, r6
 800be84:	9309      	str	r3, [sp, #36]	; 0x24
 800be86:	e768      	b.n	800bd5a <_svfiprintf_r+0x4e>
 800be88:	fb0c 3202 	mla	r2, ip, r2, r3
 800be8c:	460c      	mov	r4, r1
 800be8e:	2001      	movs	r0, #1
 800be90:	e7a6      	b.n	800bde0 <_svfiprintf_r+0xd4>
 800be92:	2300      	movs	r3, #0
 800be94:	3401      	adds	r4, #1
 800be96:	9305      	str	r3, [sp, #20]
 800be98:	4619      	mov	r1, r3
 800be9a:	f04f 0c0a 	mov.w	ip, #10
 800be9e:	4620      	mov	r0, r4
 800bea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bea4:	3a30      	subs	r2, #48	; 0x30
 800bea6:	2a09      	cmp	r2, #9
 800bea8:	d903      	bls.n	800beb2 <_svfiprintf_r+0x1a6>
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d0c6      	beq.n	800be3c <_svfiprintf_r+0x130>
 800beae:	9105      	str	r1, [sp, #20]
 800beb0:	e7c4      	b.n	800be3c <_svfiprintf_r+0x130>
 800beb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800beb6:	4604      	mov	r4, r0
 800beb8:	2301      	movs	r3, #1
 800beba:	e7f0      	b.n	800be9e <_svfiprintf_r+0x192>
 800bebc:	ab03      	add	r3, sp, #12
 800bebe:	9300      	str	r3, [sp, #0]
 800bec0:	462a      	mov	r2, r5
 800bec2:	4b0f      	ldr	r3, [pc, #60]	; (800bf00 <_svfiprintf_r+0x1f4>)
 800bec4:	a904      	add	r1, sp, #16
 800bec6:	4638      	mov	r0, r7
 800bec8:	f3af 8000 	nop.w
 800becc:	1c42      	adds	r2, r0, #1
 800bece:	4606      	mov	r6, r0
 800bed0:	d1d6      	bne.n	800be80 <_svfiprintf_r+0x174>
 800bed2:	89ab      	ldrh	r3, [r5, #12]
 800bed4:	065b      	lsls	r3, r3, #25
 800bed6:	f53f af2d 	bmi.w	800bd34 <_svfiprintf_r+0x28>
 800beda:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bedc:	b01d      	add	sp, #116	; 0x74
 800bede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bee2:	ab03      	add	r3, sp, #12
 800bee4:	9300      	str	r3, [sp, #0]
 800bee6:	462a      	mov	r2, r5
 800bee8:	4b05      	ldr	r3, [pc, #20]	; (800bf00 <_svfiprintf_r+0x1f4>)
 800beea:	a904      	add	r1, sp, #16
 800beec:	4638      	mov	r0, r7
 800beee:	f000 f879 	bl	800bfe4 <_printf_i>
 800bef2:	e7eb      	b.n	800becc <_svfiprintf_r+0x1c0>
 800bef4:	0800d64c 	.word	0x0800d64c
 800bef8:	0800d656 	.word	0x0800d656
 800befc:	00000000 	.word	0x00000000
 800bf00:	0800bc59 	.word	0x0800bc59
 800bf04:	0800d652 	.word	0x0800d652

0800bf08 <_printf_common>:
 800bf08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf0c:	4616      	mov	r6, r2
 800bf0e:	4699      	mov	r9, r3
 800bf10:	688a      	ldr	r2, [r1, #8]
 800bf12:	690b      	ldr	r3, [r1, #16]
 800bf14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	bfb8      	it	lt
 800bf1c:	4613      	movlt	r3, r2
 800bf1e:	6033      	str	r3, [r6, #0]
 800bf20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bf24:	4607      	mov	r7, r0
 800bf26:	460c      	mov	r4, r1
 800bf28:	b10a      	cbz	r2, 800bf2e <_printf_common+0x26>
 800bf2a:	3301      	adds	r3, #1
 800bf2c:	6033      	str	r3, [r6, #0]
 800bf2e:	6823      	ldr	r3, [r4, #0]
 800bf30:	0699      	lsls	r1, r3, #26
 800bf32:	bf42      	ittt	mi
 800bf34:	6833      	ldrmi	r3, [r6, #0]
 800bf36:	3302      	addmi	r3, #2
 800bf38:	6033      	strmi	r3, [r6, #0]
 800bf3a:	6825      	ldr	r5, [r4, #0]
 800bf3c:	f015 0506 	ands.w	r5, r5, #6
 800bf40:	d106      	bne.n	800bf50 <_printf_common+0x48>
 800bf42:	f104 0a19 	add.w	sl, r4, #25
 800bf46:	68e3      	ldr	r3, [r4, #12]
 800bf48:	6832      	ldr	r2, [r6, #0]
 800bf4a:	1a9b      	subs	r3, r3, r2
 800bf4c:	42ab      	cmp	r3, r5
 800bf4e:	dc26      	bgt.n	800bf9e <_printf_common+0x96>
 800bf50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bf54:	1e13      	subs	r3, r2, #0
 800bf56:	6822      	ldr	r2, [r4, #0]
 800bf58:	bf18      	it	ne
 800bf5a:	2301      	movne	r3, #1
 800bf5c:	0692      	lsls	r2, r2, #26
 800bf5e:	d42b      	bmi.n	800bfb8 <_printf_common+0xb0>
 800bf60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bf64:	4649      	mov	r1, r9
 800bf66:	4638      	mov	r0, r7
 800bf68:	47c0      	blx	r8
 800bf6a:	3001      	adds	r0, #1
 800bf6c:	d01e      	beq.n	800bfac <_printf_common+0xa4>
 800bf6e:	6823      	ldr	r3, [r4, #0]
 800bf70:	6922      	ldr	r2, [r4, #16]
 800bf72:	f003 0306 	and.w	r3, r3, #6
 800bf76:	2b04      	cmp	r3, #4
 800bf78:	bf02      	ittt	eq
 800bf7a:	68e5      	ldreq	r5, [r4, #12]
 800bf7c:	6833      	ldreq	r3, [r6, #0]
 800bf7e:	1aed      	subeq	r5, r5, r3
 800bf80:	68a3      	ldr	r3, [r4, #8]
 800bf82:	bf0c      	ite	eq
 800bf84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf88:	2500      	movne	r5, #0
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	bfc4      	itt	gt
 800bf8e:	1a9b      	subgt	r3, r3, r2
 800bf90:	18ed      	addgt	r5, r5, r3
 800bf92:	2600      	movs	r6, #0
 800bf94:	341a      	adds	r4, #26
 800bf96:	42b5      	cmp	r5, r6
 800bf98:	d11a      	bne.n	800bfd0 <_printf_common+0xc8>
 800bf9a:	2000      	movs	r0, #0
 800bf9c:	e008      	b.n	800bfb0 <_printf_common+0xa8>
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	4652      	mov	r2, sl
 800bfa2:	4649      	mov	r1, r9
 800bfa4:	4638      	mov	r0, r7
 800bfa6:	47c0      	blx	r8
 800bfa8:	3001      	adds	r0, #1
 800bfaa:	d103      	bne.n	800bfb4 <_printf_common+0xac>
 800bfac:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfb4:	3501      	adds	r5, #1
 800bfb6:	e7c6      	b.n	800bf46 <_printf_common+0x3e>
 800bfb8:	18e1      	adds	r1, r4, r3
 800bfba:	1c5a      	adds	r2, r3, #1
 800bfbc:	2030      	movs	r0, #48	; 0x30
 800bfbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bfc2:	4422      	add	r2, r4
 800bfc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bfc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bfcc:	3302      	adds	r3, #2
 800bfce:	e7c7      	b.n	800bf60 <_printf_common+0x58>
 800bfd0:	2301      	movs	r3, #1
 800bfd2:	4622      	mov	r2, r4
 800bfd4:	4649      	mov	r1, r9
 800bfd6:	4638      	mov	r0, r7
 800bfd8:	47c0      	blx	r8
 800bfda:	3001      	adds	r0, #1
 800bfdc:	d0e6      	beq.n	800bfac <_printf_common+0xa4>
 800bfde:	3601      	adds	r6, #1
 800bfe0:	e7d9      	b.n	800bf96 <_printf_common+0x8e>
	...

0800bfe4 <_printf_i>:
 800bfe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bfe8:	7e0f      	ldrb	r7, [r1, #24]
 800bfea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bfec:	2f78      	cmp	r7, #120	; 0x78
 800bfee:	4691      	mov	r9, r2
 800bff0:	4680      	mov	r8, r0
 800bff2:	460c      	mov	r4, r1
 800bff4:	469a      	mov	sl, r3
 800bff6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bffa:	d807      	bhi.n	800c00c <_printf_i+0x28>
 800bffc:	2f62      	cmp	r7, #98	; 0x62
 800bffe:	d80a      	bhi.n	800c016 <_printf_i+0x32>
 800c000:	2f00      	cmp	r7, #0
 800c002:	f000 80d4 	beq.w	800c1ae <_printf_i+0x1ca>
 800c006:	2f58      	cmp	r7, #88	; 0x58
 800c008:	f000 80c0 	beq.w	800c18c <_printf_i+0x1a8>
 800c00c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c010:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c014:	e03a      	b.n	800c08c <_printf_i+0xa8>
 800c016:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c01a:	2b15      	cmp	r3, #21
 800c01c:	d8f6      	bhi.n	800c00c <_printf_i+0x28>
 800c01e:	a101      	add	r1, pc, #4	; (adr r1, 800c024 <_printf_i+0x40>)
 800c020:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c024:	0800c07d 	.word	0x0800c07d
 800c028:	0800c091 	.word	0x0800c091
 800c02c:	0800c00d 	.word	0x0800c00d
 800c030:	0800c00d 	.word	0x0800c00d
 800c034:	0800c00d 	.word	0x0800c00d
 800c038:	0800c00d 	.word	0x0800c00d
 800c03c:	0800c091 	.word	0x0800c091
 800c040:	0800c00d 	.word	0x0800c00d
 800c044:	0800c00d 	.word	0x0800c00d
 800c048:	0800c00d 	.word	0x0800c00d
 800c04c:	0800c00d 	.word	0x0800c00d
 800c050:	0800c195 	.word	0x0800c195
 800c054:	0800c0bd 	.word	0x0800c0bd
 800c058:	0800c14f 	.word	0x0800c14f
 800c05c:	0800c00d 	.word	0x0800c00d
 800c060:	0800c00d 	.word	0x0800c00d
 800c064:	0800c1b7 	.word	0x0800c1b7
 800c068:	0800c00d 	.word	0x0800c00d
 800c06c:	0800c0bd 	.word	0x0800c0bd
 800c070:	0800c00d 	.word	0x0800c00d
 800c074:	0800c00d 	.word	0x0800c00d
 800c078:	0800c157 	.word	0x0800c157
 800c07c:	682b      	ldr	r3, [r5, #0]
 800c07e:	1d1a      	adds	r2, r3, #4
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	602a      	str	r2, [r5, #0]
 800c084:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c088:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c08c:	2301      	movs	r3, #1
 800c08e:	e09f      	b.n	800c1d0 <_printf_i+0x1ec>
 800c090:	6820      	ldr	r0, [r4, #0]
 800c092:	682b      	ldr	r3, [r5, #0]
 800c094:	0607      	lsls	r7, r0, #24
 800c096:	f103 0104 	add.w	r1, r3, #4
 800c09a:	6029      	str	r1, [r5, #0]
 800c09c:	d501      	bpl.n	800c0a2 <_printf_i+0xbe>
 800c09e:	681e      	ldr	r6, [r3, #0]
 800c0a0:	e003      	b.n	800c0aa <_printf_i+0xc6>
 800c0a2:	0646      	lsls	r6, r0, #25
 800c0a4:	d5fb      	bpl.n	800c09e <_printf_i+0xba>
 800c0a6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c0aa:	2e00      	cmp	r6, #0
 800c0ac:	da03      	bge.n	800c0b6 <_printf_i+0xd2>
 800c0ae:	232d      	movs	r3, #45	; 0x2d
 800c0b0:	4276      	negs	r6, r6
 800c0b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0b6:	485a      	ldr	r0, [pc, #360]	; (800c220 <_printf_i+0x23c>)
 800c0b8:	230a      	movs	r3, #10
 800c0ba:	e012      	b.n	800c0e2 <_printf_i+0xfe>
 800c0bc:	682b      	ldr	r3, [r5, #0]
 800c0be:	6820      	ldr	r0, [r4, #0]
 800c0c0:	1d19      	adds	r1, r3, #4
 800c0c2:	6029      	str	r1, [r5, #0]
 800c0c4:	0605      	lsls	r5, r0, #24
 800c0c6:	d501      	bpl.n	800c0cc <_printf_i+0xe8>
 800c0c8:	681e      	ldr	r6, [r3, #0]
 800c0ca:	e002      	b.n	800c0d2 <_printf_i+0xee>
 800c0cc:	0641      	lsls	r1, r0, #25
 800c0ce:	d5fb      	bpl.n	800c0c8 <_printf_i+0xe4>
 800c0d0:	881e      	ldrh	r6, [r3, #0]
 800c0d2:	4853      	ldr	r0, [pc, #332]	; (800c220 <_printf_i+0x23c>)
 800c0d4:	2f6f      	cmp	r7, #111	; 0x6f
 800c0d6:	bf0c      	ite	eq
 800c0d8:	2308      	moveq	r3, #8
 800c0da:	230a      	movne	r3, #10
 800c0dc:	2100      	movs	r1, #0
 800c0de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c0e2:	6865      	ldr	r5, [r4, #4]
 800c0e4:	60a5      	str	r5, [r4, #8]
 800c0e6:	2d00      	cmp	r5, #0
 800c0e8:	bfa2      	ittt	ge
 800c0ea:	6821      	ldrge	r1, [r4, #0]
 800c0ec:	f021 0104 	bicge.w	r1, r1, #4
 800c0f0:	6021      	strge	r1, [r4, #0]
 800c0f2:	b90e      	cbnz	r6, 800c0f8 <_printf_i+0x114>
 800c0f4:	2d00      	cmp	r5, #0
 800c0f6:	d04b      	beq.n	800c190 <_printf_i+0x1ac>
 800c0f8:	4615      	mov	r5, r2
 800c0fa:	fbb6 f1f3 	udiv	r1, r6, r3
 800c0fe:	fb03 6711 	mls	r7, r3, r1, r6
 800c102:	5dc7      	ldrb	r7, [r0, r7]
 800c104:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c108:	4637      	mov	r7, r6
 800c10a:	42bb      	cmp	r3, r7
 800c10c:	460e      	mov	r6, r1
 800c10e:	d9f4      	bls.n	800c0fa <_printf_i+0x116>
 800c110:	2b08      	cmp	r3, #8
 800c112:	d10b      	bne.n	800c12c <_printf_i+0x148>
 800c114:	6823      	ldr	r3, [r4, #0]
 800c116:	07de      	lsls	r6, r3, #31
 800c118:	d508      	bpl.n	800c12c <_printf_i+0x148>
 800c11a:	6923      	ldr	r3, [r4, #16]
 800c11c:	6861      	ldr	r1, [r4, #4]
 800c11e:	4299      	cmp	r1, r3
 800c120:	bfde      	ittt	le
 800c122:	2330      	movle	r3, #48	; 0x30
 800c124:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c128:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c12c:	1b52      	subs	r2, r2, r5
 800c12e:	6122      	str	r2, [r4, #16]
 800c130:	f8cd a000 	str.w	sl, [sp]
 800c134:	464b      	mov	r3, r9
 800c136:	aa03      	add	r2, sp, #12
 800c138:	4621      	mov	r1, r4
 800c13a:	4640      	mov	r0, r8
 800c13c:	f7ff fee4 	bl	800bf08 <_printf_common>
 800c140:	3001      	adds	r0, #1
 800c142:	d14a      	bne.n	800c1da <_printf_i+0x1f6>
 800c144:	f04f 30ff 	mov.w	r0, #4294967295
 800c148:	b004      	add	sp, #16
 800c14a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c14e:	6823      	ldr	r3, [r4, #0]
 800c150:	f043 0320 	orr.w	r3, r3, #32
 800c154:	6023      	str	r3, [r4, #0]
 800c156:	4833      	ldr	r0, [pc, #204]	; (800c224 <_printf_i+0x240>)
 800c158:	2778      	movs	r7, #120	; 0x78
 800c15a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c15e:	6823      	ldr	r3, [r4, #0]
 800c160:	6829      	ldr	r1, [r5, #0]
 800c162:	061f      	lsls	r7, r3, #24
 800c164:	f851 6b04 	ldr.w	r6, [r1], #4
 800c168:	d402      	bmi.n	800c170 <_printf_i+0x18c>
 800c16a:	065f      	lsls	r7, r3, #25
 800c16c:	bf48      	it	mi
 800c16e:	b2b6      	uxthmi	r6, r6
 800c170:	07df      	lsls	r7, r3, #31
 800c172:	bf48      	it	mi
 800c174:	f043 0320 	orrmi.w	r3, r3, #32
 800c178:	6029      	str	r1, [r5, #0]
 800c17a:	bf48      	it	mi
 800c17c:	6023      	strmi	r3, [r4, #0]
 800c17e:	b91e      	cbnz	r6, 800c188 <_printf_i+0x1a4>
 800c180:	6823      	ldr	r3, [r4, #0]
 800c182:	f023 0320 	bic.w	r3, r3, #32
 800c186:	6023      	str	r3, [r4, #0]
 800c188:	2310      	movs	r3, #16
 800c18a:	e7a7      	b.n	800c0dc <_printf_i+0xf8>
 800c18c:	4824      	ldr	r0, [pc, #144]	; (800c220 <_printf_i+0x23c>)
 800c18e:	e7e4      	b.n	800c15a <_printf_i+0x176>
 800c190:	4615      	mov	r5, r2
 800c192:	e7bd      	b.n	800c110 <_printf_i+0x12c>
 800c194:	682b      	ldr	r3, [r5, #0]
 800c196:	6826      	ldr	r6, [r4, #0]
 800c198:	6961      	ldr	r1, [r4, #20]
 800c19a:	1d18      	adds	r0, r3, #4
 800c19c:	6028      	str	r0, [r5, #0]
 800c19e:	0635      	lsls	r5, r6, #24
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	d501      	bpl.n	800c1a8 <_printf_i+0x1c4>
 800c1a4:	6019      	str	r1, [r3, #0]
 800c1a6:	e002      	b.n	800c1ae <_printf_i+0x1ca>
 800c1a8:	0670      	lsls	r0, r6, #25
 800c1aa:	d5fb      	bpl.n	800c1a4 <_printf_i+0x1c0>
 800c1ac:	8019      	strh	r1, [r3, #0]
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	6123      	str	r3, [r4, #16]
 800c1b2:	4615      	mov	r5, r2
 800c1b4:	e7bc      	b.n	800c130 <_printf_i+0x14c>
 800c1b6:	682b      	ldr	r3, [r5, #0]
 800c1b8:	1d1a      	adds	r2, r3, #4
 800c1ba:	602a      	str	r2, [r5, #0]
 800c1bc:	681d      	ldr	r5, [r3, #0]
 800c1be:	6862      	ldr	r2, [r4, #4]
 800c1c0:	2100      	movs	r1, #0
 800c1c2:	4628      	mov	r0, r5
 800c1c4:	f7f4 f814 	bl	80001f0 <memchr>
 800c1c8:	b108      	cbz	r0, 800c1ce <_printf_i+0x1ea>
 800c1ca:	1b40      	subs	r0, r0, r5
 800c1cc:	6060      	str	r0, [r4, #4]
 800c1ce:	6863      	ldr	r3, [r4, #4]
 800c1d0:	6123      	str	r3, [r4, #16]
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c1d8:	e7aa      	b.n	800c130 <_printf_i+0x14c>
 800c1da:	6923      	ldr	r3, [r4, #16]
 800c1dc:	462a      	mov	r2, r5
 800c1de:	4649      	mov	r1, r9
 800c1e0:	4640      	mov	r0, r8
 800c1e2:	47d0      	blx	sl
 800c1e4:	3001      	adds	r0, #1
 800c1e6:	d0ad      	beq.n	800c144 <_printf_i+0x160>
 800c1e8:	6823      	ldr	r3, [r4, #0]
 800c1ea:	079b      	lsls	r3, r3, #30
 800c1ec:	d413      	bmi.n	800c216 <_printf_i+0x232>
 800c1ee:	68e0      	ldr	r0, [r4, #12]
 800c1f0:	9b03      	ldr	r3, [sp, #12]
 800c1f2:	4298      	cmp	r0, r3
 800c1f4:	bfb8      	it	lt
 800c1f6:	4618      	movlt	r0, r3
 800c1f8:	e7a6      	b.n	800c148 <_printf_i+0x164>
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	4632      	mov	r2, r6
 800c1fe:	4649      	mov	r1, r9
 800c200:	4640      	mov	r0, r8
 800c202:	47d0      	blx	sl
 800c204:	3001      	adds	r0, #1
 800c206:	d09d      	beq.n	800c144 <_printf_i+0x160>
 800c208:	3501      	adds	r5, #1
 800c20a:	68e3      	ldr	r3, [r4, #12]
 800c20c:	9903      	ldr	r1, [sp, #12]
 800c20e:	1a5b      	subs	r3, r3, r1
 800c210:	42ab      	cmp	r3, r5
 800c212:	dcf2      	bgt.n	800c1fa <_printf_i+0x216>
 800c214:	e7eb      	b.n	800c1ee <_printf_i+0x20a>
 800c216:	2500      	movs	r5, #0
 800c218:	f104 0619 	add.w	r6, r4, #25
 800c21c:	e7f5      	b.n	800c20a <_printf_i+0x226>
 800c21e:	bf00      	nop
 800c220:	0800d65d 	.word	0x0800d65d
 800c224:	0800d66e 	.word	0x0800d66e

0800c228 <memmove>:
 800c228:	4288      	cmp	r0, r1
 800c22a:	b510      	push	{r4, lr}
 800c22c:	eb01 0402 	add.w	r4, r1, r2
 800c230:	d902      	bls.n	800c238 <memmove+0x10>
 800c232:	4284      	cmp	r4, r0
 800c234:	4623      	mov	r3, r4
 800c236:	d807      	bhi.n	800c248 <memmove+0x20>
 800c238:	1e43      	subs	r3, r0, #1
 800c23a:	42a1      	cmp	r1, r4
 800c23c:	d008      	beq.n	800c250 <memmove+0x28>
 800c23e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c242:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c246:	e7f8      	b.n	800c23a <memmove+0x12>
 800c248:	4402      	add	r2, r0
 800c24a:	4601      	mov	r1, r0
 800c24c:	428a      	cmp	r2, r1
 800c24e:	d100      	bne.n	800c252 <memmove+0x2a>
 800c250:	bd10      	pop	{r4, pc}
 800c252:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c256:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c25a:	e7f7      	b.n	800c24c <memmove+0x24>

0800c25c <_sbrk_r>:
 800c25c:	b538      	push	{r3, r4, r5, lr}
 800c25e:	4d06      	ldr	r5, [pc, #24]	; (800c278 <_sbrk_r+0x1c>)
 800c260:	2300      	movs	r3, #0
 800c262:	4604      	mov	r4, r0
 800c264:	4608      	mov	r0, r1
 800c266:	602b      	str	r3, [r5, #0]
 800c268:	f7f6 fa94 	bl	8002794 <_sbrk>
 800c26c:	1c43      	adds	r3, r0, #1
 800c26e:	d102      	bne.n	800c276 <_sbrk_r+0x1a>
 800c270:	682b      	ldr	r3, [r5, #0]
 800c272:	b103      	cbz	r3, 800c276 <_sbrk_r+0x1a>
 800c274:	6023      	str	r3, [r4, #0]
 800c276:	bd38      	pop	{r3, r4, r5, pc}
 800c278:	200038f4 	.word	0x200038f4

0800c27c <_realloc_r>:
 800c27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c280:	4680      	mov	r8, r0
 800c282:	4614      	mov	r4, r2
 800c284:	460e      	mov	r6, r1
 800c286:	b921      	cbnz	r1, 800c292 <_realloc_r+0x16>
 800c288:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c28c:	4611      	mov	r1, r2
 800c28e:	f7ff bc57 	b.w	800bb40 <_malloc_r>
 800c292:	b92a      	cbnz	r2, 800c2a0 <_realloc_r+0x24>
 800c294:	f7ff fbe8 	bl	800ba68 <_free_r>
 800c298:	4625      	mov	r5, r4
 800c29a:	4628      	mov	r0, r5
 800c29c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2a0:	f000 f81b 	bl	800c2da <_malloc_usable_size_r>
 800c2a4:	4284      	cmp	r4, r0
 800c2a6:	4607      	mov	r7, r0
 800c2a8:	d802      	bhi.n	800c2b0 <_realloc_r+0x34>
 800c2aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c2ae:	d812      	bhi.n	800c2d6 <_realloc_r+0x5a>
 800c2b0:	4621      	mov	r1, r4
 800c2b2:	4640      	mov	r0, r8
 800c2b4:	f7ff fc44 	bl	800bb40 <_malloc_r>
 800c2b8:	4605      	mov	r5, r0
 800c2ba:	2800      	cmp	r0, #0
 800c2bc:	d0ed      	beq.n	800c29a <_realloc_r+0x1e>
 800c2be:	42bc      	cmp	r4, r7
 800c2c0:	4622      	mov	r2, r4
 800c2c2:	4631      	mov	r1, r6
 800c2c4:	bf28      	it	cs
 800c2c6:	463a      	movcs	r2, r7
 800c2c8:	f7ff fbc0 	bl	800ba4c <memcpy>
 800c2cc:	4631      	mov	r1, r6
 800c2ce:	4640      	mov	r0, r8
 800c2d0:	f7ff fbca 	bl	800ba68 <_free_r>
 800c2d4:	e7e1      	b.n	800c29a <_realloc_r+0x1e>
 800c2d6:	4635      	mov	r5, r6
 800c2d8:	e7df      	b.n	800c29a <_realloc_r+0x1e>

0800c2da <_malloc_usable_size_r>:
 800c2da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2de:	1f18      	subs	r0, r3, #4
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	bfbc      	itt	lt
 800c2e4:	580b      	ldrlt	r3, [r1, r0]
 800c2e6:	18c0      	addlt	r0, r0, r3
 800c2e8:	4770      	bx	lr
	...

0800c2ec <_init>:
 800c2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ee:	bf00      	nop
 800c2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2f2:	bc08      	pop	{r3}
 800c2f4:	469e      	mov	lr, r3
 800c2f6:	4770      	bx	lr

0800c2f8 <_fini>:
 800c2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2fa:	bf00      	nop
 800c2fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2fe:	bc08      	pop	{r3}
 800c300:	469e      	mov	lr, r3
 800c302:	4770      	bx	lr
