head	1.3;
access;
symbols
	OPENBSD_5_4:1.2.0.8
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.6
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.2.0.4
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.2
	v7_10_3:1.1.1.1
	mesa:1.1.1
	OPENBSD_5_0:1.1.0.6
	OPENBSD_5_0_BASE:1.1
	OPENBSD_4_9:1.1.0.2
	OPENBSD_4_9_BASE:1.1
	OPENBSD_4_8:1.1.0.4
	OPENBSD_4_8_BASE:1.1;
locks; strict;
comment	@ * @;


1.3
date	2013.09.05.14.05.21;	author jsg;	state dead;
branches;
next	1.2;

1.2
date	2011.10.23.13.37.40;	author matthieu;	state Exp;
branches;
next	1.1;

1.1
date	2010.05.22.20.06.24;	author matthieu;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2011.10.23.13.29.41;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Merge Mesa 9.2.0
@
text
@/*
Copyright (C) The Weather Channel, Inc.  2002.  All Rights Reserved.

The Weather Channel (TM) funded Tungsten Graphics to develop the
initial release of the Radeon 8500 driver under the XFree86 license.
This notice must be preserved.

Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:

The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial
portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

**************************************************************************/

/**
 * \file
 *
 * \author Keith Whitwell <keith@@tungstengraphics.com>
 * \author Nicolai Haehnle <prefect_@@gmx.net>
 */

#ifndef __R600_CONTEXT_H__
#define __R600_CONTEXT_H__

#include "tnl/t_vertex.h"
#include "drm.h"
#include "radeon_drm.h"
#include "dri_util.h"
#include "texmem.h"
#include "radeon_common.h"

#include "main/macros.h"
#include "main/mtypes.h"
#include "main/colormac.h"

#include "r700_chip.h"
#include "r600_tex.h"
#include "r700_oglprog.h"
#include "r700_vertprog.h"

#include "evergreen_chip.h"

struct r600_context;
typedef struct r600_context context_t;

#include "main/mm.h"

#define COLOR_IS_RGBA
#define TAG(x) r600##x
#include "tnl_dd/t_dd_vertex.h"
#undef TAG

#define FORCE_CF_TEX_BARRIER    1

/* #define GENERATE_SHADER_FOR_2D  1 */

#define R600_FALLBACK_NONE 0
#define R600_FALLBACK_TCL 1
#define R600_FALLBACK_RAST 2

struct r600_hw_state {
	struct radeon_state_atom sq;
	struct radeon_state_atom db;
	struct radeon_state_atom stencil;
	struct radeon_state_atom db_target;
	struct radeon_state_atom sc;
	struct radeon_state_atom scissor;
	struct radeon_state_atom aa;
	struct radeon_state_atom cl;
	struct radeon_state_atom gb;
	struct radeon_state_atom ucp;
	struct radeon_state_atom su;
	struct radeon_state_atom poly;
	struct radeon_state_atom cb;
	struct radeon_state_atom clrcmp;
	struct radeon_state_atom blnd;
	struct radeon_state_atom blnd_clr;
	struct radeon_state_atom cb_target;
	struct radeon_state_atom sx;
	struct radeon_state_atom vgt;
	struct radeon_state_atom spi;
	struct radeon_state_atom vpt;

	struct radeon_state_atom fs;
	struct radeon_state_atom vs;
	struct radeon_state_atom ps;

	struct radeon_state_atom vs_consts;
	struct radeon_state_atom ps_consts;

	struct radeon_state_atom vtx;
	struct radeon_state_atom tx;
	struct radeon_state_atom tx_smplr;
	struct radeon_state_atom tx_brdr_clr;
};

struct evergreen_hw_state {
    struct radeon_state_atom one_time_init;
    struct radeon_state_atom init;
	struct radeon_state_atom pa;
	struct radeon_state_atom vgt;
	struct radeon_state_atom tp;
	struct radeon_state_atom sq;
    struct radeon_state_atom vs;
	struct radeon_state_atom spi;
	struct radeon_state_atom sx;
    struct radeon_state_atom tx;
	struct radeon_state_atom db;
	struct radeon_state_atom cb;
    struct radeon_state_atom vtx;
	struct radeon_state_atom cp;	
    struct radeon_state_atom timestamp;
};

typedef struct StreamDesc
{
	GLint   size;   //number of data element
	GLenum  type;  //data element type
	GLsizei stride;
	GLenum  format; // GL_RGBA,GLBGRA 

	struct radeon_bo *bo;
	GLint  bo_offset;

	GLuint    dwords;
	GLuint    dst_loc;
	GLuint    _signed;
	GLboolean normalize;
	GLboolean is_named_bo;
	GLubyte   element;
} StreamDesc;

typedef struct r700_index_buffer
{
	struct radeon_bo *bo;
	int    bo_offset;

	GLboolean is_32bit;
	GLuint    count;
} r700_index_buffer;

/**
 * \brief R600 context structure.
 */
struct r600_context {
	struct radeon_context radeon;	/* parent class, must be first */

	/* ------ */
	R700_CHIP_CONTEXT hw;

	struct r600_hw_state atoms;

    struct evergreen_hw_state evergreen_atoms;
    void * pChip;

	struct r700_vertex_program *selected_vp;

	/* Vertex buffers
	 */
	GLint      nNumActiveAos;
	StreamDesc stream_desc[VERT_ATTRIB_MAX];
    struct r700_index_buffer ind_buf;
	struct radeon_bo *blit_bo;
	GLboolean blit_bo_loaded;

    /* Shader const buffer */
    struct radeon_bo * vp_Constbo;
    int                vp_bo_offset;
    struct radeon_bo * fp_Constbo;
    int                fp_bo_offset;
};

#define EVERGREEN_CONTEXT(ctx)		((context_t *)(ctx->DriverCtx))

#define R700_CONTEXT(ctx)		((context_t *)(ctx->DriverCtx))
#define GL_CONTEXT(context)     ((struct gl_context *)(context->radeon.glCtx))

#define GET_EVERGREEN_CHIP(context) ((EVERGREEN_CHIP_CONTEXT*)(context->pChip))

extern GLboolean r600CreateContext(gl_api api,
				   const struct gl_config * glVisual,
				   __DRIcontext * driContextPriv,
				   void *sharedContextPrivate);

extern void r600DestroyContext(__DRIcontext *driContextPriv );
extern void evergreenCreateChip(context_t *context);

#define R700_CONTEXT_STATES(context) ((R700_CHIP_CONTEXT *)(&context->hw))

#define R600_NEWPRIM( rmesa )			\
do {						\
	if ( rmesa->radeon.dma.flush )			\
		rmesa->radeon.dma.flush( rmesa->radeon.glCtx );	\
} while (0)

#define R600_STATECHANGE(r600, ATOM)			\
do {							\
	R600_NEWPRIM(r600);					\
	r600->atoms.ATOM.dirty = GL_TRUE;					\
	r600->radeon.hw.is_dirty = GL_TRUE;			\
} while(0)

#define EVERGREEN_STATECHANGE(r600, ATOM)       \
do {                                            \
	R600_NEWPRIM(r600);                         \
	r600->evergreen_atoms.ATOM.dirty = GL_TRUE;	\
	r600->radeon.hw.is_dirty = GL_TRUE;         \
} while(0)

extern GLboolean r700SyncSurf(context_t *context,
			      struct radeon_bo *pbo,
			      uint32_t read_domain,
			      uint32_t write_domain,
			      uint32_t sync_type);

extern void r700WaitForIdleClean(context_t *context);

extern void r700Start3D(context_t *context);
extern void r600InitAtoms(context_t *context);
extern void r700InitDraw(struct gl_context *ctx);

extern void evergreenInitAtoms(context_t *context);
extern void evergreenInitDraw(struct gl_context *ctx);

#define RADEON_D_CAPTURE 0
#define RADEON_D_PLAYBACK 1
#define RADEON_D_PLAYBACK_RAW 2
#define RADEON_D_T 3

#endif				/* __R600_CONTEXT_H__ */
@


1.2
log
@Merge Mesa 7.10.3
@
text
@@


1.1
log
@Update to Mesa 7.8.1. Tested on a bulk ports build by naddy@@, ok oga@@.
@
text
@d56 2
d68 4
d112 18
d168 3
d180 6
d188 2
d191 3
a193 1
#define GL_CONTEXT(context)     ((GLcontext *)(context->radeon.glCtx))
d195 2
a196 1
extern GLboolean r600CreateContext(const __GLcontextModes * glVisual,
d200 3
d218 7
d235 4
a238 1
extern void r700InitDraw(GLcontext *ctx);
@


1.1.1.1
log
@Import Mesa 7.10.3
@
text
@a55 2
#include "evergreen_chip.h"

a65 4
#define FORCE_CF_TEX_BARRIER    1

/* #define GENERATE_SHADER_FOR_2D  1 */

a105 18
struct evergreen_hw_state {
    struct radeon_state_atom one_time_init;
    struct radeon_state_atom init;
	struct radeon_state_atom pa;
	struct radeon_state_atom vgt;
	struct radeon_state_atom tp;
	struct radeon_state_atom sq;
    struct radeon_state_atom vs;
	struct radeon_state_atom spi;
	struct radeon_state_atom sx;
    struct radeon_state_atom tx;
	struct radeon_state_atom db;
	struct radeon_state_atom cb;
    struct radeon_state_atom vtx;
	struct radeon_state_atom cp;	
    struct radeon_state_atom timestamp;
};

a143 3
    struct evergreen_hw_state evergreen_atoms;
    void * pChip;

a152 6

    /* Shader const buffer */
    struct radeon_bo * vp_Constbo;
    int                vp_bo_offset;
    struct radeon_bo * fp_Constbo;
    int                fp_bo_offset;
a154 2
#define EVERGREEN_CONTEXT(ctx)		((context_t *)(ctx->DriverCtx))

d156 1
a156 3
#define GL_CONTEXT(context)     ((struct gl_context *)(context->radeon.glCtx))

#define GET_EVERGREEN_CHIP(context) ((EVERGREEN_CHIP_CONTEXT*)(context->pChip))
d158 1
a158 2
extern GLboolean r600CreateContext(gl_api api,
				   const struct gl_config * glVisual,
a161 3
extern void r600DestroyContext(__DRIcontext *driContextPriv );
extern void evergreenCreateChip(context_t *context);

a176 7
#define EVERGREEN_STATECHANGE(r600, ATOM)       \
do {                                            \
	R600_NEWPRIM(r600);                         \
	r600->evergreen_atoms.ATOM.dirty = GL_TRUE;	\
	r600->radeon.hw.is_dirty = GL_TRUE;         \
} while(0)

d187 1
a187 4
extern void r700InitDraw(struct gl_context *ctx);

extern void evergreenInitAtoms(context_t *context);
extern void evergreenInitDraw(struct gl_context *ctx);
@

