DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "work"
unitName "pkg_hsio_globals"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
]
libraryRefs [
"ieee"
"utils"
]
)
version "25.1"
appVersion "2012.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 202,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 30
suid 8,0
)
)
uid 123,0
)
*15 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 31
suid 30,0
)
)
uid 167,0
)
*16 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 59
suid 33,0
)
)
uid 173,0
)
*17 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 60
suid 35,0
)
)
uid 177,0
)
*18 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 61
suid 38,0
)
)
uid 183,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "refclk1"
t "std_logic"
o 16
suid 41,0
)
)
uid 189,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 33
suid 55,0
)
)
uid 552,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 10
suid 56,0
)
)
uid 554,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 8
suid 57,0
)
)
uid 556,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 9
suid 58,0
)
)
uid 558,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 7
suid 59,0
)
)
uid 560,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 5
suid 60,0
)
)
uid 562,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 6
suid 61,0
)
)
uid 564,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 36
suid 62,0
)
)
uid 566,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 34
suid 63,0
)
)
uid 568,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 35
suid 64,0
)
)
uid 570,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 41
suid 65,0
)
)
uid 572,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 38
suid 66,0
)
)
uid 574,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 42
suid 67,0
)
)
uid 576,0
)
*33 (LogPort
port (LogicalPort
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
suid 68,0
)
)
uid 578,0
)
*34 (LogPort
port (LogicalPort
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 15
suid 69,0
)
)
uid 580,0
)
*35 (LogPort
port (LogicalPort
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
o 26
suid 77,0
)
)
uid 934,0
)
*36 (LogPort
port (LogicalPort
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
o 18
suid 80,0
)
)
uid 1026,0
)
*37 (LogPort
port (LogicalPort
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 12
suid 99,0
)
)
uid 2616,0
)
*38 (LogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word_cu_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 55
suid 117,0
)
)
uid 3395,0
)
*39 (LogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word_usb_o"
t "std_logic_vector"
b "(63 downto 0)"
o 56
suid 118,0
)
)
uid 3785,0
)
*40 (LogPort
port (LogicalPort
decl (Decl
n "usb_clk"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 122,0
)
)
uid 4413,0
)
*41 (LogPort
port (LogicalPort
decl (Decl
n "usb_rst"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 123,0
)
)
uid 4415,0
)
*42 (LogPort
port (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
o 11
suid 124,0
)
)
uid 4496,0
)
*43 (LogPort
port (LogicalPort
m 1
decl (Decl
n "init_done_o"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 125,0
)
)
uid 4498,0
)
*44 (LogPort
port (LogicalPort
decl (Decl
n "marv_md_i"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 14
suid 131,0
)
)
uid 4729,0
)
*45 (LogPort
port (LogicalPort
m 1
decl (Decl
n "marv_md_o"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 39
suid 132,0
)
)
uid 4731,0
)
*46 (LogPort
port (LogicalPort
m 1
decl (Decl
n "marv_md_to"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 40
suid 133,0
)
)
uid 4733,0
)
*47 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_bus_o"
t "std_logic_vector"
b "(31 downto 0)"
o 32
suid 134,0
)
)
uid 4819,0
)
*48 (LogPort
port (LogicalPort
decl (Decl
n "clk_idelay"
t "std_logic"
o 4
suid 154,0
)
)
uid 5512,0
)
*49 (LogPort
port (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 2
suid 155,0
)
)
uid 5611,0
)
*50 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 1
suid 157,0
)
)
uid 5615,0
)
*51 (LogPort
port (LogicalPort
decl (Decl
n "clk_25_50"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 158,0
)
)
uid 5816,0
)
*52 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 22
suid 159,0
)
)
uid 5892,0
)
*53 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 53
suid 161,0
)
)
uid 5896,0
)
*54 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 54
suid 162,0
)
)
uid 5898,0
)
*55 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 21
suid 163,0
)
)
uid 5900,0
)
*56 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 52
suid 164,0
)
)
uid 5902,0
)
*57 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 47
suid 168,0
)
)
uid 5978,0
)
*58 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 23
suid 169,0
)
)
uid 5980,0
)
*59 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 48
suid 170,0
)
)
uid 5982,0
)
*60 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 49
suid 171,0
)
)
uid 5984,0
)
*61 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 46
suid 174,0
)
)
uid 6462,0
)
*62 (LogPort
port (LogicalPort
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 178,0
)
)
uid 6536,0
)
*63 (LogPort
port (LogicalPort
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 24
suid 179,0
)
)
uid 6538,0
)
*64 (LogPort
port (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 25
suid 180,0
)
)
uid 6540,0
)
*65 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sf_stat_word_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 50
suid 184,0
)
)
uid 6970,0
)
*66 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sf_mac_stat_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 45
suid 185,0
)
)
uid 6972,0
)
*67 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sf_syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 51
suid 186,0
)
)
uid 6974,0
)
*68 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_ok_o"
t "std_logic"
o 44
suid 191,0
)
)
uid 7157,0
)
*69 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ok_o"
t "std_logic"
o 58
suid 192,0
)
)
uid 7348,0
)
*70 (LogPort
port (LogicalPort
decl (Decl
n "tx_lls_i"
t "t_llsrc"
o 27
suid 196,0
)
)
uid 7905,0
)
*71 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_lld_o"
t "std_logic"
o 57
suid 197,0
)
)
uid 7907,0
)
*72 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_lls_o"
t "t_llsrc"
o 43
suid 198,0
)
)
uid 7988,0
)
*73 (LogPort
port (LogicalPort
decl (Decl
n "rx_lld_i"
t "std_logic"
o 19
suid 199,0
)
)
uid 7990,0
)
*74 (LogPort
port (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 17
suid 202,0
)
)
uid 8200,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*75 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *76 (MRCItem
litem &1
pos 63
dimension 20
)
uid 68,0
optionalChildren [
*77 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*78 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*79 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*80 (MRCItem
litem &14
pos 40
dimension 20
uid 122,0
)
*81 (MRCItem
litem &15
pos 41
dimension 20
uid 166,0
)
*82 (MRCItem
litem &16
pos 38
dimension 20
uid 172,0
)
*83 (MRCItem
litem &17
pos 42
dimension 20
uid 176,0
)
*84 (MRCItem
litem &18
pos 37
dimension 20
uid 182,0
)
*85 (MRCItem
litem &19
pos 31
dimension 20
uid 188,0
)
*86 (MRCItem
litem &20
pos 7
dimension 20
uid 551,0
)
*87 (MRCItem
litem &21
pos 11
dimension 20
uid 553,0
)
*88 (MRCItem
litem &22
pos 9
dimension 20
uid 555,0
)
*89 (MRCItem
litem &23
pos 10
dimension 20
uid 557,0
)
*90 (MRCItem
litem &24
pos 8
dimension 20
uid 559,0
)
*91 (MRCItem
litem &25
pos 5
dimension 20
uid 561,0
)
*92 (MRCItem
litem &26
pos 6
dimension 20
uid 563,0
)
*93 (MRCItem
litem &27
pos 14
dimension 20
uid 565,0
)
*94 (MRCItem
litem &28
pos 12
dimension 20
uid 567,0
)
*95 (MRCItem
litem &29
pos 13
dimension 20
uid 569,0
)
*96 (MRCItem
litem &30
pos 28
dimension 20
uid 571,0
)
*97 (MRCItem
litem &31
pos 23
dimension 20
uid 573,0
)
*98 (MRCItem
litem &32
pos 29
dimension 20
uid 575,0
)
*99 (MRCItem
litem &33
pos 24
dimension 20
uid 577,0
)
*100 (MRCItem
litem &34
pos 30
dimension 20
uid 579,0
)
*101 (MRCItem
litem &35
pos 35
dimension 20
uid 933,0
)
*102 (MRCItem
litem &36
pos 32
dimension 20
uid 1025,0
)
*103 (MRCItem
litem &37
pos 22
dimension 20
uid 2615,0
)
*104 (MRCItem
litem &38
pos 33
dimension 20
uid 3394,0
)
*105 (MRCItem
litem &39
pos 34
dimension 20
uid 3784,0
)
*106 (MRCItem
litem &40
pos 36
dimension 20
uid 4412,0
)
*107 (MRCItem
litem &41
pos 39
dimension 20
uid 4414,0
)
*108 (MRCItem
litem &42
pos 21
dimension 20
uid 4495,0
)
*109 (MRCItem
litem &43
pos 20
dimension 20
uid 4497,0
)
*110 (MRCItem
litem &44
pos 25
dimension 20
uid 4728,0
)
*111 (MRCItem
litem &45
pos 26
dimension 20
uid 4730,0
)
*112 (MRCItem
litem &46
pos 27
dimension 20
uid 4732,0
)
*113 (MRCItem
litem &47
pos 4
dimension 20
uid 4818,0
)
*114 (MRCItem
litem &48
pos 3
dimension 20
uid 5511,0
)
*115 (MRCItem
litem &49
pos 1
dimension 20
uid 5610,0
)
*116 (MRCItem
litem &50
pos 0
dimension 20
uid 5614,0
)
*117 (MRCItem
litem &51
pos 2
dimension 20
uid 5815,0
)
*118 (MRCItem
litem &52
pos 16
dimension 20
uid 5891,0
)
*119 (MRCItem
litem &53
pos 18
dimension 20
uid 5895,0
)
*120 (MRCItem
litem &54
pos 19
dimension 20
uid 5897,0
)
*121 (MRCItem
litem &55
pos 15
dimension 20
uid 5899,0
)
*122 (MRCItem
litem &56
pos 17
dimension 20
uid 5901,0
)
*123 (MRCItem
litem &57
pos 43
dimension 20
uid 5977,0
)
*124 (MRCItem
litem &58
pos 44
dimension 20
uid 5979,0
)
*125 (MRCItem
litem &59
pos 45
dimension 20
uid 5981,0
)
*126 (MRCItem
litem &60
pos 46
dimension 20
uid 5983,0
)
*127 (MRCItem
litem &61
pos 47
dimension 20
uid 6461,0
)
*128 (MRCItem
litem &62
pos 48
dimension 20
uid 6535,0
)
*129 (MRCItem
litem &63
pos 49
dimension 20
uid 6537,0
)
*130 (MRCItem
litem &64
pos 50
dimension 20
uid 6539,0
)
*131 (MRCItem
litem &65
pos 51
dimension 20
uid 6969,0
)
*132 (MRCItem
litem &66
pos 52
dimension 20
uid 6971,0
)
*133 (MRCItem
litem &67
pos 53
dimension 20
uid 6973,0
)
*134 (MRCItem
litem &68
pos 54
dimension 20
uid 7156,0
)
*135 (MRCItem
litem &69
pos 55
dimension 20
uid 7347,0
)
*136 (MRCItem
litem &70
pos 57
dimension 20
uid 7904,0
)
*137 (MRCItem
litem &71
pos 58
dimension 20
uid 7906,0
)
*138 (MRCItem
litem &72
pos 59
dimension 20
uid 7987,0
)
*139 (MRCItem
litem &73
pos 60
dimension 20
uid 7989,0
)
*140 (MRCItem
litem &74
pos 56
dimension 20
uid 8199,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*141 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*142 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*143 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*144 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*145 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*146 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*147 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*148 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *149 (LEmptyRow
)
uid 82,0
optionalChildren [
*150 (RefLabelRowHdr
)
*151 (TitleRowHdr
)
*152 (FilterRowHdr
)
*153 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*154 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*155 (GroupColHdr
tm "GroupColHdrMgr"
)
*156 (NameColHdr
tm "GenericNameColHdrMgr"
)
*157 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*158 (InitColHdr
tm "GenericValueColHdrMgr"
)
*159 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*160 (EolColHdr
tm "GenericEolColHdrMgr"
)
*161 (LogGeneric
generic (GiElement
name "MAC0_SF_MAP"
type "integer"
value "0"
)
uid 6028,0
)
*162 (LogGeneric
generic (GiElement
name "MAC1_SF_MAP"
type "integer"
value "1"
)
uid 6030,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*163 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *164 (MRCItem
litem &149
pos 2
dimension 20
)
uid 96,0
optionalChildren [
*165 (MRCItem
litem &150
pos 0
dimension 20
uid 97,0
)
*166 (MRCItem
litem &151
pos 1
dimension 23
uid 98,0
)
*167 (MRCItem
litem &152
pos 2
hidden 1
dimension 20
uid 99,0
)
*168 (MRCItem
litem &161
pos 0
dimension 20
uid 6029,0
)
*169 (MRCItem
litem &162
pos 1
dimension 20
uid 6031,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*170 (MRCItem
litem &153
pos 0
dimension 20
uid 101,0
)
*171 (MRCItem
litem &155
pos 1
dimension 50
uid 102,0
)
*172 (MRCItem
litem &156
pos 2
dimension 100
uid 103,0
)
*173 (MRCItem
litem &157
pos 3
dimension 100
uid 104,0
)
*174 (MRCItem
litem &158
pos 4
dimension 50
uid 105,0
)
*175 (MRCItem
litem &159
pos 5
dimension 50
uid 106,0
)
*176 (MRCItem
litem &160
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top"
)
(vvPair
variable "date"
value "11/15/13"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "net_usb_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "net_usb_top"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/net_usb_top/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "14:24:20"
)
(vvPair
variable "unit"
value "net_usb_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*177 (SymbolBody
uid 8,0
optionalChildren [
*178 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,54625,15000,55375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "16000,54500,19600,55500"
st "usb_rxf_i"
blo "16000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 253,0
va (VaSet
)
xt "91000,43000,108600,44000"
st "usb_rxf_i       : in     std_logic  ; --USB_RXF_N
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 30
suid 8,0
)
)
)
*179 (CptPort
uid 359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,53625,15000,54375"
)
tg (CPTG
uid 361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 362,0
va (VaSet
)
xt "16000,53500,19700,54500"
st "usb_txe_i"
blo "16000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 363,0
va (VaSet
)
xt "91000,44000,108600,45000"
st "usb_txe_i       : in     std_logic  ; --USB_TXE_N
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 31
suid 30,0
)
)
)
*180 (CptPort
uid 374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 375,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,56625,15000,57375"
)
tg (CPTG
uid 376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 377,0
va (VaSet
)
xt "16000,56500,19600,57500"
st "usb_rd_o"
blo "16000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 378,0
va (VaSet
)
xt "91000,75000,108600,76000"
st "usb_rd_o        : out    std_logic  ; --USB_RD_N
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 59
suid 33,0
)
)
)
*181 (CptPort
uid 384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 385,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,57625,15000,58375"
)
tg (CPTG
uid 386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 387,0
va (VaSet
)
xt "16000,57500,19700,58500"
st "usb_wr_o"
blo "16000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 388,0
va (VaSet
)
xt "91000,76000,107700,77000"
st "usb_wr_o        : out    std_logic  ; --USB_WR
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 60
suid 35,0
)
)
)
*182 (CptPort
uid 399,0
ps "OnEdgeStrategy"
shape (Diamond
uid 400,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,55625,15000,56375"
)
tg (CPTG
uid 401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 402,0
va (VaSet
)
xt "16000,55500,22400,56500"
st "usb_d_io : (7:0)"
blo "16000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 403,0
va (VaSet
)
xt "91000,77000,115000,79000"
st "-- USB INTERFACE
usb_d_io        : inout  std_logic_vector (7 downto 0) --USB_D7
"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 61
suid 38,0
)
)
)
*183 (CptPort
uid 414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-4375,15000,-3625"
)
tg (CPTG
uid 416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 417,0
va (VaSet
)
xt "16000,-4500,18500,-3500"
st "refclk1"
blo "16000,-3700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 418,0
va (VaSet
)
xt "91000,29000,102000,30000"
st "refclk1         : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "refclk1"
t "std_logic"
o 16
suid 41,0
)
)
)
*184 (CptPort
uid 586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 587,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 589,0
va (VaSet
)
xt "16000,36500,22300,37500"
st "gmii_gtx_clk_o"
blo "16000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 590,0
va (VaSet
)
xt "91000,46000,111100,47000"
st "gmii_gtx_clk_o  : out    std_logic  ; -- ETH_GTX_CLK
"
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 33
suid 55,0
)
)
)
*185 (CptPort
uid 591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 594,0
va (VaSet
)
xt "16000,30500,22900,31500"
st "gmii_rxd_i : (7:0)"
blo "16000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 595,0
va (VaSet
)
xt "91000,23000,115600,24000"
st "gmii_rxd_i      : in     std_logic_vector (7 downto 0) ; -- ETH_RXD
"
)
thePort (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 10
suid 56,0
)
)
)
*186 (CptPort
uid 596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 599,0
va (VaSet
)
xt "16000,28500,21500,29500"
st "gmii_rx_dv_i"
blo "16000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 600,0
va (VaSet
)
xt "91000,21000,107800,22000"
st "gmii_rx_dv_i    : in     std_logic  ; -- ETH_DV
"
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 8
suid 57,0
)
)
)
*187 (CptPort
uid 601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 604,0
va (VaSet
)
xt "16000,29500,21200,30500"
st "gmii_rx_er_i"
blo "16000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 605,0
va (VaSet
)
xt "91000,22000,107500,23000"
st "gmii_rx_er_i    : in     std_logic  ; -- ETH_ER
"
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 9
suid 58,0
)
)
)
*188 (CptPort
uid 606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 608,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 609,0
va (VaSet
)
xt "16000,27500,21500,28500"
st "gmii_rx_clk_i"
blo "16000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 610,0
va (VaSet
)
xt "91000,20000,103300,21000"
st "gmii_rx_clk_i   : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 7
suid 59,0
)
)
)
*189 (CptPort
uid 611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 614,0
va (VaSet
)
xt "16000,40500,20300,41500"
st "gmii_col_i"
blo "16000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 615,0
va (VaSet
)
xt "91000,18000,107500,19000"
st "gmii_col_i      : in     std_logic  ; -- ETH_COL
"
)
thePort (LogicalPort
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 5
suid 60,0
)
)
)
*190 (CptPort
uid 616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,42625,15000,43375"
)
tg (CPTG
uid 618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 619,0
va (VaSet
)
xt "16000,42500,20300,43500"
st "gmii_crs_i"
blo "16000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 620,0
va (VaSet
)
xt "91000,19000,107600,20000"
st "gmii_crs_i      : in     std_logic  ; -- ETH_CRS
"
)
thePort (LogicalPort
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 6
suid 61,0
)
)
)
*191 (CptPort
uid 621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 622,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 624,0
va (VaSet
)
xt "16000,37500,23200,38500"
st "gmii_txd_o : (7:0)"
blo "16000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 625,0
va (VaSet
)
xt "91000,49000,116000,51000"
st "-- GMII Interface - EMAC0
gmii_txd_o      : out    std_logic_vector (7 downto 0) ; -- ETH_TXD
"
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 36
suid 62,0
)
)
)
*192 (CptPort
uid 626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 627,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 629,0
va (VaSet
)
xt "16000,35500,21700,36500"
st "gmii_tx_en_o"
blo "16000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 630,0
va (VaSet
)
xt "91000,47000,108300,48000"
st "gmii_tx_en_o    : out    std_logic  ; -- ETH_EN
"
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 34
suid 63,0
)
)
)
*193 (CptPort
uid 631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 632,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 634,0
va (VaSet
)
xt "16000,34500,21500,35500"
st "gmii_tx_er_o"
blo "16000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 635,0
va (VaSet
)
xt "91000,48000,108100,49000"
st "gmii_tx_er_o    : out    std_logic  ; -- ETH_ER
"
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 35
suid 64,0
)
)
)
*194 (CptPort
uid 636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 637,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,45625,15000,46375"
)
tg (CPTG
uid 638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 639,0
va (VaSet
)
xt "16000,45500,21300,46500"
st "marv_mdc_o"
blo "16000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 640,0
va (VaSet
)
xt "91000,55000,109000,57000"
st "-- MDIO Interface - EMAC0
marv_mdc_o      : out    std_logic  ; -- ETH_MDC
"
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 41
suid 65,0
)
)
)
*195 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
)
xt "16000,43500,21700,44500"
st "marv_coma_o"
blo "16000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 645,0
va (VaSet
)
xt "91000,52000,111100,53000"
st "marv_coma_o     : out    std_logic  ; -- ETH_GTX_CLK
"
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 38
suid 66,0
)
)
)
*196 (CptPort
uid 646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 647,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,39625,15000,40375"
)
tg (CPTG
uid 648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 649,0
va (VaSet
)
xt "16000,39500,22100,40500"
st "marv_reset_no"
blo "16000,40300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 650,0
va (VaSet
)
xt "91000,57000,111100,58000"
st "marv_reset_no   : out    std_logic  ; -- ETH_GTX_CLK
"
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 42
suid 67,0
)
)
)
*197 (CptPort
uid 651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 654,0
va (VaSet
)
xt "16000,41500,21000,42500"
st "marv_int_ni"
blo "16000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 655,0
va (VaSet
)
xt "91000,26000,108100,27000"
st "marv_int_ni     : in     std_logic  ; -- ETH_CRS
"
)
thePort (LogicalPort
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
suid 68,0
)
)
)
*198 (CptPort
uid 656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 659,0
va (VaSet
)
xt "16000,32500,21000,33500"
st "mii_tx_clk_i"
blo "16000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 660,0
va (VaSet
)
xt "91000,28000,103000,29000"
st "mii_tx_clk_i    : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 15
suid 69,0
)
)
)
*199 (CptPort
uid 967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 968,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,16625,40750,17375"
)
tg (CPTG
uid 969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 970,0
va (VaSet
)
xt "33700,16500,39000,17500"
st "tx_fifo_rst_i"
ju 2
blo "39000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 971,0
va (VaSet
)
xt "91000,39000,103100,40000"
st "tx_fifo_rst_i   : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
o 26
suid 77,0
)
)
)
*200 (CptPort
uid 1046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1047,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,-5375,40750,-4625"
)
tg (CPTG
uid 1048,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1049,0
va (VaSet
)
xt "33700,-5500,39000,-4500"
st "rx_fifo_rst_i"
ju 2
blo "39000,-4700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1050,0
va (VaSet
)
xt "91000,31000,103100,32000"
st "rx_fifo_rst_i   : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
o 18
suid 80,0
)
)
)
*201 (CptPort
uid 2621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,60625,15000,61375"
)
tg (CPTG
uid 2623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2624,0
va (VaSet
)
xt "16000,60500,24400,61500"
st "macaddress_i : (47:0)"
blo "16000,61300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2625,0
va (VaSet
)
xt "91000,25000,112400,26000"
st "macaddress_i    : in     std_logic_vector (47 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 12
suid 99,0
)
)
)
*202 (CptPort
uid 3411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,33625,40750,34375"
)
tg (CPTG
uid 3413,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3414,0
va (VaSet
)
xt "29500,33500,39000,34500"
st "stat_word_cu_o : (63:0)"
ju 2
blo "39000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3415,0
va (VaSet
)
xt "91000,71000,113400,72000"
st "stat_word_cu_o  : out    std_logic_vector (63 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_cu_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 55
suid 117,0
)
)
)
*203 (CptPort
uid 3786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,35625,40750,36375"
)
tg (CPTG
uid 3788,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3789,0
va (VaSet
)
xt "29000,35500,39000,36500"
st "stat_word_usb_o : (63:0)"
ju 2
blo "39000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3790,0
va (VaSet
)
xt "91000,72000,113100,73000"
st "stat_word_usb_o : out    std_logic_vector (63 downto 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_usb_o"
t "std_logic_vector"
b "(63 downto 0)"
o 56
suid 118,0
)
)
)
*204 (CptPort
uid 4416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,51625,15000,52375"
)
tg (CPTG
uid 4418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4419,0
va (VaSet
)
xt "16000,51500,18800,52500"
st "usb_clk"
blo "16000,52300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4420,0
va (VaSet
)
xt "91000,41000,102300,42000"
st "usb_clk         : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "usb_clk"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 122,0
)
)
)
*205 (CptPort
uid 4421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,50625,15000,51375"
)
tg (CPTG
uid 4423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4424,0
va (VaSet
)
xt "16000,50500,18800,51500"
st "usb_rst"
blo "16000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4425,0
va (VaSet
)
xt "91000,42000,102300,43000"
st "usb_rst         : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "usb_rst"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 123,0
)
)
)
*206 (CptPort
uid 4499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-15375,15000,-14625"
)
tg (CPTG
uid 4501,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4502,0
va (VaSet
)
xt "16000,-15500,17900,-14500"
st "init_i"
blo "16000,-14700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4503,0
va (VaSet
)
xt "91000,24000,101600,25000"
st "init_i          : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
o 11
suid 124,0
)
)
)
*207 (CptPort
uid 4504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,-15375,40750,-14625"
)
tg (CPTG
uid 4506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4507,0
va (VaSet
)
xt "33900,-15500,39000,-14500"
st "init_done_o"
ju 2
blo "39000,-14700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4508,0
va (VaSet
)
xt "91000,51000,103600,52000"
st "init_done_o     : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "init_done_o"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 125,0
)
)
)
*208 (CptPort
uid 4734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,46625,15000,47375"
)
tg (CPTG
uid 4736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4737,0
va (VaSet
)
xt "16000,46500,20100,47500"
st "marv_md_i"
blo "16000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4738,0
va (VaSet
)
xt "91000,27000,108400,28000"
st "marv_md_i       : in     std_logic  ; -- ETH_MDIO
"
)
thePort (LogicalPort
decl (Decl
n "marv_md_i"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 14
suid 131,0
)
)
)
*209 (CptPort
uid 4739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4740,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,47625,15000,48375"
)
tg (CPTG
uid 4741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4742,0
va (VaSet
)
xt "16000,47500,20400,48500"
st "marv_md_o"
blo "16000,48300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4743,0
va (VaSet
)
xt "91000,53000,109000,54000"
st "marv_md_o       : out    std_logic  ; -- ETH_MDIO
"
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_md_o"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 39
suid 132,0
)
)
)
*210 (CptPort
uid 4744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4745,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,48625,15000,49375"
)
tg (CPTG
uid 4746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4747,0
va (VaSet
)
xt "16000,48500,21200,49500"
st "marv_md_to"
blo "16000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4748,0
va (VaSet
)
xt "91000,54000,109100,55000"
st "marv_md_to      : out    std_logic  ; -- ETH_MDIO
"
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_md_to"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 40
suid 133,0
)
)
)
*211 (CptPort
uid 4820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,43625,40750,44375"
)
tg (CPTG
uid 4822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4823,0
va (VaSet
)
xt "31300,43500,39000,44500"
st "dbg_bus_o : (31:0)"
ju 2
blo "39000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4824,0
va (VaSet
)
xt "91000,45000,112000,46000"
st "dbg_bus_o       : out    std_logic_vector (31 downto 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_bus_o"
t "std_logic_vector"
b "(31 downto 0)"
o 32
suid 134,0
)
)
)
*212 (CptPort
uid 5513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-7375,15000,-6625"
)
tg (CPTG
uid 5515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5516,0
va (VaSet
)
xt "16000,-7500,20100,-6500"
st "clk_idelay"
blo "16000,-6700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5517,0
va (VaSet
)
xt "91000,17000,102500,18000"
st "clk_idelay      : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk_idelay"
t "std_logic"
o 4
suid 154,0
)
)
)
*213 (CptPort
uid 5616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-10375,15000,-9625"
)
tg (CPTG
uid 5618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5619,0
va (VaSet
)
xt "16000,-10500,18500,-9500"
st "clk125"
blo "16000,-9700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5620,0
va (VaSet
)
xt "91000,15000,102200,16000"
st "clk125          : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 2
suid 155,0
)
)
)
*214 (CptPort
uid 5626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-13375,15000,-12625"
)
tg (CPTG
uid 5628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5629,0
va (VaSet
)
xt "16000,-13500,17000,-12500"
st "clk"
blo "16000,-12700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5630,0
va (VaSet
)
xt "91000,14000,101300,15000"
st "clk             : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 1
suid 157,0
)
)
)
*215 (CptPort
uid 5817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-9375,15000,-8625"
)
tg (CPTG
uid 5819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5820,0
va (VaSet
)
xt "16000,-9500,20000,-8500"
st "clk_25_50"
blo "16000,-8700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5821,0
va (VaSet
)
xt "91000,16000,103100,17000"
st "clk_25_50       : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk_25_50"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 158,0
)
)
)
*216 (CptPort
uid 5909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 5911,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5912,0
va (VaSet
)
xt "16000,7500,21400,8500"
st "sf_rxp : (3:0)"
blo "16000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5913,0
va (VaSet
)
xt "91000,35000,135500,36000"
st "sf_rxp          : in     std_logic_vector (3 DOWNTO 0) ; --LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "sf_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 22
suid 159,0
)
)
)
*217 (CptPort
uid 5919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5920,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 5921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5922,0
va (VaSet
)
xt "16000,6500,21500,7500"
st "sf_txm : (3:0)"
blo "16000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5923,0
va (VaSet
)
xt "91000,69000,135300,70000"
st "sf_txm          : out    std_logic_vector (3 DOWNTO 0) ; --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 53
suid 161,0
)
)
)
*218 (CptPort
uid 5924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5925,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,5625,15000,6375"
)
tg (CPTG
uid 5926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5927,0
va (VaSet
)
xt "16000,5500,21400,6500"
st "sf_txp : (3:0)"
blo "16000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5928,0
va (VaSet
)
xt "91000,70000,135200,71000"
st "sf_txp          : out    std_logic_vector (3 DOWNTO 0) ; --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 54
suid 162,0
)
)
)
*219 (CptPort
uid 5929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 5931,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5932,0
va (VaSet
)
xt "16000,8500,21500,9500"
st "sf_rxm : (3:0)"
blo "16000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5933,0
va (VaSet
)
xt "91000,34000,135600,35000"
st "sf_rxm          : in     std_logic_vector (3 DOWNTO 0) ; --LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "sf_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 21
suid 163,0
)
)
)
*220 (CptPort
uid 5934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5935,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 5936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5937,0
va (VaSet
)
xt "16000,15500,23500,16500"
st "sf_tx_dis_o : (3:0)"
blo "16000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5938,0
va (VaSet
)
xt "91000,67000,137200,69000"
st "-- ZONE3 (ATCA) CONNECTOR
sf_tx_dis_o     : out    std_logic_vector (3 DOWNTO 0) ; --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 52
suid 164,0
)
)
)
*221 (CptPort
uid 5985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5986,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 5987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5988,0
va (VaSet
)
xt "16000,10500,22100,11500"
st "sf_scl_o : (3:0)"
blo "16000,11300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5989,0
va (VaSet
)
xt "91000,62000,131800,63000"
st "sf_scl_o        : out    std_logic_vector (3 DOWNTO 0) ; --GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 47
suid 168,0
)
)
)
*222 (CptPort
uid 5990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 5992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5993,0
va (VaSet
)
xt "16000,12500,22100,13500"
st "sf_sda_i : (3:0)"
blo "16000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5994,0
va (VaSet
)
xt "91000,36000,131500,37000"
st "sf_sda_i        : in     std_logic_vector (3 DOWNTO 0) ; --GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 23
suid 169,0
)
)
)
*223 (CptPort
uid 5995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5996,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 5997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5998,0
va (VaSet
)
xt "16000,11500,22400,12500"
st "sf_sda_o : (3:0)"
blo "16000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5999,0
va (VaSet
)
xt "91000,63000,132100,64000"
st "sf_sda_o        : out    std_logic_vector (3 DOWNTO 0) ; --GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 48
suid 170,0
)
)
)
*224 (CptPort
uid 6000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6001,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 6002,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6003,0
va (VaSet
)
xt "16000,13500,22700,14500"
st "sf_sda_to : (3:0)"
blo "16000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6004,0
va (VaSet
)
xt "91000,64000,132200,65000"
st "sf_sda_to       : out    std_logic_vector (3 DOWNTO 0) ; --GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 49
suid 171,0
)
)
)
*225 (CptPort
uid 6469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6470,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,20625,15000,21375"
)
tg (CPTG
uid 6471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6472,0
va (VaSet
)
xt "16000,20500,23500,21500"
st "sf_ratesel_o : (3:0)"
blo "16000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6473,0
va (VaSet
)
xt "91000,61000,111800,62000"
st "sf_ratesel_o    : out    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 46
suid 174,0
)
)
)
*226 (CptPort
uid 6541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 6543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6544,0
va (VaSet
)
xt "16000,18500,23300,19500"
st "sf_absent_i : (3:0)"
blo "16000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6545,0
va (VaSet
)
xt "91000,33000,111500,34000"
st "sf_absent_i     : in     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 178,0
)
)
)
*227 (CptPort
uid 6546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,19625,15000,20375"
)
tg (CPTG
uid 6548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6549,0
va (VaSet
)
xt "16000,19500,23200,20500"
st "sf_txfault_i : (3:0)"
blo "16000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6550,0
va (VaSet
)
xt "91000,37000,111200,38000"
st "sf_txfault_i    : in     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 24
suid 179,0
)
)
)
*228 (CptPort
uid 6551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6552,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,17625,15000,18375"
)
tg (CPTG
uid 6553,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6554,0
va (VaSet
)
xt "16000,17500,22400,18500"
st "sfp_los_i : (3:0)"
blo "16000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6555,0
va (VaSet
)
xt "91000,38000,111000,39000"
st "sfp_los_i       : in     std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 25
suid 180,0
)
)
)
*229 (CptPort
uid 6975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,44625,40750,45375"
)
tg (CPTG
uid 6977,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6978,0
va (VaSet
)
xt "30100,44500,39000,45500"
st "sf_stat_word_o : (1:0)"
ju 2
blo "39000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6979,0
va (VaSet
)
xt "91000,65000,110800,66000"
st "sf_stat_word_o  : out    slv64_array (1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_stat_word_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 50
suid 184,0
)
)
)
*230 (CptPort
uid 6980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,45625,40750,46375"
)
tg (CPTG
uid 6982,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6983,0
va (VaSet
)
xt "30600,45500,39000,46500"
st "sf_mac_stat_o : (1:0)"
ju 2
blo "39000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6984,0
va (VaSet
)
xt "91000,60000,110500,61000"
st "sf_mac_stat_o   : out    slv64_array (1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_mac_stat_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 45
suid 185,0
)
)
)
*231 (CptPort
uid 6985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,46625,40750,47375"
)
tg (CPTG
uid 6987,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6988,0
va (VaSet
)
xt "30900,46500,39000,47500"
st "sf_syncacq_o : (1:0)"
ju 2
blo "39000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6989,0
va (VaSet
)
xt "91000,66000,112400,67000"
st "sf_syncacq_o    : out    std_logic_vector (1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 51
suid 186,0
)
)
)
*232 (CptPort
uid 7158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,49625,40750,50375"
)
tg (CPTG
uid 7160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7161,0
va (VaSet
)
xt "35800,49500,39000,50500"
st "rx_ok_o"
ju 2
blo "39000,50300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7162,0
va (VaSet
)
xt "91000,59000,103000,60000"
st "rx_ok_o         : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ok_o"
t "std_logic"
o 44
suid 191,0
)
)
)
*233 (CptPort
uid 7349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,50625,40750,51375"
)
tg (CPTG
uid 7351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7352,0
va (VaSet
)
xt "35800,50500,39000,51500"
st "tx_ok_o"
ju 2
blo "39000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7353,0
va (VaSet
)
xt "91000,74000,103000,75000"
st "tx_ok_o         : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ok_o"
t "std_logic"
o 58
suid 192,0
)
)
)
*234 (CptPort
uid 7908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,62625,15000,63375"
)
tg (CPTG
uid 7910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7911,0
va (VaSet
)
xt "16000,62500,18800,63500"
st "tx_lls_i"
blo "16000,63300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7912,0
va (VaSet
)
xt "91000,40000,100900,41000"
st "tx_lls_i        : in     t_llsrc  ;
"
)
thePort (LogicalPort
decl (Decl
n "tx_lls_i"
t "t_llsrc"
o 27
suid 196,0
)
)
)
*235 (CptPort
uid 7913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,53625,40750,54375"
)
tg (CPTG
uid 7915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7916,0
va (VaSet
)
xt "35800,53500,39000,54500"
st "tx_lld_o"
ju 2
blo "39000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7917,0
va (VaSet
)
xt "91000,73000,102800,74000"
st "tx_lld_o        : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_lld_o"
t "std_logic"
o 57
suid 197,0
)
)
)
*236 (CptPort
uid 7991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,54625,40750,55375"
)
tg (CPTG
uid 7993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7994,0
va (VaSet
)
xt "35900,54500,39000,55500"
st "rx_lls_o"
ju 2
blo "39000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7995,0
va (VaSet
)
xt "91000,58000,101500,59000"
st "rx_lls_o        : out    t_llsrc  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lls_o"
t "t_llsrc"
o 43
suid 198,0
)
)
)
*237 (CptPort
uid 7996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,63625,15000,64375"
)
tg (CPTG
uid 7998,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7999,0
va (VaSet
)
xt "16000,63500,18900,64500"
st "rx_lld_i"
blo "16000,64300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8000,0
va (VaSet
)
xt "91000,32000,102200,33000"
st "rx_lld_i        : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rx_lld_i"
t "std_logic"
o 19
suid 199,0
)
)
)
*238 (CptPort
uid 8201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,64625,15000,65375"
)
tg (CPTG
uid 8203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8204,0
va (VaSet
)
xt "16000,64500,18200,65500"
st "rst_in"
blo "16000,65300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8205,0
va (VaSet
)
xt "91000,30000,101900,31000"
st "rst_in          : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 17
suid 202,0
)
)
)
]
shape (Rectangle
uid 6763,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,-16000,40000,70000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "15850,64000,17550,65000"
st "hsio"
blo "15850,64800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "15850,65000,21450,66000"
st "net_usb_top"
blo "15850,65800"
)
)
gi *239 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "21000,-20000,31800,-16000"
st "Generic Declarations

MAC0_SF_MAP integer 0  
MAC1_SF_MAP integer 1  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "MAC0_SF_MAP"
type "integer"
value "0"
)
(GiElement
name "MAC1_SF_MAP"
type "integer"
value "1"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*240 (Grouping
uid 16,0
optionalChildren [
*241 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,62000,46000,63000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,62000,39700,63000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*242 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "46000,58000,50000,59000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,58000,49100,59000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*243 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,60000,46000,61000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,60000,39100,61000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*244 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,60000,29000,61000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,60000,26900,61000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*245 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "46000,59000,66000,63000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,59200,55300,60200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*246 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,58000,66000,59000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "50200,58000,51800,59000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*247 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,58000,46000,60000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "32050,58500,38950,59500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*248 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,61000,29000,62000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,61000,27200,62000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*249 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,62000,29000,63000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,62000,27900,63000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*250 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,61000,46000,62000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,61000,39100,62000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "25000,58000,66000,63000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *251 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*252 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*253 (MLText
uid 50,0
va (VaSet
)
xt "0,900,12100,7900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use work.pkg_hsio_globals.all;
library utils;
use utils.pkg_types.all;"
tm "PackageList"
)
]
)
windowSize "-5,-1,1435,874"
viewArea "-12100,-33575,79175,19225"
cachedDiagramExtent "0,-20000,137200,82000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-77000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *254 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *255 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "89000,12000,94500,13000"
st "Declarations"
blo "89000,12800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "89000,13000,91400,14000"
st "Ports:"
blo "89000,13800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "89000,79000,91100,80000"
st "User:"
blo "89000,79800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "89000,12000,94800,13000"
st "Internal User:"
blo "89000,12800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "91000,80000,91000,80000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "89000,12000,89000,12000"
tm "SyDeclarativeTextMgr"
)
)
lastUid 8205,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
