
<html><head><title>Auto-Partitioning Designs with SV-RNM Ports</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864925" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Auto-Partitioning Designs with SV-RNM Ports" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864925" />
<meta name="NextFile" content="Enabling_Net_Aliasing_for_SV-UDN_Connections.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Auto-Partitioning Designs with SV-RNM Ports" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" title="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections">SystemVerilog_User_Defined_Net ...</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Enabling_Net_Aliasing_for_SV-UDN_Connections.html" title="Enabling_Net_Aliasing_for_SV-UDN_Connections">Enabling_Net_Aliasing_for_SV-U ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Auto-Partitioning Designs with SV-RNM Ports</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    <h2 id="Auto-PartitioningDesignswithSV-RNMPorts-automsiesvrnm"><span class="confluence-anchor-link" id="Auto-PartitioningDesignswithSV-RNMPorts-automsiesvrnm"></span></h2>

<p>You can do auto-partitioning of designs that contain SystemVerilog User Defined Nettype (SV-UDN) ports at the partition boundaries.</p>

<p>The auto-partitioning solution in incremental elaboration (also known as Auto-MSIE) is provided for automatically creating optimum partitions in the design. It divides an entire test case in multiple primary partitions.</p>

<p>You can enable auto-MSIE for SV-RNM designs using the following command:</p>

<p><code>xrun &lt;source-filename&gt; -genpartition &lt;partition-filename&gt;</code></p>

<p>where:</p>
<ul><li><code>source-filename</code>&#160;is the file where the design is specified.</li><li><code>partition-filename</code>&#160;is name of the partition file the tool creates. It can be an absolute or relative path.</li></ul>
<p>For example:</p>

<p><code>xrun&#160;top.sv&#160;-genpartition a.f</code></p>

<p>By default, the tool creates a maximum of 12 primary partitions in a design. However, you can use the&#160;<code>-xmsienumpartition &lt;num&gt;</code>&#160;option to specify the number of partitions.</p>

<p>Once the tool generates the partition file, you can review and edit the file, if required. Then, you must manually specify the file to the tool to build the MSIE model, using the following command:</p>

<p><code>xrun&#160;top.sv&#160;-f a.f</code></p>

<p>Additionally, you can also specify the number of primary parallel elaborations to be run using the&#160;<code>-primparallelelab</code>&#160;command-line option.</p>

<p>The auto-MSIE functionality is not supported in the following scenarios:</p>
<ul><li>Design containing Verilog-AMS or SPICE.</li><li>Coercion of&#160;<code>wreal</code>&#160;nets at partition boundary.</li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" id="prev" title="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections">SystemVerilog_User_Defined_Net ...</a></em></b><b><em><a href="Enabling_Net_Aliasing_for_SV-UDN_Connections.html" id="nex" title="Enabling_Net_Aliasing_for_SV-UDN_Connections">Enabling_Net_Aliasing_for_SV-U ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>