diff -drupN a/arch/arm/mach-sunxi/include/mach/sun8i/platform-sun8iw8p1.h b/arch/arm/mach-sunxi/include/mach/sun8i/platform-sun8iw8p1.h
--- a/arch/arm/mach-sunxi/include/mach/sun8i/platform-sun8iw8p1.h	1970-01-01 03:00:00.000000000 +0300
+++ b/arch/arm/mach-sunxi/include/mach/sun8i/platform-sun8iw8p1.h	2022-06-12 05:28:14.000000000 +0300
@@ -0,0 +1,191 @@
+/*
+ * arch/arm/mach-sunxi/include/mach/sun8i/platform-sun8iw8p1.h
+ *
+ * Copyright (c) 2013-2015 Allwinnertech Co., Ltd.
+ *      http://www.allwinnertech.com
+ *
+ * Author: Sugar <shuge@allwinnertech.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#ifndef __PLATFORM_SUN8I_W8P1_H
+#define __PLATFORM_SUN8I_W8P1_H
+
+/*
+ * memory definitions
+ */
+#define SUNXI_SRAM_A1_PBASE           0x00000000
+#define SUNXI_SRAM_A1_SIZE            0x00004000
+#define SUNXI_SRAM_A2_PBASE           0x00004000
+#define SUNXI_SRAM_A2_SIZE            0x00014000
+#define SUNXI_SDRAM_PBASE             0x40000000
+#define SUNXI_BROM_PBASE              0xffff0000
+#define SUNXI_BROM_SIZE               0x00008000
+//#define SUNXI_IO_PBASE                0x01000000
+//#define SUNXI_IO_SIZE                 0x01000000
+
+/*
+ *  device physical addresses
+ */
+#define SUNXI_DE_PBASE                0x01000000
+#define SUNXI_DE_SIZE                 0x00200000
+#define SUNXI_SRAMCTRL_PBASE          0x01c00000
+#define SUNXI_DMA_PBASE               0x01c02000
+#define SUNXI_TCON_PBASE              0x01c0c000
+#define SUNXI_VE_PBASE                0x01c0e000
+#define SUNXI_SDMMC0_PBASE            0x01c0f000
+#define SUNXI_SDMMC1_PBASE            0x01c10000
+#define SUNXI_SDMMC2_PBASE            0x01c11000
+#define SUNXI_SID_PBASE               0x01c23800
+#define SUNXI_SS_PBASE                0x01c15000
+#define SUNXI_USB_OTG_PBASE           0x01c19000
+#define SUNXI_USB_HCI0_PBASE          0x01c1a000
+#define SUNXI_CCM_PBASE               0x01c20000
+#define SUNXI_RTC_PBASE               0x01c20400
+#define SUNXI_PIO_PBASE               0x01c20800
+#define SUNXI_TIMER_PBASE             0x01c20c00
+#define SUNXI_PWM_PBASE               0x01c21400
+#define SUNXI_DAUDIO0_PBASE           0x01c22000
+#define SUNXI_LRADC_PBASE             0x01c22800
+#define SUNXI_AUDIO_PBASE             0x01c22C00
+#define SUNXI_UART0_PBASE             0x01c28000
+#define SUNXI_UART1_PBASE             0x01c28400
+#define SUNXI_UART2_PBASE             0x01c28800
+#define SUNXI_TWI0_PBASE              0x01c2ac00
+#define SUNXI_TWI1_PBASE              0x01c2b000
+#define SUNXI_GMAC_PBASE              0x01c30000
+#define SUNXI_HSTMR_PBASE             0x01c60000
+#define SUNXI_DRAMCOM_PBASE           0x01c62000
+#define SUNXI_DRAMCTL0_PBASE          0x01c63000
+#define SUNXI_DRAMPHY0_PBASE          0x01c65000
+#define SUNXI_SPI0_PBASE              0x01c68000
+#define SUNXI_SCU_PBASE               0x01c80000
+#define SUNXI_GIC_DIST_PBASE          0x01c81000
+#define SUNXI_GIC_CPU_PBASE           0x01c82000
+#define SUNXI_CSI_PBASE               0x01cb0000
+#define SUNXI_CORESIGHT_DEBUG_PBASE   0x3f500000
+#define SUNXI_TSGEN_RO_PBASE          0x3f506000
+#define SUNXI_TSGEN_CTRL_PBASE        0x3f507000
+
+#define SUNXI_SRAM_C_PBASE            SUNXI_SRAM_A2_PBASE
+#define SUNXI_SRAM_C_SIZE             SUNXI_SRAM_A2_SIZE
+#define SUNXI_AC_PBASE                SUNXI_AUDIO_PBASE
+#define SUNXI_SYSCTRL_PBASE           SUNXI_SRAMCTRL_PBASE
+#define SUNXI_SPI_PBASE               SUNXI_SPI_PBASE
+#define SUNXI_KEYADC_PASE             SUNXI_LRADC_PBASE
+#define SUNXI_LCD0_PBASE              SUNXI_TCON_PBASE
+
+/*
+ * define virt addresses
+ */
+#define SUNXI_IO_VBASE                IO_ADDRESS(SUNXI_IO_PBASE)
+#define SUNXI_SRAM_A1_VBASE           IO_ADDRESS(SUNXI_SRAM_A1_PBASE)
+#define SUNXI_SRAM_A2_VBASE           IO_ADDRESS(SUNXI_SRAM_A2_PBASE)
+#define SUNXI_SRAM_C_VBASE            IO_ADDRESS(SUNXI_SRAM_C_PBASE)
+#define SUNXI_BROM_VBASE              0xf1000000 /* note: IO_ADDRESS(SUNXI_BROM_PBASE) out of vmalloc range */
+
+#define SUNXI_DE_VBASE                IO_ADDRESS(SUNXI_DE_PBASE)
+#define SUNXI_SRAMCTRL_VBASE          IO_ADDRESS(SUNXI_SRAMCTRL_PBASE)
+#define SUNXI_SYSCTRL_VBASE           IO_ADDRESS(SUNXI_SYSCTRL_PBASE)
+#define SUNXI_DMA_VBASE               IO_ADDRESS(SUNXI_DMA_PBASE)
+
+#define SUNXI_TCON_VBASE              IO_ADDRESS(SUNXI_TCON_PBASE)
+#define SUNXI_LCD0_VBASE              IO_ADDRESS(SUNXI_LCD0_PBASE)
+
+#define SUNXI_VE_VBASE                IO_ADDRESS(SUNXI_VE_PBASE)
+#define SUNXI_SDMMC0_VBASE            IO_ADDRESS(SUNXI_SDMMC0_PBASE)
+#define SUNXI_SDMMC1_VBASE            IO_ADDRESS(SUNXI_SDMMC1_PBASE)
+#define SUNXI_SDMMC2_VBASE            IO_ADDRESS(SUNXI_SDMMC2_PBASE)
+#define SUNXI_SID_VBASE               IO_ADDRESS(SUNXI_SID_PBASE)
+#define SUNXI_SS_VBASE                IO_ADDRESS(SUNXI_SS_PBASE)
+#define SUNXI_USB_OTG_VBASE           IO_ADDRESS(SUNXI_USB_OTG_PBASE)
+#define SUNXI_USB_HCI0_VBASE          IO_ADDRESS(SUNXI_USB_HCI0_PBASE)
+#define SUNXI_CCM_VBASE               IO_ADDRESS(SUNXI_CCM_PBASE)
+#define SUNXI_PIO_VBASE               IO_ADDRESS(SUNXI_PIO_PBASE)
+#define SUNXI_TIMER_VBASE             IO_ADDRESS(SUNXI_TIMER_PBASE)
+#define SUNXI_PWM_VBASE               IO_ADDRESS(SUNXI_PWM_PBASE)
+#define SUNXI_DAUDIO0_VBASE           IO_ADDRESS(SUNXI_DAUDIO0_PBASE)
+
+#define SUNXI_LRADC_VBASE             IO_ADDRESS(SUNXI_LRADC_PBASE)
+#define SUNXI_KEYADC_VBASE            IO_ADDRESS(SUNXI_KEYADC_PBASE)
+
+#define SUNXI_AUDIO_VBASE             IO_ADDRESS(SUNXI_AUDIO_PBASE)
+#define SUNXI_AC_VBASE                IO_ADDRESS(SUNXI_AC_PBASE)
+
+#define SUNXI_UART0_VBASE             IO_ADDRESS(SUNXI_UART0_PBASE)
+#define SUNXI_UART1_VBASE             IO_ADDRESS(SUNXI_UART1_PBASE)
+#define SUNXI_UART2_VBASE             IO_ADDRESS(SUNXI_UART2_PBASE)
+
+#define SUNXI_TWI0_VBASE              IO_ADDRESS(SUNXI_TWI0_PBASE)
+#define SUNXI_TWI1_VBASE              IO_ADDRESS(SUNXI_TWI1_PBASE)
+#define SUNXI_GMAC_VBASE              IO_ADDRESS(SUNXI_GMAC_PBASE)
+
+#define SUNXI_HSTMR_VBASE             IO_ADDRESS(SUNXI_HSTMR_PBASE)
+#define SUNXI_DRAMCOM_VBASE           IO_ADDRESS(SUNXI_DRAMCOM_PBASE)
+#define SUNXI_DRAMCTL0_VBASE          IO_ADDRESS(SUNXI_DRAMCTL0_PBASE)
+#define SUNXI_DRAMPHY0_VBASE          IO_ADDRESS(SUNXI_DRAMPHY0_PBASE)
+
+#define SUNXI_SPI0_VBASE              IO_ADDRESS(SUNXI_SPI0_PBASE)
+#define SUNXI_SPI_VBASE               IO_ADDRESS(SUNXI_SPI_PBASE)
+
+#define SUNXI_SCU_VBASE               IO_ADDRESS(SUNXI_SCU_PBASE)
+#define SUNXI_GIC_DIST_VBASE          IO_ADDRESS(SUNXI_GIC_DIST_PBASE)
+#define SUNXI_GIC_CPU_VBASE           IO_ADDRESS(SUNXI_GIC_CPU_PBASE)
+
+#define SUNXI_CSI_VBASE               IO_ADDRESS(SUNXI_CSI_PBASE)
+#define SUNXI_RTC_VBASE               IO_ADDRESS(SUNXI_RTC_PBASE)
+
+#define SUNXI_CPUCFG_P_REG0           0x01a4
+#define SUNXI_CPUCFG_P_REG1           0x01a8
+#define CPUX_RESET_CTL(x)             (0x40 + (x) * 0x40)
+#define CPUX_CONTROL(x)               (0x44 + (x) * 0x40)
+#define CPUX_STATUS(x)                (0x48 + (x) * 0x40)
+#define SUNXI_SYS_RST                 0x0140
+#define SUNXI_CPUCFG_GENCTL           0x0184
+#define SUNXI_CPUCFG_DBGCTL0          0x01e0
+#define SUNXI_CPUCFG_DBGCTL1          0x01e4
+
+/*
+ * prcm
+ */
+#define SUNXI_CPU_PWROFF_REG          0x100
+
+/*
+ * uart reg off
+ */
+#define SUNXI_UART_RBR                0x00 /* receive buffer register */
+#define SUNXI_UART_THR                0x00 /* transmit holding register */
+#define SUNXI_UART_DLL                0x00 /* divisor latch low register */
+#define SUNXI_UART_DLH                0x04 /* diviso latch high register */
+#define SUNXI_UART_IER                0x04 /* interrupt enable register */
+#define SUNXI_UART_IIR                0x08 /* interrupt identity register */
+#define SUNXI_UART_FCR                0x08 /* FIFO control register */
+#define SUNXI_UART_LCR                0x0c /* line control register */
+#define SUNXI_UART_MCR                0x10 /* modem control register */
+#define SUNXI_UART_LSR                0x14 /* line status register */
+#define SUNXI_UART_MSR                0x18 /* modem status register */
+#define SUNXI_UART_SCH                0x1c /* scratch register */
+#define SUNXI_UART_USR                0x7c /* status register */
+#define SUNXI_UART_TFL                0x80 /* transmit FIFO level */
+#define SUNXI_UART_RFL                0x84 /* RFL */
+#define SUNXI_UART_HALT               0xa4 /* halt tx register */
+
+#define UART_USR                      (SUNXI_UART_USR >> 2)
+#define UART_HALT                     (SUNXI_UART_HALT >> 2)
+#define UART_SCH                      (SUNXI_UART_SCH >> 2)
+#define UART_FORCE_CFG                (1 << 1)
+#define UART_FORCE_UPDATE             (1 << 2)
+
+#define SUNXI_UART_LOG(fmt, args...) do {} while (0)
+
+#define SUNXI_R_UART_LOG(fmt, args...)      \
+		do {                             \
+				aw_printk((u32)SUNXI_R_UART_PBASE, \
+					"[%s]"fmt"\n", __FUNCTION__, ##args); \
+		} while (0)
+
+#endif    /* __PLATFORM_SUN8I_W8P1_H */
