// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module adpcm_main_decode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r,
        dec_rlt1_i,
        dec_rlt1_o,
        dec_rlt1_o_ap_vld,
        dec_al1_i,
        dec_al1_o,
        dec_al1_o_ap_vld,
        dec_rlt2_i,
        dec_rlt2_o,
        dec_rlt2_o_ap_vld,
        dec_al2_i,
        dec_al2_o,
        dec_al2_o_ap_vld,
        dec_detl_i,
        dec_detl_o,
        dec_detl_o_ap_vld,
        il,
        dec_nbl_i,
        dec_nbl_o,
        dec_nbl_o_ap_vld,
        dec_plt1_i,
        dec_plt1_o,
        dec_plt1_o_ap_vld,
        dec_plt2_i,
        dec_plt2_o,
        dec_plt2_o_ap_vld,
        dec_rh1_i,
        dec_rh1_o,
        dec_rh1_o_ap_vld,
        dec_ah1_i,
        dec_ah1_o,
        dec_ah1_o_ap_vld,
        dec_rh2_i,
        dec_rh2_o,
        dec_rh2_o_ap_vld,
        dec_ah2_i,
        dec_ah2_o,
        dec_ah2_o_ap_vld,
        dec_deth_i,
        dec_deth_o,
        dec_deth_o_ap_vld,
        dec_nbh_i,
        dec_nbh_o,
        dec_nbh_o_ap_vld,
        dec_ph1_i,
        dec_ph1_o,
        dec_ph1_o_ap_vld,
        dec_ph2_i,
        dec_ph2_o,
        dec_ph2_o_ap_vld,
        xout1,
        xout1_ap_vld,
        xout2,
        xout2_ap_vld,
        dec_del_bpl_address0,
        dec_del_bpl_ce0,
        dec_del_bpl_we0,
        dec_del_bpl_d0,
        dec_del_bpl_q0,
        dec_del_bpl_address1,
        dec_del_bpl_ce1,
        dec_del_bpl_we1,
        dec_del_bpl_d1,
        dec_del_bpl_q1,
        dec_del_dltx_address0,
        dec_del_dltx_ce0,
        dec_del_dltx_we0,
        dec_del_dltx_d0,
        dec_del_dltx_q0,
        dec_del_dltx_address1,
        dec_del_dltx_ce1,
        dec_del_dltx_we1,
        dec_del_dltx_d1,
        dec_del_dltx_q1,
        dec_del_bph_address0,
        dec_del_bph_ce0,
        dec_del_bph_we0,
        dec_del_bph_d0,
        dec_del_bph_q0,
        dec_del_bph_address1,
        dec_del_bph_ce1,
        dec_del_bph_we1,
        dec_del_bph_d1,
        dec_del_bph_q1,
        dec_del_dhx_address0,
        dec_del_dhx_ce0,
        dec_del_dhx_we0,
        dec_del_dhx_d0,
        dec_del_dhx_q0,
        dec_del_dhx_address1,
        dec_del_dhx_ce1,
        dec_del_dhx_we1,
        dec_del_dhx_d1,
        dec_del_dhx_q1,
        accumc_address0,
        accumc_ce0,
        accumc_we0,
        accumc_d0,
        accumc_q0,
        accumc_address1,
        accumc_ce1,
        accumc_we1,
        accumc_d1,
        accumc_q1,
        accumd_address0,
        accumd_ce0,
        accumd_we0,
        accumd_d0,
        accumd_q0,
        accumd_address1,
        accumd_ce1,
        accumd_we1,
        accumd_d1,
        accumd_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 10'd1;
parameter    ap_ST_fsm_pp0_stage1 = 10'd2;
parameter    ap_ST_fsm_pp0_stage2 = 10'd4;
parameter    ap_ST_fsm_pp0_stage3 = 10'd8;
parameter    ap_ST_fsm_pp0_stage4 = 10'd16;
parameter    ap_ST_fsm_pp0_stage5 = 10'd32;
parameter    ap_ST_fsm_pp0_stage6 = 10'd64;
parameter    ap_ST_fsm_pp0_stage7 = 10'd128;
parameter    ap_ST_fsm_pp0_stage8 = 10'd256;
parameter    ap_ST_fsm_pp0_stage9 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] input_r;
input  [30:0] dec_rlt1_i;
output  [30:0] dec_rlt1_o;
output   dec_rlt1_o_ap_vld;
input  [15:0] dec_al1_i;
output  [15:0] dec_al1_o;
output   dec_al1_o_ap_vld;
input  [30:0] dec_rlt2_i;
output  [30:0] dec_rlt2_o;
output   dec_rlt2_o_ap_vld;
input  [14:0] dec_al2_i;
output  [14:0] dec_al2_o;
output   dec_al2_o_ap_vld;
input  [14:0] dec_detl_i;
output  [14:0] dec_detl_o;
output   dec_detl_o_ap_vld;
input  [5:0] il;
input  [14:0] dec_nbl_i;
output  [14:0] dec_nbl_o;
output   dec_nbl_o_ap_vld;
input  [31:0] dec_plt1_i;
output  [31:0] dec_plt1_o;
output   dec_plt1_o_ap_vld;
input  [31:0] dec_plt2_i;
output  [31:0] dec_plt2_o;
output   dec_plt2_o_ap_vld;
input  [30:0] dec_rh1_i;
output  [30:0] dec_rh1_o;
output   dec_rh1_o_ap_vld;
input  [15:0] dec_ah1_i;
output  [15:0] dec_ah1_o;
output   dec_ah1_o_ap_vld;
input  [30:0] dec_rh2_i;
output  [30:0] dec_rh2_o;
output   dec_rh2_o_ap_vld;
input  [14:0] dec_ah2_i;
output  [14:0] dec_ah2_o;
output   dec_ah2_o_ap_vld;
input  [14:0] dec_deth_i;
output  [14:0] dec_deth_o;
output   dec_deth_o_ap_vld;
input  [14:0] dec_nbh_i;
output  [14:0] dec_nbh_o;
output   dec_nbh_o_ap_vld;
input  [31:0] dec_ph1_i;
output  [31:0] dec_ph1_o;
output   dec_ph1_o_ap_vld;
input  [31:0] dec_ph2_i;
output  [31:0] dec_ph2_o;
output   dec_ph2_o_ap_vld;
output  [31:0] xout1;
output   xout1_ap_vld;
output  [31:0] xout2;
output   xout2_ap_vld;
output  [2:0] dec_del_bpl_address0;
output   dec_del_bpl_ce0;
output   dec_del_bpl_we0;
output  [31:0] dec_del_bpl_d0;
input  [31:0] dec_del_bpl_q0;
output  [2:0] dec_del_bpl_address1;
output   dec_del_bpl_ce1;
output   dec_del_bpl_we1;
output  [31:0] dec_del_bpl_d1;
input  [31:0] dec_del_bpl_q1;
output  [2:0] dec_del_dltx_address0;
output   dec_del_dltx_ce0;
output   dec_del_dltx_we0;
output  [15:0] dec_del_dltx_d0;
input  [15:0] dec_del_dltx_q0;
output  [2:0] dec_del_dltx_address1;
output   dec_del_dltx_ce1;
output   dec_del_dltx_we1;
output  [15:0] dec_del_dltx_d1;
input  [15:0] dec_del_dltx_q1;
output  [2:0] dec_del_bph_address0;
output   dec_del_bph_ce0;
output   dec_del_bph_we0;
output  [31:0] dec_del_bph_d0;
input  [31:0] dec_del_bph_q0;
output  [2:0] dec_del_bph_address1;
output   dec_del_bph_ce1;
output   dec_del_bph_we1;
output  [31:0] dec_del_bph_d1;
input  [31:0] dec_del_bph_q1;
output  [2:0] dec_del_dhx_address0;
output   dec_del_dhx_ce0;
output   dec_del_dhx_we0;
output  [13:0] dec_del_dhx_d0;
input  [13:0] dec_del_dhx_q0;
output  [2:0] dec_del_dhx_address1;
output   dec_del_dhx_ce1;
output   dec_del_dhx_we1;
output  [13:0] dec_del_dhx_d1;
input  [13:0] dec_del_dhx_q1;
output  [3:0] accumc_address0;
output   accumc_ce0;
output   accumc_we0;
output  [31:0] accumc_d0;
input  [31:0] accumc_q0;
output  [3:0] accumc_address1;
output   accumc_ce1;
output   accumc_we1;
output  [31:0] accumc_d1;
input  [31:0] accumc_q1;
output  [3:0] accumd_address0;
output   accumd_ce0;
output   accumd_we0;
output  [31:0] accumd_d0;
input  [31:0] accumd_q0;
output  [3:0] accumd_address1;
output   accumd_ce1;
output   accumd_we1;
output  [31:0] accumd_d1;
input  [31:0] accumd_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[30:0] dec_rlt1_o;
reg dec_rlt1_o_ap_vld;
reg[15:0] dec_al1_o;
reg dec_al1_o_ap_vld;
reg[30:0] dec_rlt2_o;
reg dec_rlt2_o_ap_vld;
reg[14:0] dec_al2_o;
reg dec_al2_o_ap_vld;
reg[14:0] dec_detl_o;
reg dec_detl_o_ap_vld;
reg[14:0] dec_nbl_o;
reg dec_nbl_o_ap_vld;
reg[31:0] dec_plt1_o;
reg dec_plt1_o_ap_vld;
reg[31:0] dec_plt2_o;
reg dec_plt2_o_ap_vld;
reg[30:0] dec_rh1_o;
reg dec_rh1_o_ap_vld;
reg[15:0] dec_ah1_o;
reg dec_ah1_o_ap_vld;
reg[30:0] dec_rh2_o;
reg dec_rh2_o_ap_vld;
reg[14:0] dec_ah2_o;
reg dec_ah2_o_ap_vld;
reg[14:0] dec_deth_o;
reg dec_deth_o_ap_vld;
reg[14:0] dec_nbh_o;
reg dec_nbh_o_ap_vld;
reg[31:0] dec_ph1_o;
reg dec_ph1_o_ap_vld;
reg[31:0] dec_ph2_o;
reg dec_ph2_o_ap_vld;
reg xout1_ap_vld;
reg xout2_ap_vld;
reg[2:0] dec_del_bpl_address0;
reg dec_del_bpl_ce0;
reg dec_del_bpl_we0;
reg[31:0] dec_del_bpl_d0;
reg[2:0] dec_del_bpl_address1;
reg dec_del_bpl_ce1;
reg dec_del_bpl_we1;
reg[31:0] dec_del_bpl_d1;
reg[2:0] dec_del_dltx_address0;
reg dec_del_dltx_ce0;
reg dec_del_dltx_we0;
reg[15:0] dec_del_dltx_d0;
reg[2:0] dec_del_dltx_address1;
reg dec_del_dltx_ce1;
reg dec_del_dltx_we1;
reg[15:0] dec_del_dltx_d1;
reg[2:0] dec_del_bph_address0;
reg dec_del_bph_ce0;
reg dec_del_bph_we0;
reg[31:0] dec_del_bph_d0;
reg[2:0] dec_del_bph_address1;
reg dec_del_bph_ce1;
reg dec_del_bph_we1;
reg[31:0] dec_del_bph_d1;
reg[2:0] dec_del_dhx_address0;
reg dec_del_dhx_ce0;
reg dec_del_dhx_we0;
reg[13:0] dec_del_dhx_d0;
reg[2:0] dec_del_dhx_address1;
reg dec_del_dhx_ce1;
reg dec_del_dhx_we1;
reg[13:0] dec_del_dhx_d1;
reg[3:0] accumc_address0;
reg accumc_ce0;
reg accumc_we0;
reg[31:0] accumc_d0;
reg[3:0] accumc_address1;
reg accumc_ce1;
reg accumc_we1;
reg[31:0] accumc_d1;
reg[3:0] accumd_address0;
reg accumd_ce0;
reg accumd_we0;
reg[31:0] accumd_d0;
reg[3:0] accumd_address1;
reg accumd_ce1;
reg accumd_we1;
reg[31:0] accumd_d1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_subdone;
wire   [3:0] qq4_code4_table_address0;
reg    qq4_code4_table_ce0;
wire   [15:0] qq4_code4_table_q0;
wire   [5:0] qq6_code6_table_address0;
reg    qq6_code6_table_ce0;
wire   [15:0] qq6_code6_table_q0;
wire   [3:0] wl_code_table_address0;
reg    wl_code_table_ce0;
wire   [12:0] wl_code_table_q0;
reg   [4:0] ilb_table_address0;
reg    ilb_table_ce0;
wire   [11:0] ilb_table_q0;
reg  signed [31:0] reg_640;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg  signed [31:0] reg_644;
reg  signed [31:0] reg_648;
reg  signed [13:0] reg_652;
reg  signed [31:0] reg_658;
reg  signed [13:0] reg_663;
reg   [11:0] reg_669;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire   [45:0] grp_fu_556_p2;
reg   [45:0] reg_673;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire   [45:0] grp_fu_560_p2;
reg   [45:0] reg_677;
wire   [45:0] grp_fu_544_p2;
reg   [45:0] reg_681;
wire   [45:0] grp_fu_548_p2;
reg   [45:0] reg_685;
wire   [63:0] grp_fu_572_p2;
reg   [63:0] reg_689;
wire   [46:0] grp_fu_564_p2;
reg   [46:0] reg_693;
wire    ap_block_pp0_stage9_11001;
wire   [44:0] grp_fu_591_p2;
reg   [44:0] reg_697;
wire   [45:0] grp_fu_596_p2;
reg   [45:0] reg_701;
wire    ap_block_pp0_stage0_11001;
wire   [41:0] grp_fu_601_p2;
reg   [41:0] reg_705;
wire   [40:0] grp_fu_576_p2;
reg   [40:0] reg_709;
reg   [1:0] lshr_ln_reg_3231;
wire   [13:0] tmp_3_fu_760_p6;
reg  signed [13:0] tmp_3_reg_3251;
wire   [22:0] sub_ln759_fu_794_p2;
reg   [22:0] sub_ln759_reg_3256;
reg  signed [15:0] dec_del_dltx_load_reg_3261;
reg  signed [15:0] dec_del_dltx_load_2_reg_3268;
reg  signed [15:0] qq4_code4_table_load_reg_3275;
reg  signed [15:0] qq6_code6_table_load_reg_3280;
reg   [15:0] trunc_ln13_reg_3285;
reg   [12:0] wl_code_table_load_reg_3290;
wire  signed [16:0] add_ln760_fu_883_p2;
reg  signed [16:0] add_ln760_reg_3305;
reg  signed [31:0] accumc_load_3_reg_3311;
reg  signed [31:0] accumc_load_3_reg_3311_pp0_iter1_reg;
reg  signed [31:0] accumc_load_3_reg_3311_pp0_iter2_reg;
reg  signed [31:0] accumd_load_3_reg_3317;
reg  signed [31:0] accumd_load_3_reg_3317_pp0_iter1_reg;
reg  signed [31:0] accumd_load_3_reg_3317_pp0_iter2_reg;
reg  signed [31:0] accumd_load_9_reg_3323;
reg  signed [31:0] accumd_load_9_reg_3323_pp0_iter1_reg;
reg  signed [31:0] accumd_load_9_reg_3323_pp0_iter2_reg;
reg  signed [31:0] accumc_load_10_reg_3329;
reg  signed [31:0] accumc_load_10_reg_3329_pp0_iter1_reg;
wire  signed [45:0] sext_ln587_8_fu_893_p1;
wire  signed [45:0] sext_ln587_9_fu_898_p1;
wire  signed [45:0] sext_ln589_43_fu_906_p1;
wire  signed [45:0] sext_ln589_44_fu_911_p1;
reg  signed [15:0] dec_del_dltx_load_4_reg_3354;
reg  signed [15:0] dec_del_dltx_load_5_reg_3361;
wire   [30:0] zext_ln425_1_fu_919_p1;
wire  signed [16:0] add_ln640_fu_947_p2;
reg  signed [16:0] add_ln640_reg_3383;
reg   [31:0] wd3_19_reg_3389;
reg   [31:0] wd3_15_reg_3395;
wire  signed [45:0] sext_ln587_11_fu_1005_p1;
wire  signed [45:0] sext_ln587_12_fu_1010_p1;
wire  signed [45:0] sext_ln589_58_fu_1015_p1;
wire  signed [45:0] sext_ln589_59_fu_1020_p1;
reg  signed [13:0] dec_del_dhx_load_4_reg_3421;
reg  signed [31:0] dec_del_bph_load_5_reg_3428;
reg  signed [13:0] dec_del_dhx_load_5_reg_3435;
reg  signed [13:0] trunc_ln472_1_reg_3441;
reg   [4:0] wd1_2_reg_3449;
reg   [3:0] trunc_ln653_2_reg_3454;
reg   [31:0] wd3_27_reg_3459;
reg  signed [31:0] accumc_load_4_reg_3465;
reg  signed [31:0] accumc_load_4_reg_3465_pp0_iter1_reg;
reg  signed [31:0] accumc_load_4_reg_3465_pp0_iter2_reg;
reg  signed [31:0] accumd_load_4_reg_3471;
reg  signed [31:0] accumd_load_4_reg_3471_pp0_iter1_reg;
reg  signed [31:0] accumd_load_4_reg_3471_pp0_iter2_reg;
reg  signed [31:0] accumc_load_6_reg_3477;
reg  signed [31:0] accumc_load_6_reg_3477_pp0_iter1_reg;
reg  signed [31:0] accumc_load_6_reg_3477_pp0_iter2_reg;
reg  signed [31:0] accumd_load_6_reg_3483;
reg  signed [31:0] accumd_load_6_reg_3483_pp0_iter1_reg;
reg  signed [31:0] accumd_load_6_reg_3483_pp0_iter2_reg;
reg  signed [15:0] dec_del_dltx_load_1_reg_3489;
reg  signed [15:0] dec_del_dltx_load_3_reg_3496;
wire  signed [45:0] sext_ln589_49_fu_1125_p1;
wire  signed [45:0] sext_ln589_50_fu_1130_p1;
wire  signed [45:0] sext_ln589_52_fu_1138_p1;
wire  signed [45:0] sext_ln589_53_fu_1143_p1;
reg  signed [15:0] trunc_ln425_2_reg_3523;
reg  signed [15:0] trunc_ln425_2_reg_3523_pp0_iter1_reg;
reg   [15:0] trunc_ln12_reg_3531;
reg   [15:0] trunc_ln12_reg_3531_pp0_iter1_reg;
reg   [4:0] wd1_reg_3536;
reg   [3:0] trunc_ln14_reg_3541;
reg   [31:0] wd3_17_reg_3546;
reg   [31:0] wd3_18_reg_3552;
reg  signed [31:0] dec_del_bph_load_3_reg_3568;
wire  signed [45:0] sext_ln589_64_fu_1289_p1;
wire  signed [45:0] sext_ln589_65_fu_1294_p1;
wire  signed [45:0] sext_ln589_67_fu_1298_p1;
wire  signed [45:0] sext_ln589_68_fu_1305_p1;
wire   [0:0] icmp_ln668_2_fu_1313_p2;
reg   [0:0] icmp_ln668_2_reg_3605;
reg   [31:0] wd3_23_reg_3609;
wire  signed [27:0] sext_ln679_18_fu_1342_p1;
reg  signed [27:0] sext_ln679_18_reg_3615;
reg  signed [31:0] accumd_load_2_reg_3625;
reg  signed [31:0] accumd_load_2_reg_3625_pp0_iter1_reg;
reg  signed [31:0] accumd_load_2_reg_3625_pp0_iter2_reg;
reg  signed [31:0] accumd_load_5_reg_3631;
reg  signed [31:0] accumd_load_5_reg_3631_pp0_iter1_reg;
reg  signed [31:0] accumd_load_5_reg_3631_pp0_iter2_reg;
reg  signed [31:0] accumc_load_7_reg_3637;
reg  signed [31:0] accumc_load_7_reg_3637_pp0_iter1_reg;
reg  signed [31:0] accumc_load_7_reg_3637_pp0_iter2_reg;
reg  signed [31:0] accumc_load_9_reg_3643;
reg  signed [31:0] accumc_load_9_reg_3643_pp0_iter1_reg;
reg  signed [31:0] accumc_load_9_reg_3643_pp0_iter2_reg;
wire  signed [45:0] sext_ln589_40_fu_1366_p1;
wire  signed [45:0] sext_ln589_41_fu_1371_p1;
wire  signed [45:0] sext_ln589_46_fu_1382_p1;
wire  signed [45:0] sext_ln589_47_fu_1387_p1;
wire  signed [31:0] sext_ln425_1_fu_1394_p1;
reg  signed [31:0] sext_ln425_1_reg_3684;
wire   [0:0] icmp_ln668_fu_1401_p2;
reg   [0:0] icmp_ln668_reg_3700;
reg   [31:0] wd3_16_reg_3704;
wire  signed [45:0] sext_ln589_55_fu_1452_p1;
wire  signed [45:0] sext_ln589_56_fu_1457_p1;
wire  signed [45:0] sext_ln589_61_fu_1462_p1;
wire  signed [45:0] sext_ln589_62_fu_1466_p1;
wire   [3:0] sub_ln656_2_fu_1478_p2;
reg   [3:0] sub_ln656_2_reg_3730;
reg   [31:0] wd3_22_reg_3735;
reg   [31:0] wd3_25_reg_3741;
reg   [31:0] wd3_26_reg_3747;
wire   [27:0] grp_fu_1345_p2;
reg   [27:0] mul_ln679_17_reg_3753;
wire   [27:0] grp_fu_1351_p2;
reg   [27:0] mul_ln679_19_reg_3758;
wire   [27:0] grp_fu_1357_p2;
reg   [27:0] mul_ln679_22_reg_3763;
reg  signed [31:0] accumc_load_5_reg_3768;
reg  signed [31:0] accumc_load_5_reg_3768_pp0_iter1_reg;
reg  signed [31:0] accumc_load_5_reg_3768_pp0_iter2_reg;
reg   [31:0] accumd_load_10_reg_3774;
reg   [31:0] accumd_load_10_reg_3774_pp0_iter1_reg;
reg   [31:0] accumd_load_10_reg_3774_pp0_iter2_reg;
wire   [3:0] sub_ln656_fu_1564_p2;
reg   [3:0] sub_ln656_reg_3790;
reg   [31:0] wd3_14_reg_3795;
wire   [31:0] grp_fu_1430_p2;
reg   [31:0] mul_ln679_reg_3801;
wire   [31:0] grp_fu_1436_p2;
reg   [31:0] mul_ln679_13_reg_3806;
wire   [31:0] grp_fu_1442_p2;
reg   [31:0] mul_ln679_16_reg_3811;
reg   [31:0] wd3_24_reg_3821;
wire   [31:0] add_ln684_17_fu_1674_p2;
reg   [31:0] add_ln684_17_reg_3827;
wire   [31:0] add_ln684_19_fu_1698_p2;
reg   [31:0] add_ln684_19_reg_3832;
wire   [31:0] add_ln684_22_fu_1727_p2;
reg   [31:0] add_ln684_22_reg_3837;
reg   [31:0] accumd_load_7_reg_3842;
reg   [31:0] accumd_load_7_reg_3842_pp0_iter1_reg;
reg   [31:0] accumd_load_7_reg_3842_pp0_iter2_reg;
reg  signed [31:0] accumc_load_8_reg_3848;
reg  signed [31:0] accumc_load_8_reg_3848_pp0_iter1_reg;
reg  signed [31:0] accumc_load_8_reg_3848_pp0_iter2_reg;
wire   [31:0] add_ln684_fu_1777_p2;
reg   [31:0] add_ln684_reg_3859;
wire   [31:0] grp_fu_1593_p2;
reg   [31:0] mul_ln679_12_reg_3864;
wire   [31:0] add_ln684_13_fu_1801_p2;
reg   [31:0] add_ln684_13_reg_3869;
wire   [31:0] grp_fu_1598_p2;
reg   [31:0] mul_ln679_15_reg_3874;
wire   [31:0] add_ln684_16_fu_1830_p2;
reg   [31:0] add_ln684_16_reg_3879;
wire   [27:0] grp_fu_1703_p2;
reg   [27:0] mul_ln679_21_reg_3894;
reg   [31:0] accumc_load_2_reg_3899;
reg   [31:0] accumc_load_2_reg_3899_pp0_iter1_reg;
reg   [31:0] accumc_load_2_reg_3899_pp0_iter2_reg;
reg   [31:0] accumd_load_8_reg_3905;
reg   [31:0] accumd_load_8_reg_3905_pp0_iter1_reg;
reg   [31:0] accumd_load_8_reg_3905_pp0_iter2_reg;
wire   [45:0] grp_fu_713_p2;
reg   [45:0] add_ln589_reg_3912;
wire   [31:0] add_ln684_12_fu_1872_p2;
reg   [31:0] add_ln684_12_reg_3917;
wire   [31:0] grp_fu_1806_p2;
reg   [31:0] mul_ln679_14_reg_3922;
wire   [31:0] add_ln684_15_fu_1896_p2;
reg   [31:0] add_ln684_15_reg_3927;
wire   [45:0] grp_fu_719_p2;
reg   [45:0] add_ln589_14_reg_3932;
wire   [27:0] grp_fu_1843_p2;
reg   [27:0] mul_ln679_18_reg_3937;
wire   [27:0] grp_fu_1848_p2;
reg   [27:0] mul_ln679_20_reg_3942;
wire   [31:0] add_ln684_21_fu_1920_p2;
reg   [31:0] add_ln684_21_reg_3947;
reg   [45:0] add_ln589_11_reg_3952;
wire   [31:0] add_ln684_14_fu_1944_p2;
reg   [31:0] add_ln684_14_reg_3957;
reg   [45:0] add_ln589_16_reg_3962;
wire   [31:0] add_ln684_18_fu_1968_p2;
reg   [31:0] add_ln684_18_reg_3967;
wire   [31:0] add_ln684_20_fu_1992_p2;
reg   [31:0] add_ln684_20_reg_3972;
reg   [31:0] accumc_load_1_reg_3977;
reg   [31:0] accumc_load_1_reg_3977_pp0_iter1_reg;
reg  signed [31:0] accumd_load_1_reg_3984;
reg  signed [31:0] accumd_load_1_reg_3984_pp0_iter1_reg;
wire   [45:0] add_ln589_10_fu_1997_p2;
reg   [45:0] add_ln589_10_reg_3990;
wire   [45:0] add_ln589_12_fu_2002_p2;
reg   [45:0] add_ln589_12_reg_3995;
wire   [45:0] add_ln589_15_fu_2007_p2;
reg   [45:0] add_ln589_15_reg_4000;
wire   [45:0] add_ln589_17_fu_2012_p2;
reg   [45:0] add_ln589_17_reg_4005;
reg   [31:0] trunc_ln_reg_4010;
reg   [31:0] trunc_ln591_2_reg_4016;
reg  signed [14:0] dec_al2_load_reg_4021;
wire  signed [46:0] sext_ln600_7_fu_2061_p1;
wire  signed [46:0] sext_ln604_4_fu_2066_p1;
wire  signed [31:0] add_ln440_fu_2071_p2;
reg  signed [31:0] add_ln440_reg_4037;
wire  signed [31:0] add_ln481_fu_2078_p2;
reg  signed [31:0] add_ln481_reg_4043;
wire  signed [63:0] sext_ln705_fu_2091_p1;
wire  signed [63:0] sext_ln705_4_fu_2096_p1;
wire  signed [63:0] sext_ln708_fu_2101_p1;
wire  signed [63:0] sext_ln705_5_fu_2125_p1;
wire  signed [63:0] sext_ln705_6_fu_2130_p1;
wire  signed [63:0] sext_ln708_2_fu_2135_p1;
reg  signed [15:0] dec_al1_load_reg_4082;
wire  signed [46:0] sext_ln600_fu_2167_p1;
wire  signed [46:0] sext_ln600_6_fu_2172_p1;
reg  signed [14:0] dec_ah2_load_reg_4100;
wire  signed [46:0] sext_ln600_10_fu_2199_p1;
wire  signed [46:0] sext_ln604_6_fu_2204_p1;
wire   [46:0] grp_fu_552_p2;
reg   [46:0] mul_ln604_reg_4116;
reg  signed [15:0] dec_ah1_load_reg_4121;
wire  signed [46:0] sext_ln600_8_fu_2225_p1;
wire  signed [46:0] sext_ln600_9_fu_2230_p1;
reg  signed [31:0] accumc_load_reg_4139;
reg  signed [31:0] accumd_load_reg_4145;
reg  signed [31:0] accumd_load_reg_4145_pp0_iter2_reg;
reg   [0:0] tmp_34_reg_4151;
wire   [22:0] sub_ln716_fu_2255_p2;
reg   [22:0] sub_ln716_reg_4157;
wire   [32:0] tmp_fu_2267_p2;
reg  signed [32:0] tmp_reg_4162;
wire   [18:0] sub_ln706_fu_2284_p2;
reg   [18:0] sub_ln706_reg_4167;
wire   [16:0] add_ln716_fu_2319_p2;
reg   [16:0] add_ln716_reg_4172;
reg   [0:0] tmp_43_reg_4177;
wire   [22:0] sub_ln716_2_fu_2339_p2;
reg   [22:0] sub_ln716_2_reg_4183;
wire   [16:0] apl2_fu_2382_p2;
reg   [16:0] apl2_reg_4193;
reg   [46:0] mul_ln604_2_reg_4199;
wire   [18:0] sub_ln706_2_fu_2398_p2;
reg   [18:0] sub_ln706_2_reg_4204;
wire   [16:0] add_ln716_5_fu_2433_p2;
reg   [16:0] add_ln716_5_reg_4209;
reg   [31:0] trunc_ln11_reg_4214;
wire   [0:0] icmp_ln719_fu_2454_p2;
reg   [0:0] icmp_ln719_reg_4219;
wire   [16:0] apl2_8_fu_2492_p2;
reg   [16:0] apl2_8_reg_4224;
wire  signed [41:0] sext_ln516_4_fu_2497_p1;
wire   [31:0] add_ln422_fu_2504_p2;
reg   [31:0] add_ln422_reg_4235;
wire   [30:0] trunc_ln425_fu_2508_p1;
reg   [30:0] trunc_ln425_reg_4240;
wire   [14:0] apl2_7_fu_2528_p3;
reg   [14:0] apl2_7_reg_4245;
wire   [24:0] sub_ln734_fu_2553_p2;
reg   [24:0] sub_ln734_reg_4250;
reg   [31:0] trunc_ln605_2_reg_4255;
wire   [0:0] icmp_ln719_2_fu_2574_p2;
reg   [0:0] icmp_ln719_2_reg_4260;
wire   [31:0] add_ln430_fu_2585_p2;
reg   [31:0] add_ln430_reg_4265;
wire   [17:0] apl1_fu_2610_p2;
reg   [17:0] apl1_reg_4271;
wire   [14:0] wd3_20_fu_2616_p2;
reg   [14:0] wd3_20_reg_4277;
wire   [14:0] apl2_10_fu_2651_p3;
reg   [14:0] apl2_10_reg_4283;
wire   [24:0] sub_ln734_2_fu_2676_p2;
reg   [24:0] sub_ln734_2_reg_4288;
wire   [31:0] add_ln493_fu_2682_p2;
reg   [31:0] add_ln493_reg_4293;
wire   [39:0] grp_fu_627_p2;
reg   [39:0] tmp34_reg_4299;
wire   [17:0] apl1_8_fu_2707_p3;
reg   [17:0] apl1_8_reg_4304;
wire   [15:0] trunc_ln733_fu_2714_p1;
reg   [15:0] trunc_ln733_reg_4309;
wire  signed [15:0] apl1_9_fu_2718_p2;
reg  signed [15:0] apl1_9_reg_4314;
wire   [17:0] apl1_11_fu_2744_p2;
reg   [17:0] apl1_11_reg_4320;
wire   [14:0] wd3_28_fu_2750_p2;
reg   [14:0] wd3_28_reg_4326;
wire   [31:0] sub_ln504_fu_2755_p2;
reg   [31:0] sub_ln504_reg_4332;
wire  signed [31:0] add_ln505_fu_2759_p2;
reg  signed [31:0] add_ln505_reg_4339;
wire   [17:0] apl1_12_fu_2794_p3;
reg   [17:0] apl1_12_reg_4345;
wire   [15:0] trunc_ln733_2_fu_2801_p1;
reg   [15:0] trunc_ln733_2_reg_4350;
wire  signed [15:0] apl1_13_fu_2805_p2;
reg  signed [15:0] apl1_13_reg_4355;
wire   [36:0] xa1_fu_2833_p2;
reg   [36:0] xa1_reg_4361;
wire   [38:0] sub_ln516_fu_2864_p2;
reg   [38:0] sub_ln516_reg_4366;
reg   [41:0] mul_ln516_2_reg_4371;
wire   [32:0] tmp35_fu_2873_p2;
reg  signed [32:0] tmp35_reg_4376;
wire   [38:0] add_ln520_fu_2902_p2;
reg   [38:0] add_ln520_reg_4381;
wire  signed [44:0] sext_ln516_8_fu_2915_p1;
wire  signed [45:0] sext_ln516_9_fu_2919_p1;
wire  signed [45:0] sext_ln517_6_fu_2931_p1;
wire  signed [41:0] sext_ln516_11_fu_2935_p1;
wire  signed [40:0] sext_ln516_15_fu_2943_p1;
wire  signed [40:0] sext_ln517_1_fu_2951_p1;
wire  signed [44:0] sext_ln517_7_fu_2955_p1;
wire  signed [41:0] sext_ln517_9_fu_2959_p1;
wire   [42:0] grp_fu_607_p2;
reg   [42:0] mul_ln516_reg_4456;
wire   [44:0] grp_fu_612_p2;
reg   [44:0] mul_ln517_2_reg_4461;
wire   [44:0] grp_fu_617_p2;
reg   [44:0] mul_ln516_3_reg_4466;
wire   [43:0] grp_fu_581_p2;
reg   [43:0] mul_ln517_1_reg_4471;
wire   [43:0] grp_fu_586_p2;
reg   [43:0] mul_ln516_4_reg_4476;
wire   [44:0] add_ln520_1_fu_2969_p2;
reg   [44:0] add_ln520_1_reg_4481;
wire   [36:0] sub_ln521_fu_2997_p2;
reg   [36:0] sub_ln521_reg_4486;
wire   [38:0] grp_fu_622_p2;
reg   [38:0] mul_ln521_reg_4491;
wire   [45:0] add_ln521_1_fu_3003_p2;
reg   [45:0] add_ln521_1_reg_4496;
wire   [38:0] sub_ln517_fu_3059_p2;
reg   [38:0] sub_ln517_reg_4501;
wire   [44:0] add_ln520_2_fu_3068_p2;
reg   [44:0] add_ln520_2_reg_4506;
wire   [44:0] add_ln520_4_fu_3073_p2;
reg   [44:0] add_ln520_4_reg_4511;
wire   [40:0] add_ln520_6_fu_3078_p2;
reg   [40:0] add_ln520_6_reg_4516;
wire   [45:0] add_ln521_2_fu_3087_p2;
reg   [45:0] add_ln521_2_reg_4521;
wire   [41:0] add_ln521_4_fu_3092_p2;
reg   [41:0] add_ln521_4_reg_4526;
wire   [38:0] add_ln521_6_fu_3098_p2;
reg   [38:0] add_ln521_6_reg_4531;
wire   [44:0] add_ln520_3_fu_3113_p2;
reg   [44:0] add_ln520_3_reg_4536;
wire   [45:0] add_ln520_5_fu_3121_p2;
reg   [45:0] add_ln520_5_reg_4541;
wire   [41:0] add_ln520_7_fu_3130_p2;
reg   [41:0] add_ln520_7_reg_4546;
wire   [41:0] add_ln521_fu_3136_p2;
reg   [41:0] add_ln521_reg_4551;
wire   [44:0] add_ln521_5_fu_3144_p2;
reg   [44:0] add_ln521_5_reg_4556;
wire   [39:0] add_ln521_7_fu_3153_p2;
reg   [39:0] add_ln521_7_reg_4561;
wire   [45:0] add_ln520_8_fu_3162_p2;
reg   [45:0] add_ln520_8_reg_4566;
wire   [45:0] add_ln521_3_fu_3170_p2;
reg   [45:0] add_ln521_3_reg_4571;
wire   [44:0] add_ln521_8_fu_3178_p2;
reg   [44:0] add_ln521_8_reg_4576;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
reg   [31:0] ap_phi_reg_pp0_iter0_storemerge28_reg_524;
reg   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_534;
wire   [63:0] zext_ln425_fu_745_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln428_fu_755_p1;
wire   [63:0] zext_ln656_2_fu_1309_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln656_fu_1397_p1;
wire    ap_block_pp0_stage4;
wire   [30:0] add_ln452_fu_2621_p2;
wire    ap_block_pp0_stage1;
wire   [15:0] apl1_10_fu_2771_p3;
wire   [14:0] shl_ln11_fu_1744_p3;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage2;
wire   [14:0] select_ln643_fu_1195_p3;
wire   [30:0] trunc_ln496_fu_2686_p1;
wire    ap_block_pp0_stage5;
wire   [15:0] apl1_14_fu_2887_p3;
wire   [14:0] shl_ln657_2_fu_1618_p3;
wire   [14:0] select_ln763_fu_1063_p3;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
reg  signed [13:0] grp_fu_544_p0;
reg  signed [31:0] grp_fu_544_p1;
reg  signed [13:0] grp_fu_548_p0;
reg  signed [31:0] grp_fu_548_p1;
reg  signed [14:0] grp_fu_552_p0;
reg  signed [31:0] grp_fu_552_p1;
reg  signed [15:0] grp_fu_556_p0;
reg  signed [31:0] grp_fu_556_p1;
reg  signed [15:0] grp_fu_560_p0;
reg  signed [31:0] grp_fu_560_p1;
reg  signed [15:0] grp_fu_564_p0;
reg  signed [31:0] grp_fu_564_p1;
reg  signed [31:0] grp_fu_568_p0;
reg  signed [31:0] grp_fu_568_p1;
reg  signed [31:0] grp_fu_572_p0;
reg  signed [31:0] grp_fu_572_p1;
reg  signed [31:0] grp_fu_576_p0;
wire   [8:0] grp_fu_576_p1;
wire   [11:0] grp_fu_581_p1;
wire   [11:0] grp_fu_586_p1;
reg  signed [31:0] grp_fu_591_p0;
wire   [12:0] grp_fu_591_p1;
reg  signed [31:0] grp_fu_596_p0;
wire   [14:0] grp_fu_596_p1;
reg  signed [31:0] grp_fu_601_p0;
reg  signed [10:0] grp_fu_601_p1;
wire  signed [10:0] grp_fu_607_p1;
wire  signed [12:0] grp_fu_612_p1;
wire  signed [12:0] grp_fu_617_p1;
wire  signed [6:0] grp_fu_622_p1;
wire  signed [6:0] grp_fu_627_p1;
wire   [63:0] grp_fu_568_p2;
wire   [3:0] trunc_ln425_1_fu_735_p4;
wire   [1:0] tmp_3_fu_760_p5;
wire   [21:0] shl_ln15_fu_782_p3;
wire   [22:0] zext_ln759_2_fu_790_p1;
wire   [22:0] zext_ln759_fu_778_p1;
wire   [21:0] shl_ln_fu_808_p3;
wire   [22:0] zext_ln639_2_fu_816_p1;
wire   [22:0] zext_ln639_fu_804_p1;
wire   [22:0] sub_ln639_fu_820_p2;
wire   [14:0] grp_fu_847_p1;
wire   [15:0] wd_fu_853_p4;
wire   [10:0] tmp_4_fu_866_p6;
wire  signed [16:0] sext_ln758_fu_862_p1;
wire  signed [16:0] sext_ln760_fu_879_p1;
wire   [14:0] grp_fu_926_p1;
wire   [14:0] grp_fu_935_p1;
wire  signed [16:0] sext_ln640_2_fu_944_p1;
wire  signed [16:0] sext_ln640_fu_941_p1;
wire   [39:0] shl_ln12_fu_953_p3;
wire  signed [39:0] sext_ln587_fu_889_p1;
wire   [39:0] sub_ln672_fu_961_p2;
wire   [39:0] shl_ln672_11_fu_977_p3;
wire  signed [39:0] sext_ln589_42_fu_902_p1;
wire   [39:0] sub_ln672_13_fu_985_p2;
wire   [28:0] grp_fu_847_p2;
wire  signed [31:0] sext_ln756_fu_1035_p1;
wire   [0:0] tmp_36_fu_1038_p3;
wire   [16:0] select_ln761_fu_1046_p3;
wire   [0:0] icmp_ln763_fu_1057_p2;
wire   [14:0] trunc_ln756_fu_1053_p1;
wire   [39:0] shl_ln672_15_fu_1097_p3;
wire  signed [39:0] sext_ln587_10_fu_1001_p1;
wire   [39:0] sub_ln672_17_fu_1105_p2;
wire   [30:0] grp_fu_926_p2;
wire   [30:0] grp_fu_935_p2;
wire  signed [31:0] sext_ln636_fu_1167_p1;
wire   [0:0] tmp_27_fu_1170_p3;
wire   [16:0] select_ln641_fu_1178_p3;
wire   [0:0] icmp_ln643_fu_1189_p2;
wire   [14:0] trunc_ln636_fu_1185_p1;
wire   [39:0] shl_ln672_13_fu_1229_p3;
wire  signed [39:0] sext_ln589_48_fu_1121_p1;
wire   [39:0] sub_ln672_15_fu_1237_p2;
wire   [39:0] shl_ln672_14_fu_1253_p3;
wire  signed [39:0] sext_ln589_51_fu_1134_p1;
wire   [39:0] sub_ln672_16_fu_1261_p2;
wire   [39:0] shl_ln672_17_fu_1318_p3;
wire  signed [39:0] sext_ln589_57_fu_1281_p1;
wire   [39:0] sub_ln672_19_fu_1326_p2;
wire  signed [13:0] grp_fu_1345_p0;
wire  signed [13:0] grp_fu_1351_p0;
wire  signed [13:0] grp_fu_1357_p0;
wire   [39:0] shl_ln672_12_fu_1406_p3;
wire  signed [39:0] sext_ln589_45_fu_1378_p1;
wire   [39:0] sub_ln672_14_fu_1414_p2;
wire  signed [15:0] grp_fu_1430_p0;
wire  signed [15:0] grp_fu_1436_p0;
wire  signed [15:0] grp_fu_1442_p0;
wire   [39:0] shl_ln672_16_fu_1483_p3;
wire  signed [39:0] sext_ln589_54_fu_1448_p1;
wire   [39:0] sub_ln672_18_fu_1491_p2;
wire   [39:0] shl_ln672_19_fu_1507_p3;
wire  signed [39:0] sext_ln589_63_fu_1471_p1;
wire   [39:0] sub_ln672_21_fu_1515_p2;
wire   [39:0] shl_ln672_20_fu_1531_p3;
wire  signed [39:0] sext_ln589_66_fu_1475_p1;
wire   [39:0] sub_ln672_22_fu_1538_p2;
wire   [39:0] shl_ln672_s_fu_1569_p3;
wire  signed [39:0] sext_ln589_fu_1554_p1;
wire   [39:0] sub_ln672_12_fu_1577_p2;
wire  signed [15:0] grp_fu_1593_p0;
wire  signed [15:0] grp_fu_1598_p0;
wire   [11:0] sub_ln656_2cast_fu_1609_p1;
wire   [11:0] wd3_21_fu_1612_p2;
wire   [39:0] shl_ln672_18_fu_1632_p3;
wire  signed [39:0] sext_ln589_60_fu_1603_p1;
wire   [39:0] sub_ln672_20_fu_1639_p2;
wire  signed [63:0] sext_ln679_19_fu_1655_p1;
wire   [0:0] tmp_37_fu_1658_p3;
wire   [31:0] select_ln666_17_fu_1666_p3;
wire  signed [63:0] sext_ln679_21_fu_1679_p1;
wire   [0:0] tmp_39_fu_1682_p3;
wire   [31:0] select_ln666_19_fu_1690_p3;
wire  signed [13:0] grp_fu_1703_p0;
wire  signed [63:0] sext_ln679_24_fu_1708_p1;
wire   [0:0] tmp_42_fu_1711_p3;
wire   [31:0] select_ln666_22_fu_1719_p3;
wire   [11:0] sub_ln656cast_fu_1735_p1;
wire   [11:0] wd3_fu_1738_p2;
wire  signed [63:0] sext_ln679_fu_1758_p1;
wire   [0:0] tmp_28_fu_1761_p3;
wire   [31:0] select_ln666_fu_1769_p3;
wire  signed [63:0] sext_ln679_14_fu_1782_p1;
wire   [0:0] tmp_30_fu_1785_p3;
wire   [31:0] select_ln666_13_fu_1793_p3;
wire  signed [15:0] grp_fu_1806_p0;
wire  signed [63:0] sext_ln679_17_fu_1811_p1;
wire   [0:0] tmp_33_fu_1814_p3;
wire   [31:0] select_ln666_16_fu_1822_p3;
wire  signed [13:0] grp_fu_1843_p0;
wire  signed [13:0] grp_fu_1848_p0;
wire  signed [63:0] sext_ln679_13_fu_1853_p1;
wire   [0:0] tmp_29_fu_1856_p3;
wire   [31:0] select_ln666_12_fu_1864_p3;
wire  signed [63:0] sext_ln679_16_fu_1877_p1;
wire   [0:0] tmp_32_fu_1880_p3;
wire   [31:0] select_ln666_15_fu_1888_p3;
wire  signed [63:0] sext_ln679_23_fu_1901_p1;
wire   [0:0] tmp_41_fu_1904_p3;
wire   [31:0] select_ln666_21_fu_1912_p3;
wire  signed [63:0] sext_ln679_15_fu_1925_p1;
wire   [0:0] tmp_31_fu_1928_p3;
wire   [31:0] select_ln666_14_fu_1936_p3;
wire  signed [63:0] sext_ln679_20_fu_1949_p1;
wire   [0:0] tmp_38_fu_1952_p3;
wire   [31:0] select_ln666_18_fu_1960_p3;
wire  signed [63:0] sext_ln679_22_fu_1973_p1;
wire   [0:0] tmp_40_fu_1976_p3;
wire   [31:0] select_ln666_20_fu_1984_p3;
wire   [45:0] zl_4_fu_2017_p2;
wire   [45:0] zl_6_fu_2031_p2;
wire   [31:0] pl2_fu_2053_p3;
wire  signed [14:0] sext_ln604_4_fu_2066_p0;
wire  signed [31:0] sext_ln472_1_fu_2075_p1;
wire  signed [31:0] sext_ln705_4_fu_2096_p0;
wire  signed [31:0] sext_ln708_fu_2101_p0;
wire  signed [31:0] sext_ln705_6_fu_2130_p0;
wire  signed [31:0] sext_ln708_2_fu_2135_p0;
wire   [31:0] pl_fu_2159_p3;
wire  signed [15:0] sext_ln600_6_fu_2172_p0;
wire   [31:0] pl2_2_fu_2191_p3;
wire  signed [14:0] sext_ln604_6_fu_2204_p0;
wire   [31:0] pl_5_fu_2217_p3;
wire  signed [15:0] sext_ln600_9_fu_2230_p0;
wire   [21:0] shl_ln13_fu_2244_p3;
wire  signed [22:0] sext_ln716_fu_2251_p1;
wire  signed [22:0] sext_ln604_fu_2241_p1;
wire  signed [32:0] accumc_load_10_cast_fu_2264_p1;
wire  signed [32:0] sext_ln517_fu_2261_p1;
wire   [17:0] wd2_fu_2273_p3;
wire  signed [18:0] sext_ln702_fu_2280_p1;
wire   [15:0] trunc_ln15_fu_2298_p4;
wire   [0:0] tmp_35_fu_2290_p3;
wire  signed [16:0] sext_ln716_4_fu_2307_p1;
wire   [16:0] select_ln716_fu_2311_p3;
wire   [21:0] shl_ln716_2_fu_2328_p3;
wire  signed [22:0] sext_ln716_5_fu_2335_p1;
wire  signed [22:0] sext_ln604_5_fu_2325_p1;
wire   [10:0] tmp_s_fu_2349_p4;
wire  signed [11:0] sext_ln707_fu_2358_p1;
wire   [11:0] tmp_1_fu_2362_p4;
wire   [11:0] select_ln705_fu_2371_p3;
wire  signed [16:0] sext_ln708_4_fu_2378_p1;
wire   [17:0] wd2_2_fu_2387_p3;
wire  signed [18:0] sext_ln702_2_fu_2394_p1;
wire   [15:0] trunc_ln716_2_fu_2412_p4;
wire   [0:0] tmp_44_fu_2404_p3;
wire  signed [16:0] sext_ln716_6_fu_2421_p1;
wire   [16:0] select_ln716_2_fu_2425_p3;
wire   [46:0] pl_4_fu_2439_p2;
wire   [10:0] tmp_2_fu_2459_p4;
wire  signed [11:0] sext_ln707_2_fu_2468_p1;
wire   [11:0] tmp_5_fu_2472_p4;
wire   [11:0] select_ln705_2_fu_2481_p3;
wire  signed [16:0] sext_ln708_5_fu_2488_p1;
wire   [16:0] apl2_6_fu_2512_p3;
wire   [0:0] icmp_ln721_fu_2522_p2;
wire   [14:0] trunc_ln703_fu_2518_p1;
wire   [23:0] shl_ln14_fu_2542_p3;
wire  signed [24:0] sext_ln734_fu_2549_p1;
wire  signed [24:0] sext_ln602_fu_2501_p1;
wire   [46:0] pl_6_fu_2559_p2;
wire  signed [31:0] sext_ln428_2_fu_2582_p1;
wire   [16:0] trunc_ln16_fu_2590_p4;
wire   [17:0] select_ln735_fu_2603_p3;
wire  signed [17:0] sext_ln735_fu_2599_p1;
wire  signed [30:0] sext_ln428_1_fu_2579_p1;
wire   [16:0] apl2_9_fu_2635_p3;
wire   [0:0] icmp_ln721_2_fu_2645_p2;
wire   [14:0] trunc_ln703_2_fu_2641_p1;
wire   [23:0] shl_ln734_2_fu_2665_p3;
wire  signed [24:0] sext_ln734_2_fu_2672_p1;
wire  signed [24:0] sext_ln602_2_fu_2632_p1;
wire   [17:0] zext_ln733_fu_2696_p1;
wire   [0:0] icmp_ln745_fu_2702_p2;
wire   [15:0] zext_ln733_4_fu_2699_p1;
wire   [16:0] trunc_ln734_2_fu_2724_p4;
wire   [17:0] select_ln735_2_fu_2737_p3;
wire  signed [17:0] sext_ln735_2_fu_2733_p1;
wire  signed [17:0] sext_ln747_fu_2763_p1;
wire   [0:0] icmp_ln747_fu_2766_p2;
wire   [17:0] zext_ln733_5_fu_2783_p1;
wire   [0:0] icmp_ln745_2_fu_2789_p2;
wire   [15:0] zext_ln733_6_fu_2786_p1;
wire   [35:0] shl_ln16_fu_2811_p3;
wire   [33:0] shl_ln511_1_fu_2822_p3;
wire  signed [36:0] sext_ln511_fu_2818_p1;
wire  signed [36:0] sext_ln511_1_fu_2829_p1;
wire   [37:0] shl_ln17_fu_2842_p3;
wire   [35:0] shl_ln516_1_fu_2853_p3;
wire  signed [38:0] sext_ln516_2_fu_2849_p1;
wire  signed [38:0] sext_ln516_3_fu_2860_p1;
wire  signed [32:0] sext_ln520_fu_2870_p1;
wire  signed [32:0] sext_ln516_fu_2839_p1;
wire  signed [17:0] sext_ln747_2_fu_2879_p1;
wire   [0:0] icmp_ln747_2_fu_2882_p2;
wire  signed [38:0] sext_ln406_fu_2899_p1;
wire  signed [44:0] sext_ln517_4_fu_2963_p1;
wire   [35:0] shl_ln19_fu_2975_p3;
wire   [33:0] shl_ln521_1_fu_2986_p3;
wire  signed [36:0] sext_ln521_fu_2982_p1;
wire  signed [36:0] sext_ln521_1_fu_2993_p1;
wire  signed [45:0] sext_ln516_7_fu_2966_p1;
wire   [38:0] shl_ln516_2_fu_3009_p3;
wire   [38:0] shl_ln18_fu_3026_p3;
wire   [37:0] shl_ln517_1_fu_3037_p3;
wire   [35:0] shl_ln517_2_fu_3048_p3;
wire  signed [38:0] sext_ln517_10_fu_3044_p1;
wire  signed [38:0] sext_ln517_11_fu_3055_p1;
wire  signed [44:0] sext_ln517_2_fu_3016_p1;
wire  signed [44:0] sext_ln517_8_fu_3023_p1;
wire  signed [40:0] sext_ln520_1_fu_3065_p1;
wire  signed [45:0] sext_ln516_5_fu_3020_p1;
wire  signed [41:0] sext_ln516_13_fu_3033_p1;
wire  signed [38:0] sub_ln521_cast_fu_3084_p1;
wire  signed [44:0] sext_ln520_2_fu_3110_p1;
wire  signed [45:0] sext_ln520_4_fu_3118_p1;
wire  signed [41:0] sext_ln520_5_fu_3127_p1;
wire  signed [41:0] sext_ln516_1_fu_3103_p1;
wire  signed [44:0] sext_ln521_4_fu_3141_p1;
wire  signed [39:0] sext_ln521_5_fu_3150_p1;
wire  signed [39:0] sext_ln516_14_fu_3107_p1;
wire  signed [45:0] sext_ln520_6_fu_3159_p1;
wire  signed [45:0] sext_ln521_3_fu_3167_p1;
wire  signed [44:0] sext_ln521_6_fu_3175_p1;
wire  signed [45:0] sext_ln520_3_fu_3183_p1;
wire  signed [45:0] sext_ln521_7_fu_3191_p1;
wire   [45:0] xa1_1_fu_3186_p2;
wire   [45:0] xa2_fu_3194_p2;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_enable_pp0;
wire   [28:0] grp_fu_847_p10;
reg    ap_condition_2790;
reg    ap_condition_2794;
reg    ap_condition_2798;
reg    ap_condition_2802;
reg    ap_condition_2808;
reg    ap_condition_2812;
reg    ap_condition_2817;
reg    ap_condition_2821;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
qq4_code4_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq4_code4_table_address0),
    .ce0(qq4_code4_table_ce0),
    .q0(qq4_code4_table_q0)
);

adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
qq6_code6_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq6_code6_table_address0),
    .ce0(qq6_code6_table_ce0),
    .q0(qq6_code6_table_q0)
);

adpcm_main_encode_wl_code_table_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
wl_code_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wl_code_table_address0),
    .ce0(wl_code_table_ce0),
    .q0(wl_code_table_q0)
);

adpcm_main_encode_ilb_table_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ilb_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ilb_table_address0),
    .ce0(ilb_table_ce0),
    .q0(ilb_table_q0)
);

adpcm_main_mul_14s_32s_46_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_14s_32s_46_5_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_544_p0),
    .din1(grp_fu_544_p1),
    .ce(1'b1),
    .dout(grp_fu_544_p2)
);

adpcm_main_mul_14s_32s_46_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_14s_32s_46_5_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_548_p0),
    .din1(grp_fu_548_p1),
    .ce(1'b1),
    .dout(grp_fu_548_p2)
);

adpcm_main_mul_15s_32s_47_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_5_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_552_p0),
    .din1(grp_fu_552_p1),
    .ce(1'b1),
    .dout(grp_fu_552_p2)
);

adpcm_main_mul_16s_32s_46_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_16s_32s_46_5_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_556_p0),
    .din1(grp_fu_556_p1),
    .ce(1'b1),
    .dout(grp_fu_556_p2)
);

adpcm_main_mul_16s_32s_46_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_16s_32s_46_5_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_560_p0),
    .din1(grp_fu_560_p1),
    .ce(1'b1),
    .dout(grp_fu_560_p2)
);

adpcm_main_mul_16s_32s_47_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_16s_32s_47_5_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_564_p0),
    .din1(grp_fu_564_p1),
    .ce(1'b1),
    .dout(grp_fu_564_p2)
);

adpcm_main_mul_32s_32s_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_5_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_568_p0),
    .din1(grp_fu_568_p1),
    .ce(1'b1),
    .dout(grp_fu_568_p2)
);

adpcm_main_mul_32s_32s_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_5_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_572_p0),
    .din1(grp_fu_572_p1),
    .ce(1'b1),
    .dout(grp_fu_572_p2)
);

adpcm_main_mul_32s_9ns_41_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 41 ))
mul_32s_9ns_41_5_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_576_p0),
    .din1(grp_fu_576_p1),
    .ce(1'b1),
    .dout(grp_fu_576_p2)
);

adpcm_main_mul_32s_12ns_44_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 44 ))
mul_32s_12ns_44_5_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumd_load_2_reg_3625_pp0_iter2_reg),
    .din1(grp_fu_581_p1),
    .ce(1'b1),
    .dout(grp_fu_581_p2)
);

adpcm_main_mul_32s_12ns_44_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 44 ))
mul_32s_12ns_44_5_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumc_load_7_reg_3637_pp0_iter2_reg),
    .din1(grp_fu_586_p1),
    .ce(1'b1),
    .dout(grp_fu_586_p2)
);

adpcm_main_mul_32s_13ns_45_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13ns_45_5_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_591_p0),
    .din1(grp_fu_591_p1),
    .ce(1'b1),
    .dout(grp_fu_591_p2)
);

adpcm_main_mul_32s_15ns_46_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
mul_32s_15ns_46_5_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_596_p0),
    .din1(grp_fu_596_p1),
    .ce(1'b1),
    .dout(grp_fu_596_p2)
);

adpcm_main_mul_32s_11s_42_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 42 ))
mul_32s_11s_42_5_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_601_p0),
    .din1(grp_fu_601_p1),
    .ce(1'b1),
    .dout(grp_fu_601_p2)
);

adpcm_main_mul_32s_11s_43_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 43 ))
mul_32s_11s_43_5_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumc_load_3_reg_3311_pp0_iter2_reg),
    .din1(grp_fu_607_p1),
    .ce(1'b1),
    .dout(grp_fu_607_p2)
);

adpcm_main_mul_32s_13s_45_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13s_45_5_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumd_load_3_reg_3317_pp0_iter2_reg),
    .din1(grp_fu_612_p1),
    .ce(1'b1),
    .dout(grp_fu_612_p2)
);

adpcm_main_mul_32s_13s_45_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13s_45_5_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accumc_load_6_reg_3477_pp0_iter2_reg),
    .din1(grp_fu_617_p1),
    .ce(1'b1),
    .dout(grp_fu_617_p2)
);

adpcm_main_mul_33s_7s_39_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 39 ))
mul_33s_7s_39_5_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp35_reg_4376),
    .din1(grp_fu_622_p1),
    .ce(1'b1),
    .dout(grp_fu_622_p2)
);

adpcm_main_mul_33s_7s_40_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 40 ))
mul_33s_7s_40_5_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_4162),
    .din1(grp_fu_627_p1),
    .ce(1'b1),
    .dout(grp_fu_627_p2)
);

adpcm_main_mux_4_2_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_4_2_14_1_1_U173(
    .din0(14'd8976),
    .din1(14'd14768),
    .din2(14'd7408),
    .din3(14'd1616),
    .din4(tmp_3_fu_760_p5),
    .dout(tmp_3_fu_760_p6)
);

adpcm_main_mul_14s_15ns_29_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_14s_15ns_29_2_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_3_reg_3251),
    .din1(grp_fu_847_p1),
    .ce(1'b1),
    .dout(grp_fu_847_p2)
);

adpcm_main_mux_4_2_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 11 ))
mux_4_2_11_1_1_U175(
    .din0(11'd798),
    .din1(11'd1834),
    .din2(11'd798),
    .din3(11'd1834),
    .din4(lshr_ln_reg_3231),
    .dout(tmp_4_fu_866_p6)
);

adpcm_main_mul_16s_15ns_31_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_2_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(qq4_code4_table_load_reg_3275),
    .din1(grp_fu_926_p1),
    .ce(1'b1),
    .dout(grp_fu_926_p2)
);

adpcm_main_mul_16s_15ns_31_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_2_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(qq6_code6_table_load_reg_3280),
    .din1(grp_fu_935_p1),
    .ce(1'b1),
    .dout(grp_fu_935_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1345_p0),
    .din1(reg_652),
    .ce(1'b1),
    .dout(grp_fu_1345_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1351_p0),
    .din1(reg_663),
    .ce(1'b1),
    .dout(grp_fu_1351_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1357_p0),
    .din1(dec_del_dhx_load_5_reg_3435),
    .ce(1'b1),
    .dout(grp_fu_1357_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1430_p0),
    .din1(dec_del_dltx_load_reg_3261),
    .ce(1'b1),
    .dout(grp_fu_1430_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1436_p0),
    .din1(dec_del_dltx_load_2_reg_3268),
    .ce(1'b1),
    .dout(grp_fu_1436_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1442_p0),
    .din1(dec_del_dltx_load_5_reg_3361),
    .ce(1'b1),
    .dout(grp_fu_1442_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1593_p0),
    .din1(dec_del_dltx_load_1_reg_3489),
    .ce(1'b1),
    .dout(grp_fu_1593_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1598_p0),
    .din1(dec_del_dltx_load_4_reg_3354),
    .ce(1'b1),
    .dout(grp_fu_1598_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1703_p0),
    .din1(dec_del_dhx_load_4_reg_3421),
    .ce(1'b1),
    .dout(grp_fu_1703_p2)
);

adpcm_main_mul_16s_16s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_2_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1806_p0),
    .din1(dec_del_dltx_load_3_reg_3496),
    .ce(1'b1),
    .dout(grp_fu_1806_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1843_p0),
    .din1(reg_652),
    .ce(1'b1),
    .dout(grp_fu_1843_p2)
);

adpcm_main_mul_14s_14s_28_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_2_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1848_p0),
    .din1(reg_663),
    .ce(1'b1),
    .dout(grp_fu_1848_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2794)) begin
            ap_phi_reg_pp0_iter0_storemerge28_reg_524 <= wd3_26_reg_3747;
        end else if ((1'b1 == ap_condition_2790)) begin
            ap_phi_reg_pp0_iter0_storemerge28_reg_524 <= add_ln684_22_reg_3837;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2802)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_534 <= wd3_18_reg_3552;
        end else if ((1'b1 == ap_condition_2798)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_534 <= add_ln684_16_reg_3879;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_652 <= dec_del_dhx_q0;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_652 <= dec_del_dhx_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_658 <= dec_del_bph_q1;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_658 <= dec_del_bph_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_663 <= dec_del_dhx_q1;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_663 <= dec_del_dhx_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        accumc_load_10_reg_3329 <= accumc_q0;
        accumc_load_3_reg_3311 <= accumc_q1;
        accumd_load_3_reg_3317 <= accumd_q1;
        accumd_load_9_reg_3323 <= accumd_q0;
        dec_del_dltx_load_2_reg_3268 <= dec_del_dltx_q0;
        dec_del_dltx_load_reg_3261 <= dec_del_dltx_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        accumc_load_10_reg_3329_pp0_iter1_reg <= accumc_load_10_reg_3329;
        accumc_load_3_reg_3311_pp0_iter1_reg <= accumc_load_3_reg_3311;
        accumc_load_3_reg_3311_pp0_iter2_reg <= accumc_load_3_reg_3311_pp0_iter1_reg;
        accumd_load_3_reg_3317_pp0_iter1_reg <= accumd_load_3_reg_3317;
        accumd_load_3_reg_3317_pp0_iter2_reg <= accumd_load_3_reg_3317_pp0_iter1_reg;
        accumd_load_9_reg_3323_pp0_iter1_reg <= accumd_load_9_reg_3323;
        accumd_load_9_reg_3323_pp0_iter2_reg <= accumd_load_9_reg_3323_pp0_iter1_reg;
        add_ln430_reg_4265 <= add_ln430_fu_2585_p2;
        add_ln440_reg_4037 <= add_ln440_fu_2071_p2;
        add_ln481_reg_4043 <= add_ln481_fu_2078_p2;
        add_ln493_reg_4293 <= add_ln493_fu_2682_p2;
        add_ln520_2_reg_4506 <= add_ln520_2_fu_3068_p2;
        add_ln520_4_reg_4511 <= add_ln520_4_fu_3073_p2;
        add_ln520_6_reg_4516 <= add_ln520_6_fu_3078_p2;
        add_ln521_2_reg_4521 <= add_ln521_2_fu_3087_p2;
        add_ln521_4_reg_4526 <= add_ln521_4_fu_3092_p2;
        add_ln521_6_reg_4531 <= add_ln521_6_fu_3098_p2;
        add_ln760_reg_3305 <= add_ln760_fu_883_p2;
        apl1_reg_4271 <= apl1_fu_2610_p2;
        apl2_10_reg_4283 <= apl2_10_fu_2651_p3;
        dec_al2_load_reg_4021 <= dec_al2_i;
        qq4_code4_table_load_reg_3275 <= qq4_code4_table_q0;
        qq6_code6_table_load_reg_3280 <= qq6_code6_table_q0;
        sub_ln517_reg_4501[38 : 4] <= sub_ln517_fu_3059_p2[38 : 4];
        sub_ln734_2_reg_4288 <= sub_ln734_2_fu_2676_p2;
        tmp34_reg_4299 <= grp_fu_627_p2;
        trunc_ln13_reg_3285 <= {{sub_ln639_fu_820_p2[22:7]}};
        wd3_20_reg_4277 <= wd3_20_fu_2616_p2;
        wl_code_table_load_reg_3290 <= wl_code_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumc_load_1_reg_3977 <= accumc_q1;
        accumd_load_1_reg_3984 <= accumd_q1;
        add_ln589_11_reg_3952 <= grp_fu_713_p2;
        add_ln589_16_reg_3962 <= grp_fu_719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumc_load_1_reg_3977_pp0_iter1_reg <= accumc_load_1_reg_3977;
        accumd_load_1_reg_3984_pp0_iter1_reg <= accumd_load_1_reg_3984;
        add_ln684_14_reg_3957 <= add_ln684_14_fu_1944_p2;
        add_ln684_18_reg_3967 <= add_ln684_18_fu_1968_p2;
        add_ln684_20_reg_3972 <= add_ln684_20_fu_1992_p2;
        add_ln716_5_reg_4209 <= add_ln716_5_fu_2433_p2;
        apl2_reg_4193 <= apl2_fu_2382_p2;
        sub_ln706_2_reg_4204[18 : 2] <= sub_ln706_2_fu_2398_p2[18 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumc_load_2_reg_3899 <= accumc_q1;
        accumd_load_8_reg_3905 <= accumd_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumc_load_2_reg_3899_pp0_iter1_reg <= accumc_load_2_reg_3899;
        accumc_load_2_reg_3899_pp0_iter2_reg <= accumc_load_2_reg_3899_pp0_iter1_reg;
        accumd_load_8_reg_3905_pp0_iter1_reg <= accumd_load_8_reg_3905;
        accumd_load_8_reg_3905_pp0_iter2_reg <= accumd_load_8_reg_3905_pp0_iter1_reg;
        add_ln684_13_reg_3869 <= add_ln684_13_fu_1801_p2;
        add_ln684_16_reg_3879 <= add_ln684_16_fu_1830_p2;
        add_ln684_reg_3859 <= add_ln684_fu_1777_p2;
        mul_ln679_12_reg_3864 <= grp_fu_1593_p2;
        mul_ln679_15_reg_3874 <= grp_fu_1598_p2;
        mul_ln679_21_reg_3894 <= grp_fu_1703_p2;
        sub_ln716_reg_4157 <= sub_ln716_fu_2255_p2;
        tmp_reg_4162 <= tmp_fu_2267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accumc_load_4_reg_3465 <= accumc_q1;
        accumc_load_6_reg_3477 <= accumc_q0;
        accumd_load_4_reg_3471 <= accumd_q1;
        accumd_load_6_reg_3483 <= accumd_q0;
        dec_del_bph_load_5_reg_3428 <= dec_del_bph_q0;
        dec_del_dhx_load_4_reg_3421 <= dec_del_dhx_q1;
        dec_del_dhx_load_5_reg_3435 <= dec_del_dhx_q0;
        dec_del_dltx_load_4_reg_3354 <= dec_del_dltx_q1;
        dec_del_dltx_load_5_reg_3361 <= dec_del_dltx_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accumc_load_4_reg_3465_pp0_iter1_reg <= accumc_load_4_reg_3465;
        accumc_load_4_reg_3465_pp0_iter2_reg <= accumc_load_4_reg_3465_pp0_iter1_reg;
        accumc_load_6_reg_3477_pp0_iter1_reg <= accumc_load_6_reg_3477;
        accumc_load_6_reg_3477_pp0_iter2_reg <= accumc_load_6_reg_3477_pp0_iter1_reg;
        accumd_load_4_reg_3471_pp0_iter1_reg <= accumd_load_4_reg_3471;
        accumd_load_4_reg_3471_pp0_iter2_reg <= accumd_load_4_reg_3471_pp0_iter1_reg;
        accumd_load_6_reg_3483_pp0_iter1_reg <= accumd_load_6_reg_3483;
        accumd_load_6_reg_3483_pp0_iter2_reg <= accumd_load_6_reg_3483_pp0_iter1_reg;
        add_ln505_reg_4339 <= add_ln505_fu_2759_p2;
        add_ln520_3_reg_4536 <= add_ln520_3_fu_3113_p2;
        add_ln520_5_reg_4541 <= add_ln520_5_fu_3121_p2;
        add_ln520_7_reg_4546 <= add_ln520_7_fu_3130_p2;
        add_ln521_5_reg_4556 <= add_ln521_5_fu_3144_p2;
        add_ln521_7_reg_4561 <= add_ln521_7_fu_3153_p2;
        add_ln521_reg_4551 <= add_ln521_fu_3136_p2;
        add_ln640_reg_3383 <= add_ln640_fu_947_p2;
        apl1_11_reg_4320 <= apl1_11_fu_2744_p2;
        apl1_8_reg_4304 <= apl1_8_fu_2707_p3;
        apl1_9_reg_4314 <= apl1_9_fu_2718_p2;
        sub_ln504_reg_4332 <= sub_ln504_fu_2755_p2;
        trunc_ln472_1_reg_3441 <= {{grp_fu_847_p2[28:15]}};
        trunc_ln653_2_reg_3454 <= {{select_ln763_fu_1063_p3[14:11]}};
        trunc_ln733_reg_4309 <= trunc_ln733_fu_2714_p1;
        wd1_2_reg_3449 <= {{select_ln763_fu_1063_p3[10:6]}};
        wd3_15_reg_3395 <= {{sub_ln672_13_fu_985_p2[39:8]}};
        wd3_19_reg_3389 <= {{sub_ln672_fu_961_p2[39:8]}};
        wd3_27_reg_3459 <= {{sub_ln672_17_fu_1105_p2[39:8]}};
        wd3_28_reg_4326 <= wd3_28_fu_2750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumc_load_5_reg_3768 <= accumc_q1;
        accumd_load_10_reg_3774 <= accumd_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumc_load_5_reg_3768_pp0_iter1_reg <= accumc_load_5_reg_3768;
        accumc_load_5_reg_3768_pp0_iter2_reg <= accumc_load_5_reg_3768_pp0_iter1_reg;
        accumd_load_10_reg_3774_pp0_iter1_reg <= accumd_load_10_reg_3774;
        accumd_load_10_reg_3774_pp0_iter2_reg <= accumd_load_10_reg_3774_pp0_iter1_reg;
        add_ln520_reg_4381[38 : 2] <= add_ln520_fu_2902_p2[38 : 2];
        dec_ah2_load_reg_4100 <= dec_ah2_i;
        dec_al1_load_reg_4082 <= dec_al1_i;
        icmp_ln668_reg_3700 <= icmp_ln668_fu_1401_p2;
        mul_ln679_17_reg_3753 <= grp_fu_1345_p2;
        mul_ln679_19_reg_3758 <= grp_fu_1351_p2;
        mul_ln679_22_reg_3763 <= grp_fu_1357_p2;
        sext_ln425_1_reg_3684 <= sext_ln425_1_fu_1394_p1;
        sub_ln656_2_reg_3730 <= sub_ln656_2_fu_1478_p2;
        wd3_16_reg_3704 <= {{sub_ln672_14_fu_1414_p2[39:8]}};
        wd3_22_reg_3735 <= {{sub_ln672_18_fu_1491_p2[39:8]}};
        wd3_25_reg_3741 <= {{sub_ln672_21_fu_1515_p2[39:8]}};
        wd3_26_reg_3747 <= {{sub_ln672_22_fu_1538_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumc_load_7_reg_3637 <= accumc_q1;
        accumc_load_9_reg_3643 <= accumc_q0;
        accumd_load_2_reg_3625 <= accumd_q1;
        accumd_load_5_reg_3631 <= accumd_q0;
        dec_del_bph_load_3_reg_3568 <= dec_del_bph_q0;
        dec_del_dltx_load_1_reg_3489 <= dec_del_dltx_q0;
        dec_del_dltx_load_3_reg_3496 <= dec_del_dltx_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumc_load_7_reg_3637_pp0_iter1_reg <= accumc_load_7_reg_3637;
        accumc_load_7_reg_3637_pp0_iter2_reg <= accumc_load_7_reg_3637_pp0_iter1_reg;
        accumc_load_9_reg_3643_pp0_iter1_reg <= accumc_load_9_reg_3643;
        accumc_load_9_reg_3643_pp0_iter2_reg <= accumc_load_9_reg_3643_pp0_iter1_reg;
        accumd_load_2_reg_3625_pp0_iter1_reg <= accumd_load_2_reg_3625;
        accumd_load_2_reg_3625_pp0_iter2_reg <= accumd_load_2_reg_3625_pp0_iter1_reg;
        accumd_load_5_reg_3631_pp0_iter1_reg <= accumd_load_5_reg_3631;
        accumd_load_5_reg_3631_pp0_iter2_reg <= accumd_load_5_reg_3631_pp0_iter1_reg;
        add_ln520_8_reg_4566 <= add_ln520_8_fu_3162_p2;
        add_ln521_3_reg_4571 <= add_ln521_3_fu_3170_p2;
        add_ln521_8_reg_4576 <= add_ln521_8_fu_3178_p2;
        apl1_12_reg_4345 <= apl1_12_fu_2794_p3;
        apl1_13_reg_4355 <= apl1_13_fu_2805_p2;
        icmp_ln668_2_reg_3605 <= icmp_ln668_2_fu_1313_p2;
        sext_ln679_18_reg_3615 <= sext_ln679_18_fu_1342_p1;
        sub_ln516_reg_4366[38 : 4] <= sub_ln516_fu_2864_p2[38 : 4];
        tmp35_reg_4376 <= tmp35_fu_2873_p2;
        trunc_ln12_reg_3531 <= {{grp_fu_935_p2[30:15]}};
        trunc_ln12_reg_3531_pp0_iter1_reg <= trunc_ln12_reg_3531;
        trunc_ln14_reg_3541 <= {{select_ln643_fu_1195_p3[14:11]}};
        trunc_ln425_2_reg_3523 <= {{grp_fu_926_p2[30:15]}};
        trunc_ln425_2_reg_3523_pp0_iter1_reg <= trunc_ln425_2_reg_3523;
        trunc_ln733_2_reg_4350 <= trunc_ln733_2_fu_2801_p1;
        wd1_reg_3536 <= {{select_ln643_fu_1195_p3[10:6]}};
        wd3_17_reg_3546 <= {{sub_ln672_15_fu_1237_p2[39:8]}};
        wd3_18_reg_3552 <= {{sub_ln672_16_fu_1261_p2[39:8]}};
        wd3_23_reg_3609 <= {{sub_ln672_19_fu_1326_p2[39:8]}};
        xa1_reg_4361[36 : 2] <= xa1_fu_2833_p2[36 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumc_load_8_reg_3848 <= accumc_q0;
        accumd_load_7_reg_3842 <= accumd_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumc_load_8_reg_3848_pp0_iter1_reg <= accumc_load_8_reg_3848;
        accumc_load_8_reg_3848_pp0_iter2_reg <= accumc_load_8_reg_3848_pp0_iter1_reg;
        accumd_load_7_reg_3842_pp0_iter1_reg <= accumd_load_7_reg_3842;
        accumd_load_7_reg_3842_pp0_iter2_reg <= accumd_load_7_reg_3842_pp0_iter1_reg;
        accumd_load_reg_4145_pp0_iter2_reg <= accumd_load_reg_4145;
        add_ln684_17_reg_3827 <= add_ln684_17_fu_1674_p2;
        add_ln684_19_reg_3832 <= add_ln684_19_fu_1698_p2;
        add_ln684_22_reg_3837 <= add_ln684_22_fu_1727_p2;
        dec_ah1_load_reg_4121 <= dec_ah1_i;
        mul_ln679_13_reg_3806 <= grp_fu_1436_p2;
        mul_ln679_16_reg_3811 <= grp_fu_1442_p2;
        mul_ln679_reg_3801 <= grp_fu_1430_p2;
        sub_ln656_reg_3790 <= sub_ln656_fu_1564_p2;
        wd3_14_reg_3795 <= {{sub_ln672_12_fu_1577_p2[39:8]}};
        wd3_24_reg_3821 <= {{sub_ln672_20_fu_1639_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumc_load_reg_4139 <= accumc_q1;
        accumd_load_reg_4145 <= accumd_q1;
        mul_ln604_reg_4116 <= grp_fu_552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln422_reg_4235 <= add_ln422_fu_2504_p2;
        add_ln520_1_reg_4481 <= add_ln520_1_fu_2969_p2;
        add_ln521_1_reg_4496 <= add_ln521_1_fu_3003_p2;
        apl2_7_reg_4245 <= apl2_7_fu_2528_p3;
        icmp_ln719_2_reg_4260 <= icmp_ln719_2_fu_2574_p2;
        lshr_ln_reg_3231 <= {{input_r[7:6]}};
        mul_ln516_4_reg_4476 <= grp_fu_586_p2;
        mul_ln517_1_reg_4471 <= grp_fu_581_p2;
        mul_ln521_reg_4491 <= grp_fu_622_p2;
        sub_ln521_reg_4486[36 : 2] <= sub_ln521_fu_2997_p2[36 : 2];
        sub_ln734_reg_4250 <= sub_ln734_fu_2553_p2;
        sub_ln759_reg_3256 <= sub_ln759_fu_794_p2;
        tmp_3_reg_3251 <= tmp_3_fu_760_p6;
        trunc_ln425_reg_4240 <= trunc_ln425_fu_2508_p1;
        trunc_ln591_2_reg_4016 <= {{zl_6_fu_2031_p2[45:14]}};
        trunc_ln605_2_reg_4255 <= {{pl_6_fu_2559_p2[46:15]}};
        trunc_ln_reg_4010 <= {{zl_4_fu_2017_p2[45:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln589_10_reg_3990 <= add_ln589_10_fu_1997_p2;
        add_ln589_12_reg_3995 <= add_ln589_12_fu_2002_p2;
        add_ln589_15_reg_4000 <= add_ln589_15_fu_2007_p2;
        add_ln589_17_reg_4005 <= add_ln589_17_fu_2012_p2;
        apl2_8_reg_4224 <= apl2_8_fu_2492_p2;
        icmp_ln719_reg_4219 <= icmp_ln719_fu_2454_p2;
        mul_ln516_3_reg_4466 <= grp_fu_617_p2;
        mul_ln516_reg_4456 <= grp_fu_607_p2;
        mul_ln517_2_reg_4461 <= grp_fu_612_p2;
        trunc_ln11_reg_4214 <= {{pl_4_fu_2439_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln589_14_reg_3932 <= grp_fu_719_p2;
        add_ln589_reg_3912 <= grp_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln684_12_reg_3917 <= add_ln684_12_fu_1872_p2;
        add_ln684_15_reg_3927 <= add_ln684_15_fu_1896_p2;
        add_ln684_21_reg_3947 <= add_ln684_21_fu_1920_p2;
        add_ln716_reg_4172 <= add_ln716_fu_2319_p2;
        mul_ln679_14_reg_3922 <= grp_fu_1806_p2;
        mul_ln679_18_reg_3937 <= grp_fu_1843_p2;
        mul_ln679_20_reg_3942 <= grp_fu_1848_p2;
        sub_ln706_reg_4167[18 : 2] <= sub_ln706_fu_2284_p2[18 : 2];
        sub_ln716_2_reg_4183 <= sub_ln716_2_fu_2339_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln516_2_reg_4371 <= grp_fu_601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_ln604_2_reg_4199 <= grp_fu_552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_640 <= dec_del_bpl_q1;
        reg_644 <= dec_del_bpl_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_648 <= dec_del_bph_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_669 <= ilb_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_673 <= grp_fu_556_p2;
        reg_677 <= grp_fu_560_p2;
        reg_681 <= grp_fu_544_p2;
        reg_685 <= grp_fu_548_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_689 <= grp_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_693 <= grp_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_697 <= grp_fu_591_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_701 <= grp_fu_596_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_705 <= grp_fu_601_p2;
        reg_709 <= grp_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_34_reg_4151 <= grp_fu_568_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_43_reg_4177 <= grp_fu_568_p2[32'd63];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumc_address0 = 4'd0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumc_address0 = 4'd1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        accumc_address0 = 4'd2;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumc_address0 = 4'd4;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumc_address0 = 4'd7;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumc_address0 = 4'd8;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accumc_address0 = 4'd9;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        accumc_address0 = 4'd6;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        accumc_address0 = 4'd10;
    end else begin
        accumc_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumc_address1 = 4'd0;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumc_address1 = 4'd6;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumc_address1 = 4'd1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumc_address1 = 4'd9;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumc_address1 = 4'd2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumc_address1 = 4'd5;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accumc_address1 = 4'd7;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        accumc_address1 = 4'd4;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        accumc_address1 = 4'd3;
    end else begin
        accumc_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumc_ce0 = 1'b1;
    end else begin
        accumc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumc_ce1 = 1'b1;
    end else begin
        accumc_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumc_d0 = sub_ln504_reg_4332;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumc_d0 = accumc_load_reg_4139;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        accumc_d0 = accumc_load_1_reg_3977;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumc_d0 = accumc_load_3_reg_3311;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumc_d0 = accumc_load_6_reg_3477;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumc_d0 = accumc_load_9_reg_3643;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumc_d0 = accumc_load_7_reg_3637;
    end else begin
        accumc_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            accumc_d1 = accumc_load_2_reg_3899;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            accumc_d1 = accumc_load_5_reg_3768;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            accumc_d1 = accumc_load_8_reg_3848;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            accumc_d1 = accumc_load_4_reg_3465;
        end else begin
            accumc_d1 = 'bx;
        end
    end else begin
        accumc_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        accumc_we0 = 1'b1;
    end else begin
        accumc_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        accumc_we1 = 1'b1;
    end else begin
        accumc_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumd_address0 = 4'd0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumd_address0 = 4'd1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        accumd_address0 = 4'd2;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumd_address0 = 4'd3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumd_address0 = 4'd7;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accumd_address0 = 4'd5;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumd_address0 = 4'd6;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        accumd_address0 = 4'd9;
    end else begin
        accumd_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumd_address1 = 4'd0;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        accumd_address1 = 4'd5;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumd_address1 = 4'd1;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        accumd_address1 = 4'd8;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumd_address1 = 4'd10;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accumd_address1 = 4'd2;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumd_address1 = 4'd4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accumd_address1 = 4'd3;
    end else begin
        accumd_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumd_ce0 = 1'b1;
    end else begin
        accumd_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accumd_ce1 = 1'b1;
    end else begin
        accumd_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accumd_d0 = add_ln505_reg_4339;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        accumd_d0 = accumd_load_reg_4145;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        accumd_d0 = accumd_load_1_reg_3984;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        accumd_d0 = accumd_load_2_reg_3625;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        accumd_d0 = accumd_load_8_reg_3905;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        accumd_d0 = accumd_load_5_reg_3631;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        accumd_d0 = accumd_load_6_reg_3483;
    end else begin
        accumd_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            accumd_d1 = accumd_load_4_reg_3471;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            accumd_d1 = accumd_load_7_reg_3842;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            accumd_d1 = accumd_load_3_reg_3317;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            accumd_d1 = accumd_load_9_reg_3323;
        end else begin
            accumd_d1 = 'bx;
        end
    end else begin
        accumd_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        accumd_we0 = 1'b1;
    end else begin
        accumd_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        accumd_we1 = 1'b1;
    end else begin
        accumd_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dec_ah1_o = apl1_14_fu_2887_p3;
    end else begin
        dec_ah1_o = dec_ah1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dec_ah1_o_ap_vld = 1'b1;
    end else begin
        dec_ah1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_ah2_o = apl2_10_fu_2651_p3;
    end else begin
        dec_ah2_o = dec_ah2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_ah2_o_ap_vld = 1'b1;
    end else begin
        dec_ah2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_al1_o = apl1_10_fu_2771_p3;
    end else begin
        dec_al1_o = dec_al1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_al1_o_ap_vld = 1'b1;
    end else begin
        dec_al1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dec_al2_o = apl2_7_fu_2528_p3;
    end else begin
        dec_al2_o = dec_al2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dec_al2_o_ap_vld = 1'b1;
    end else begin
        dec_al2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        dec_del_bph_address0 = 3'd1;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        dec_del_bph_address0 = 3'd4;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6) & (icmp_ln668_2_reg_3605 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        dec_del_bph_address0 = 3'd3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_del_bph_address0 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (icmp_ln668_2_reg_3605 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dec_del_bph_address0 = 3'd2;
    end else begin
        dec_del_bph_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        dec_del_bph_address1 = 3'd3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        dec_del_bph_address1 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dec_del_bph_address1 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_del_bph_address1 = 3'd4;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dec_del_bph_address1 = 3'd0;
    end else begin
        dec_del_bph_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_2_reg_3605 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_2_reg_3605 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bph_ce0 = 1'b1;
    end else begin
        dec_del_bph_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bph_ce1 = 1'b1;
    end else begin
        dec_del_bph_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            dec_del_bph_d0 = add_ln684_18_reg_3967;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            dec_del_bph_d0 = add_ln684_21_reg_3947;
        end else if ((1'b1 == ap_condition_2812)) begin
            dec_del_bph_d0 = wd3_24_reg_3821;
        end else if ((1'b1 == ap_condition_2808)) begin
            dec_del_bph_d0 = add_ln684_19_reg_3832;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            dec_del_bph_d0 = wd3_25_reg_3741;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_bph_d0 = wd3_23_reg_3609;
        end else begin
            dec_del_bph_d0 = 'bx;
        end
    end else begin
        dec_del_bph_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            dec_del_bph_d1 = add_ln684_20_reg_3972;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            dec_del_bph_d1 = ap_phi_reg_pp0_iter0_storemerge28_reg_524;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            dec_del_bph_d1 = add_ln684_17_reg_3827;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            dec_del_bph_d1 = wd3_22_reg_3735;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_bph_d1 = wd3_27_reg_3459;
        end else begin
            dec_del_bph_d1 = 'bx;
        end
    end else begin
        dec_del_bph_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln668_2_reg_3605 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln668_2_reg_3605 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_2_reg_3605 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_2_reg_3605 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_2_reg_3605 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln668_2_reg_3605 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        dec_del_bph_we0 = 1'b1;
    end else begin
        dec_del_bph_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln668_2_reg_3605 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_2_reg_3605 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_2_reg_3605 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln668_2_reg_3605 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        dec_del_bph_we1 = 1'b1;
    end else begin
        dec_del_bph_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        dec_del_bpl_address0 = 3'd1;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        dec_del_bpl_address0 = 3'd4;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln668_reg_3700 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        dec_del_bpl_address0 = 3'd3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_del_bpl_address0 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln668_reg_3700 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        dec_del_bpl_address0 = 3'd2;
    end else begin
        dec_del_bpl_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        dec_del_bpl_address1 = 3'd3;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        dec_del_bpl_address1 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        dec_del_bpl_address1 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_del_bpl_address1 = 3'd4;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        dec_del_bpl_address1 = 3'd0;
    end else begin
        dec_del_bpl_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln668_reg_3700 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln668_reg_3700 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bpl_ce0 = 1'b1;
    end else begin
        dec_del_bpl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_bpl_ce1 = 1'b1;
    end else begin
        dec_del_bpl_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            dec_del_bpl_d0 = add_ln684_12_reg_3917;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            dec_del_bpl_d0 = add_ln684_15_reg_3927;
        end else if ((1'b1 == ap_condition_2821)) begin
            dec_del_bpl_d0 = wd3_16_reg_3704;
        end else if ((1'b1 == ap_condition_2817)) begin
            dec_del_bpl_d0 = add_ln684_13_reg_3869;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            dec_del_bpl_d0 = wd3_17_reg_3546;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            dec_del_bpl_d0 = wd3_15_reg_3395;
        end else begin
            dec_del_bpl_d0 = 'bx;
        end
    end else begin
        dec_del_bpl_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            dec_del_bpl_d1 = add_ln684_14_reg_3957;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            dec_del_bpl_d1 = ap_phi_reg_pp0_iter0_storemerge_reg_534;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            dec_del_bpl_d1 = add_ln684_reg_3859;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            dec_del_bpl_d1 = wd3_14_reg_3795;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            dec_del_bpl_d1 = wd3_19_reg_3389;
        end else begin
            dec_del_bpl_d1 = 'bx;
        end
    end else begin
        dec_del_bpl_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln668_reg_3700 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln668_reg_3700 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln668_reg_3700 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln668_reg_3700 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln668_reg_3700 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln668_reg_3700 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        dec_del_bpl_we0 = 1'b1;
    end else begin
        dec_del_bpl_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln668_reg_3700 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln668_reg_3700 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln668_reg_3700 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln668_reg_3700 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        dec_del_bpl_we1 = 1'b1;
    end else begin
        dec_del_bpl_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_del_dhx_address0 = 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_del_dhx_address0 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_del_dhx_address0 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dec_del_dhx_address0 = 3'd2;
    end else begin
        dec_del_dhx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_del_dhx_address1 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_del_dhx_address1 = 3'd3;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        dec_del_dhx_address1 = 3'd4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dec_del_dhx_address1 = 3'd0;
    end else begin
        dec_del_dhx_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dhx_ce0 = 1'b1;
    end else begin
        dec_del_dhx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dhx_ce1 = 1'b1;
    end else begin
        dec_del_dhx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_del_dhx_d0 = trunc_ln472_1_reg_3441;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        dec_del_dhx_d0 = reg_652;
    end else begin
        dec_del_dhx_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_del_dhx_d1 = dec_del_dhx_load_4_reg_3421;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        dec_del_dhx_d1 = reg_663;
    end else begin
        dec_del_dhx_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dec_del_dhx_we0 = 1'b1;
    end else begin
        dec_del_dhx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dec_del_dhx_we1 = 1'b1;
    end else begin
        dec_del_dhx_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dec_del_dltx_address0 = 3'd4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_del_dltx_address0 = 3'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        dec_del_dltx_address0 = 3'd5;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dec_del_dltx_address0 = 3'd2;
    end else begin
        dec_del_dltx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dec_del_dltx_address1 = 3'd2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_del_dltx_address1 = 3'd3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_del_dltx_address1 = 3'd4;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dec_del_dltx_address1 = 3'd0;
    end else begin
        dec_del_dltx_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dltx_ce0 = 1'b1;
    end else begin
        dec_del_dltx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dec_del_dltx_ce1 = 1'b1;
    end else begin
        dec_del_dltx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_dltx_d0 = dec_del_dltx_load_3_reg_3496;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            dec_del_dltx_d0 = dec_del_dltx_load_4_reg_3354;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            dec_del_dltx_d0 = dec_del_dltx_load_reg_3261;
        end else begin
            dec_del_dltx_d0 = 'bx;
        end
    end else begin
        dec_del_dltx_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            dec_del_dltx_d1 = trunc_ln425_2_reg_3523;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            dec_del_dltx_d1 = dec_del_dltx_load_1_reg_3489;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            dec_del_dltx_d1 = dec_del_dltx_load_2_reg_3268;
        end else begin
            dec_del_dltx_d1 = 'bx;
        end
    end else begin
        dec_del_dltx_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dec_del_dltx_we0 = 1'b1;
    end else begin
        dec_del_dltx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dec_del_dltx_we1 = 1'b1;
    end else begin
        dec_del_dltx_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        dec_deth_o = shl_ln657_2_fu_1618_p3;
    end else begin
        dec_deth_o = dec_deth_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        dec_deth_o_ap_vld = 1'b1;
    end else begin
        dec_deth_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_detl_o = shl_ln11_fu_1744_p3;
    end else begin
        dec_detl_o = dec_detl_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dec_detl_o_ap_vld = 1'b1;
    end else begin
        dec_detl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_nbh_o = select_ln763_fu_1063_p3;
    end else begin
        dec_nbh_o = dec_nbh_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_nbh_o_ap_vld = 1'b1;
    end else begin
        dec_nbh_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_nbl_o = select_ln643_fu_1195_p3;
    end else begin
        dec_nbl_o = dec_nbl_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_nbl_o_ap_vld = 1'b1;
    end else begin
        dec_nbl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_ph1_o = add_ln481_reg_4043;
    end else begin
        dec_ph1_o = dec_ph1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_ph1_o_ap_vld = 1'b1;
    end else begin
        dec_ph1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_ph2_o = dec_ph1_i;
    end else begin
        dec_ph2_o = dec_ph2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dec_ph2_o_ap_vld = 1'b1;
    end else begin
        dec_ph2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_plt1_o = add_ln440_reg_4037;
    end else begin
        dec_plt1_o = dec_plt1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_plt1_o_ap_vld = 1'b1;
    end else begin
        dec_plt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_plt2_o = dec_plt1_i;
    end else begin
        dec_plt2_o = dec_plt2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dec_plt2_o_ap_vld = 1'b1;
    end else begin
        dec_plt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_rh1_o = trunc_ln496_fu_2686_p1;
    end else begin
        dec_rh1_o = dec_rh1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_rh1_o_ap_vld = 1'b1;
    end else begin
        dec_rh1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        dec_rh2_o = dec_rh1_i;
    end else begin
        dec_rh2_o = dec_rh2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        dec_rh2_o_ap_vld = 1'b1;
    end else begin
        dec_rh2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_rlt1_o = add_ln452_fu_2621_p2;
    end else begin
        dec_rlt1_o = dec_rlt1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dec_rlt1_o_ap_vld = 1'b1;
    end else begin
        dec_rlt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dec_rlt2_o = dec_rlt1_i;
    end else begin
        dec_rlt2_o = dec_rlt2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dec_rlt2_o_ap_vld = 1'b1;
    end else begin
        dec_rlt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_544_p0 = sext_ln589_56_fu_1457_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_544_p0 = sext_ln589_65_fu_1294_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_544_p0 = sext_ln587_12_fu_1010_p1;
        end else begin
            grp_fu_544_p0 = 'bx;
        end
    end else begin
        grp_fu_544_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_544_p1 = sext_ln589_55_fu_1452_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_544_p1 = sext_ln589_64_fu_1289_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_544_p1 = sext_ln587_11_fu_1005_p1;
        end else begin
            grp_fu_544_p1 = 'bx;
        end
    end else begin
        grp_fu_544_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_548_p0 = sext_ln589_62_fu_1466_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_548_p0 = sext_ln589_68_fu_1305_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_548_p0 = sext_ln589_59_fu_1020_p1;
        end else begin
            grp_fu_548_p0 = 'bx;
        end
    end else begin
        grp_fu_548_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_548_p1 = sext_ln589_61_fu_1462_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_548_p1 = sext_ln589_67_fu_1298_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_548_p1 = sext_ln589_58_fu_1015_p1;
        end else begin
            grp_fu_548_p1 = 'bx;
        end
    end else begin
        grp_fu_548_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_552_p0 = sext_ln604_6_fu_2204_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_552_p0 = sext_ln604_4_fu_2066_p1;
        end else begin
            grp_fu_552_p0 = 'bx;
        end
    end else begin
        grp_fu_552_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_552_p1 = sext_ln600_10_fu_2199_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_552_p1 = sext_ln600_7_fu_2061_p1;
        end else begin
            grp_fu_552_p1 = 'bx;
        end
    end else begin
        grp_fu_552_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_556_p0 = sext_ln589_41_fu_1371_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_556_p0 = sext_ln589_50_fu_1130_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_556_p0 = sext_ln587_9_fu_898_p1;
        end else begin
            grp_fu_556_p0 = 'bx;
        end
    end else begin
        grp_fu_556_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_556_p1 = sext_ln589_40_fu_1366_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_556_p1 = sext_ln589_49_fu_1125_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_556_p1 = sext_ln587_8_fu_893_p1;
        end else begin
            grp_fu_556_p1 = 'bx;
        end
    end else begin
        grp_fu_556_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_560_p0 = sext_ln589_47_fu_1387_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_560_p0 = sext_ln589_53_fu_1143_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_560_p0 = sext_ln589_44_fu_911_p1;
        end else begin
            grp_fu_560_p0 = 'bx;
        end
    end else begin
        grp_fu_560_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_560_p1 = sext_ln589_46_fu_1382_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_560_p1 = sext_ln589_52_fu_1138_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_560_p1 = sext_ln589_43_fu_906_p1;
        end else begin
            grp_fu_560_p1 = 'bx;
        end
    end else begin
        grp_fu_560_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_564_p0 = sext_ln600_9_fu_2230_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_564_p0 = sext_ln600_6_fu_2172_p1;
        end else begin
            grp_fu_564_p0 = 'bx;
        end
    end else begin
        grp_fu_564_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_564_p1 = sext_ln600_8_fu_2225_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_564_p1 = sext_ln600_fu_2167_p1;
        end else begin
            grp_fu_564_p1 = 'bx;
        end
    end else begin
        grp_fu_564_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_568_p0 = sext_ln705_6_fu_2130_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_568_p0 = sext_ln705_4_fu_2096_p1;
        end else begin
            grp_fu_568_p0 = 'bx;
        end
    end else begin
        grp_fu_568_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_568_p1 = sext_ln705_5_fu_2125_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_568_p1 = sext_ln705_fu_2091_p1;
        end else begin
            grp_fu_568_p1 = 'bx;
        end
    end else begin
        grp_fu_568_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_572_p0 = sext_ln708_2_fu_2135_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_572_p0 = sext_ln708_fu_2101_p1;
        end else begin
            grp_fu_572_p0 = 'bx;
        end
    end else begin
        grp_fu_572_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_572_p1 = sext_ln705_5_fu_2125_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_572_p1 = sext_ln705_fu_2091_p1;
        end else begin
            grp_fu_572_p1 = 'bx;
        end
    end else begin
        grp_fu_572_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_576_p0 = sext_ln517_1_fu_2951_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_576_p0 = sext_ln516_15_fu_2943_p1;
        end else begin
            grp_fu_576_p0 = 'bx;
        end
    end else begin
        grp_fu_576_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_591_p0 = sext_ln517_7_fu_2955_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_591_p0 = sext_ln516_8_fu_2915_p1;
        end else begin
            grp_fu_591_p0 = 'bx;
        end
    end else begin
        grp_fu_591_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_596_p0 = sext_ln517_6_fu_2931_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_596_p0 = sext_ln516_9_fu_2919_p1;
        end else begin
            grp_fu_596_p0 = 'bx;
        end
    end else begin
        grp_fu_596_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_601_p0 = sext_ln517_9_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_601_p0 = sext_ln516_11_fu_2935_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_601_p0 = sext_ln516_4_fu_2497_p1;
    end else begin
        grp_fu_601_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_601_p1 = 42'd4398046510264;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_601_p1 = 42'd4398046510480;
    end else begin
        grp_fu_601_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ilb_table_address0 = zext_ln656_fu_1397_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ilb_table_address0 = zext_ln656_2_fu_1309_p1;
        end else begin
            ilb_table_address0 = 'bx;
        end
    end else begin
        ilb_table_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        ilb_table_ce0 = 1'b1;
    end else begin
        ilb_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qq4_code4_table_ce0 = 1'b1;
    end else begin
        qq4_code4_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qq6_code6_table_ce0 = 1'b1;
    end else begin
        qq6_code6_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wl_code_table_ce0 = 1'b1;
    end else begin
        wl_code_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        xout1_ap_vld = 1'b1;
    end else begin
        xout1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        xout2_ap_vld = 1'b1;
    end else begin
        xout2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to3 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accumc_load_10_cast_fu_2264_p1 = accumc_load_10_reg_3329_pp0_iter1_reg;

assign add_ln422_fu_2504_p2 = (trunc_ln11_reg_4214 + trunc_ln_reg_4010);

assign add_ln430_fu_2585_p2 = ($signed(sext_ln428_2_fu_2582_p1) + $signed(add_ln422_reg_4235));

assign add_ln440_fu_2071_p2 = ($signed(sext_ln425_1_reg_3684) + $signed(trunc_ln_reg_4010));

assign add_ln452_fu_2621_p2 = ($signed(trunc_ln425_reg_4240) + $signed(sext_ln428_1_fu_2579_p1));

assign add_ln481_fu_2078_p2 = ($signed(sext_ln472_1_fu_2075_p1) + $signed(trunc_ln591_2_reg_4016));

assign add_ln493_fu_2682_p2 = ($signed(add_ln481_reg_4043) + $signed(trunc_ln605_2_reg_4255));

assign add_ln505_fu_2759_p2 = (add_ln493_reg_4293 + add_ln430_reg_4265);

assign add_ln520_1_fu_2969_p2 = ($signed(sext_ln517_4_fu_2963_p1) + $signed(reg_697));

assign add_ln520_2_fu_3068_p2 = ($signed(add_ln520_1_reg_4481) + $signed(sext_ln517_2_fu_3016_p1));

assign add_ln520_3_fu_3113_p2 = ($signed(add_ln520_2_reg_4506) + $signed(sext_ln520_2_fu_3110_p1));

assign add_ln520_4_fu_3073_p2 = ($signed(mul_ln516_3_reg_4466) + $signed(sext_ln517_8_fu_3023_p1));

assign add_ln520_5_fu_3121_p2 = ($signed(sext_ln520_4_fu_3118_p1) + $signed(reg_701));

assign add_ln520_6_fu_3078_p2 = ($signed(reg_709) + $signed(sext_ln520_1_fu_3065_p1));

assign add_ln520_7_fu_3130_p2 = ($signed(sext_ln520_5_fu_3127_p1) + $signed(reg_705));

assign add_ln520_8_fu_3162_p2 = ($signed(sext_ln520_6_fu_3159_p1) + $signed(add_ln520_5_reg_4541));

assign add_ln520_fu_2902_p2 = ($signed(sub_ln516_reg_4366) + $signed(sext_ln406_fu_2899_p1));

assign add_ln521_1_fu_3003_p2 = ($signed(sext_ln516_7_fu_2966_p1) + $signed(reg_701));

assign add_ln521_2_fu_3087_p2 = ($signed(add_ln521_1_reg_4496) + $signed(sext_ln516_5_fu_3020_p1));

assign add_ln521_3_fu_3170_p2 = ($signed(add_ln521_2_reg_4521) + $signed(sext_ln521_3_fu_3167_p1));

assign add_ln521_4_fu_3092_p2 = ($signed(reg_705) + $signed(sext_ln516_13_fu_3033_p1));

assign add_ln521_5_fu_3144_p2 = ($signed(sext_ln521_4_fu_3141_p1) + $signed(reg_697));

assign add_ln521_6_fu_3098_p2 = ($signed(mul_ln521_reg_4491) + $signed(sub_ln521_cast_fu_3084_p1));

assign add_ln521_7_fu_3153_p2 = ($signed(sext_ln521_5_fu_3150_p1) + $signed(sext_ln516_14_fu_3107_p1));

assign add_ln521_8_fu_3178_p2 = ($signed(sext_ln521_6_fu_3175_p1) + $signed(add_ln521_5_reg_4556));

assign add_ln521_fu_3136_p2 = ($signed(mul_ln516_2_reg_4371) + $signed(sext_ln516_1_fu_3103_p1));

assign add_ln589_10_fu_1997_p2 = (add_ln589_reg_3912 + reg_673);

assign add_ln589_12_fu_2002_p2 = (add_ln589_11_reg_3952 + reg_677);

assign add_ln589_15_fu_2007_p2 = (add_ln589_14_reg_3932 + reg_681);

assign add_ln589_17_fu_2012_p2 = (add_ln589_16_reg_3962 + reg_685);

assign add_ln640_fu_947_p2 = ($signed(sext_ln640_2_fu_944_p1) + $signed(sext_ln640_fu_941_p1));

assign add_ln684_12_fu_1872_p2 = (select_ln666_12_fu_1864_p3 + wd3_14_reg_3795);

assign add_ln684_13_fu_1801_p2 = (select_ln666_13_fu_1793_p3 + wd3_15_reg_3395);

assign add_ln684_14_fu_1944_p2 = (select_ln666_14_fu_1936_p3 + wd3_16_reg_3704);

assign add_ln684_15_fu_1896_p2 = (select_ln666_15_fu_1888_p3 + wd3_17_reg_3546);

assign add_ln684_16_fu_1830_p2 = (select_ln666_16_fu_1822_p3 + wd3_18_reg_3552);

assign add_ln684_17_fu_1674_p2 = (select_ln666_17_fu_1666_p3 + wd3_27_reg_3459);

assign add_ln684_18_fu_1968_p2 = (select_ln666_18_fu_1960_p3 + wd3_22_reg_3735);

assign add_ln684_19_fu_1698_p2 = (select_ln666_19_fu_1690_p3 + wd3_23_reg_3609);

assign add_ln684_20_fu_1992_p2 = (select_ln666_20_fu_1984_p3 + wd3_24_reg_3821);

assign add_ln684_21_fu_1920_p2 = (select_ln666_21_fu_1912_p3 + wd3_25_reg_3741);

assign add_ln684_22_fu_1727_p2 = (select_ln666_22_fu_1719_p3 + wd3_26_reg_3747);

assign add_ln684_fu_1777_p2 = (select_ln666_fu_1769_p3 + wd3_19_reg_3389);

assign add_ln716_5_fu_2433_p2 = ($signed(sext_ln716_6_fu_2421_p1) + $signed(select_ln716_2_fu_2425_p3));

assign add_ln716_fu_2319_p2 = ($signed(sext_ln716_4_fu_2307_p1) + $signed(select_ln716_fu_2311_p3));

assign add_ln760_fu_883_p2 = ($signed(sext_ln758_fu_862_p1) + $signed(sext_ln760_fu_879_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2790 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln668_2_reg_3605 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_2794 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln668_2_reg_3605 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_2798 = ((icmp_ln668_reg_3700 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_2802 = ((icmp_ln668_reg_3700 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_2808 = ((1'b0 == ap_block_pp0_stage6) & (icmp_ln668_2_reg_3605 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_2812 = ((1'b0 == ap_block_pp0_stage6) & (icmp_ln668_2_reg_3605 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_2817 = ((icmp_ln668_reg_3700 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_2821 = ((icmp_ln668_reg_3700 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign apl1_10_fu_2771_p3 = ((icmp_ln747_fu_2766_p2[0:0] == 1'b1) ? apl1_9_reg_4314 : trunc_ln733_reg_4309);

assign apl1_11_fu_2744_p2 = ($signed(select_ln735_2_fu_2737_p3) + $signed(sext_ln735_2_fu_2733_p1));

assign apl1_12_fu_2794_p3 = ((icmp_ln745_2_fu_2789_p2[0:0] == 1'b1) ? zext_ln733_5_fu_2783_p1 : apl1_11_reg_4320);

assign apl1_13_fu_2805_p2 = (16'd0 - zext_ln733_6_fu_2786_p1);

assign apl1_14_fu_2887_p3 = ((icmp_ln747_2_fu_2882_p2[0:0] == 1'b1) ? apl1_13_reg_4355 : trunc_ln733_2_reg_4350);

assign apl1_8_fu_2707_p3 = ((icmp_ln745_fu_2702_p2[0:0] == 1'b1) ? zext_ln733_fu_2696_p1 : apl1_reg_4271);

assign apl1_9_fu_2718_p2 = (16'd0 - zext_ln733_4_fu_2699_p1);

assign apl1_fu_2610_p2 = ($signed(select_ln735_fu_2603_p3) + $signed(sext_ln735_fu_2599_p1));

assign apl2_10_fu_2651_p3 = ((icmp_ln721_2_fu_2645_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln703_2_fu_2641_p1);

assign apl2_6_fu_2512_p3 = ((icmp_ln719_reg_4219[0:0] == 1'b1) ? 17'd12288 : apl2_reg_4193);

assign apl2_7_fu_2528_p3 = ((icmp_ln721_fu_2522_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln703_fu_2518_p1);

assign apl2_8_fu_2492_p2 = ($signed(add_ln716_5_reg_4209) + $signed(sext_ln708_5_fu_2488_p1));

assign apl2_9_fu_2635_p3 = ((icmp_ln719_2_reg_4260[0:0] == 1'b1) ? 17'd12288 : apl2_8_reg_4224);

assign apl2_fu_2382_p2 = ($signed(add_ln716_reg_4172) + $signed(sext_ln708_4_fu_2378_p1));

assign grp_fu_1345_p0 = sext_ln679_18_fu_1342_p1;

assign grp_fu_1351_p0 = sext_ln679_18_fu_1342_p1;

assign grp_fu_1357_p0 = sext_ln679_18_fu_1342_p1;

assign grp_fu_1430_p0 = sext_ln425_1_fu_1394_p1;

assign grp_fu_1436_p0 = sext_ln425_1_fu_1394_p1;

assign grp_fu_1442_p0 = sext_ln425_1_fu_1394_p1;

assign grp_fu_1593_p0 = sext_ln425_1_reg_3684;

assign grp_fu_1598_p0 = sext_ln425_1_reg_3684;

assign grp_fu_1703_p0 = sext_ln679_18_reg_3615;

assign grp_fu_1806_p0 = sext_ln425_1_reg_3684;

assign grp_fu_1843_p0 = sext_ln679_18_reg_3615;

assign grp_fu_1848_p0 = sext_ln679_18_reg_3615;

assign grp_fu_576_p1 = 41'd212;

assign grp_fu_581_p1 = 44'd1448;

assign grp_fu_586_p1 = 44'd1448;

assign grp_fu_591_p1 = 45'd3804;

assign grp_fu_596_p1 = 46'd15504;

assign grp_fu_607_p1 = 43'd8796093021368;

assign grp_fu_612_p1 = 45'd35184372085612;

assign grp_fu_617_p1 = 45'd35184372085612;

assign grp_fu_622_p1 = 39'd549755813844;

assign grp_fu_627_p1 = 40'd1099511627732;

assign grp_fu_713_p2 = (reg_673 + reg_677);

assign grp_fu_719_p2 = (reg_681 + reg_685);

assign grp_fu_847_p1 = grp_fu_847_p10;

assign grp_fu_847_p10 = dec_deth_i;

assign grp_fu_926_p1 = zext_ln425_1_fu_919_p1;

assign grp_fu_935_p1 = zext_ln425_1_fu_919_p1;

assign icmp_ln643_fu_1189_p2 = ((select_ln641_fu_1178_p3 > 17'd18432) ? 1'b1 : 1'b0);

assign icmp_ln668_2_fu_1313_p2 = ((trunc_ln472_1_reg_3441 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln668_fu_1401_p2 = ((trunc_ln425_2_reg_3523 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln719_2_fu_2574_p2 = (($signed(apl2_8_reg_4224) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln719_fu_2454_p2 = (($signed(apl2_reg_4193) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln721_2_fu_2645_p2 = (($signed(apl2_9_fu_2635_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln721_fu_2522_p2 = (($signed(apl2_6_fu_2512_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln745_2_fu_2789_p2 = (($signed(apl1_11_reg_4320) > $signed(zext_ln733_5_fu_2783_p1)) ? 1'b1 : 1'b0);

assign icmp_ln745_fu_2702_p2 = (($signed(apl1_reg_4271) > $signed(zext_ln733_fu_2696_p1)) ? 1'b1 : 1'b0);

assign icmp_ln747_2_fu_2882_p2 = (($signed(apl1_12_reg_4345) < $signed(sext_ln747_2_fu_2879_p1)) ? 1'b1 : 1'b0);

assign icmp_ln747_fu_2766_p2 = (($signed(apl1_8_reg_4304) < $signed(sext_ln747_fu_2763_p1)) ? 1'b1 : 1'b0);

assign icmp_ln763_fu_1057_p2 = ((select_ln761_fu_1046_p3 > 17'd22528) ? 1'b1 : 1'b0);

assign pl2_2_fu_2191_p3 = {{dec_rh2_i}, {1'd0}};

assign pl2_fu_2053_p3 = {{dec_rlt2_i}, {1'd0}};

assign pl_4_fu_2439_p2 = (mul_ln604_reg_4116 + reg_693);

assign pl_5_fu_2217_p3 = {{dec_rh1_i}, {1'd0}};

assign pl_6_fu_2559_p2 = (mul_ln604_2_reg_4199 + reg_693);

assign pl_fu_2159_p3 = {{dec_rlt1_i}, {1'd0}};

assign qq4_code4_table_address0 = zext_ln425_fu_745_p1;

assign qq6_code6_table_address0 = zext_ln428_fu_755_p1;

assign select_ln641_fu_1178_p3 = ((tmp_27_fu_1170_p3[0:0] == 1'b1) ? 17'd0 : add_ln640_reg_3383);

assign select_ln643_fu_1195_p3 = ((icmp_ln643_fu_1189_p2[0:0] == 1'b1) ? 15'd18432 : trunc_ln636_fu_1185_p1);

assign select_ln666_12_fu_1864_p3 = ((tmp_29_fu_1856_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_13_fu_1793_p3 = ((tmp_30_fu_1785_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_14_fu_1936_p3 = ((tmp_31_fu_1928_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_15_fu_1888_p3 = ((tmp_32_fu_1880_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_16_fu_1822_p3 = ((tmp_33_fu_1814_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_17_fu_1666_p3 = ((tmp_37_fu_1658_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_18_fu_1960_p3 = ((tmp_38_fu_1952_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_19_fu_1690_p3 = ((tmp_39_fu_1682_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_20_fu_1984_p3 = ((tmp_40_fu_1976_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_21_fu_1912_p3 = ((tmp_41_fu_1904_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_22_fu_1719_p3 = ((tmp_42_fu_1711_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_fu_1769_p3 = ((tmp_28_fu_1761_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln705_2_fu_2481_p3 = ((tmp_43_reg_4177[0:0] == 1'b1) ? sext_ln707_2_fu_2468_p1 : tmp_5_fu_2472_p4);

assign select_ln705_fu_2371_p3 = ((tmp_34_reg_4151[0:0] == 1'b1) ? sext_ln707_fu_2358_p1 : tmp_1_fu_2362_p4);

assign select_ln716_2_fu_2425_p3 = ((tmp_44_fu_2404_p3[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln716_fu_2311_p3 = ((tmp_35_fu_2290_p3[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln735_2_fu_2737_p3 = ((tmp_43_reg_4177[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln735_fu_2603_p3 = ((tmp_34_reg_4151[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln761_fu_1046_p3 = ((tmp_36_fu_1038_p3[0:0] == 1'b1) ? 17'd0 : add_ln760_reg_3305);

assign select_ln763_fu_1063_p3 = ((icmp_ln763_fu_1057_p2[0:0] == 1'b1) ? 15'd22528 : trunc_ln756_fu_1053_p1);

assign sext_ln406_fu_2899_p1 = $signed(xa1_reg_4361);

assign sext_ln425_1_fu_1394_p1 = trunc_ln425_2_reg_3523;

assign sext_ln428_1_fu_2579_p1 = trunc_ln425_2_reg_3523_pp0_iter1_reg;

assign sext_ln428_2_fu_2582_p1 = $signed(trunc_ln12_reg_3531_pp0_iter1_reg);

assign sext_ln472_1_fu_2075_p1 = trunc_ln472_1_reg_3441;

assign sext_ln511_1_fu_2829_p1 = $signed(shl_ln511_1_fu_2822_p3);

assign sext_ln511_fu_2818_p1 = $signed(shl_ln16_fu_2811_p3);

assign sext_ln516_11_fu_2935_p1 = accumd_load_6_reg_3483_pp0_iter2_reg;

assign sext_ln516_13_fu_3033_p1 = $signed(shl_ln18_fu_3026_p3);

assign sext_ln516_14_fu_3107_p1 = $signed(sub_ln517_reg_4501);

assign sext_ln516_15_fu_2943_p1 = accumc_load_9_reg_3643_pp0_iter2_reg;

assign sext_ln516_1_fu_3103_p1 = $signed(reg_709);

assign sext_ln516_2_fu_2849_p1 = $signed(shl_ln17_fu_2842_p3);

assign sext_ln516_3_fu_2860_p1 = $signed(shl_ln516_1_fu_2853_p3);

assign sext_ln516_4_fu_2497_p1 = accumd_load_1_reg_3984_pp0_iter1_reg;

assign sext_ln516_5_fu_3020_p1 = $signed(mul_ln517_1_reg_4471);

assign sext_ln516_7_fu_2966_p1 = $signed(mul_ln517_2_reg_4461);

assign sext_ln516_8_fu_2915_p1 = accumc_load_4_reg_3465_pp0_iter2_reg;

assign sext_ln516_9_fu_2919_p1 = accumd_load_4_reg_3471_pp0_iter2_reg;

assign sext_ln516_fu_2839_p1 = add_ln505_reg_4339;

assign sext_ln517_10_fu_3044_p1 = $signed(shl_ln517_1_fu_3037_p3);

assign sext_ln517_11_fu_3055_p1 = $signed(shl_ln517_2_fu_3048_p3);

assign sext_ln517_1_fu_2951_p1 = accumd_load_reg_4145_pp0_iter2_reg;

assign sext_ln517_2_fu_3016_p1 = $signed(shl_ln516_2_fu_3009_p3);

assign sext_ln517_4_fu_2963_p1 = $signed(mul_ln516_reg_4456);

assign sext_ln517_6_fu_2931_p1 = accumc_load_5_reg_3768_pp0_iter2_reg;

assign sext_ln517_7_fu_2955_p1 = accumd_load_5_reg_3631_pp0_iter2_reg;

assign sext_ln517_8_fu_3023_p1 = $signed(mul_ln516_4_reg_4476);

assign sext_ln517_9_fu_2959_p1 = accumc_load_8_reg_3848_pp0_iter2_reg;

assign sext_ln517_fu_2261_p1 = accumc_load_reg_4139;

assign sext_ln520_1_fu_3065_p1 = $signed(tmp34_reg_4299);

assign sext_ln520_2_fu_3110_p1 = $signed(add_ln520_reg_4381);

assign sext_ln520_3_fu_3183_p1 = $signed(add_ln520_3_reg_4536);

assign sext_ln520_4_fu_3118_p1 = $signed(add_ln520_4_reg_4511);

assign sext_ln520_5_fu_3127_p1 = $signed(add_ln520_6_reg_4516);

assign sext_ln520_6_fu_3159_p1 = $signed(add_ln520_7_reg_4546);

assign sext_ln520_fu_2870_p1 = accumd_load_9_reg_3323_pp0_iter2_reg;

assign sext_ln521_1_fu_2993_p1 = $signed(shl_ln521_1_fu_2986_p3);

assign sext_ln521_3_fu_3167_p1 = $signed(add_ln521_reg_4551);

assign sext_ln521_4_fu_3141_p1 = $signed(add_ln521_4_reg_4526);

assign sext_ln521_5_fu_3150_p1 = $signed(add_ln521_6_reg_4531);

assign sext_ln521_6_fu_3175_p1 = $signed(add_ln521_7_reg_4561);

assign sext_ln521_7_fu_3191_p1 = $signed(add_ln521_8_reg_4576);

assign sext_ln521_fu_2982_p1 = $signed(shl_ln19_fu_2975_p3);

assign sext_ln587_10_fu_1001_p1 = reg_648;

assign sext_ln587_11_fu_1005_p1 = reg_648;

assign sext_ln587_12_fu_1010_p1 = reg_652;

assign sext_ln587_8_fu_893_p1 = reg_640;

assign sext_ln587_9_fu_898_p1 = dec_del_dltx_load_reg_3261;

assign sext_ln587_fu_889_p1 = reg_640;

assign sext_ln589_40_fu_1366_p1 = reg_640;

assign sext_ln589_41_fu_1371_p1 = dec_del_dltx_load_1_reg_3489;

assign sext_ln589_42_fu_902_p1 = reg_644;

assign sext_ln589_43_fu_906_p1 = reg_644;

assign sext_ln589_44_fu_911_p1 = dec_del_dltx_load_2_reg_3268;

assign sext_ln589_45_fu_1378_p1 = reg_644;

assign sext_ln589_46_fu_1382_p1 = reg_644;

assign sext_ln589_47_fu_1387_p1 = dec_del_dltx_load_3_reg_3496;

assign sext_ln589_48_fu_1121_p1 = reg_640;

assign sext_ln589_49_fu_1125_p1 = reg_640;

assign sext_ln589_50_fu_1130_p1 = dec_del_dltx_load_4_reg_3354;

assign sext_ln589_51_fu_1134_p1 = reg_644;

assign sext_ln589_52_fu_1138_p1 = reg_644;

assign sext_ln589_53_fu_1143_p1 = dec_del_dltx_load_5_reg_3361;

assign sext_ln589_54_fu_1448_p1 = reg_658;

assign sext_ln589_55_fu_1452_p1 = reg_658;

assign sext_ln589_56_fu_1457_p1 = reg_652;

assign sext_ln589_57_fu_1281_p1 = reg_658;

assign sext_ln589_58_fu_1015_p1 = reg_658;

assign sext_ln589_59_fu_1020_p1 = reg_663;

assign sext_ln589_60_fu_1603_p1 = dec_del_bph_load_3_reg_3568;

assign sext_ln589_61_fu_1462_p1 = dec_del_bph_load_3_reg_3568;

assign sext_ln589_62_fu_1466_p1 = reg_663;

assign sext_ln589_63_fu_1471_p1 = reg_648;

assign sext_ln589_64_fu_1289_p1 = reg_648;

assign sext_ln589_65_fu_1294_p1 = dec_del_dhx_load_4_reg_3421;

assign sext_ln589_66_fu_1475_p1 = dec_del_bph_load_5_reg_3428;

assign sext_ln589_67_fu_1298_p1 = dec_del_bph_load_5_reg_3428;

assign sext_ln589_68_fu_1305_p1 = dec_del_dhx_load_5_reg_3435;

assign sext_ln589_fu_1554_p1 = reg_640;

assign sext_ln600_10_fu_2199_p1 = $signed(pl2_2_fu_2191_p3);

assign sext_ln600_6_fu_2172_p0 = dec_al1_i;

assign sext_ln600_6_fu_2172_p1 = sext_ln600_6_fu_2172_p0;

assign sext_ln600_7_fu_2061_p1 = $signed(pl2_fu_2053_p3);

assign sext_ln600_8_fu_2225_p1 = $signed(pl_5_fu_2217_p3);

assign sext_ln600_9_fu_2230_p0 = dec_ah1_i;

assign sext_ln600_9_fu_2230_p1 = sext_ln600_9_fu_2230_p0;

assign sext_ln600_fu_2167_p1 = $signed(pl_fu_2159_p3);

assign sext_ln602_2_fu_2632_p1 = dec_ah1_load_reg_4121;

assign sext_ln602_fu_2501_p1 = dec_al1_load_reg_4082;

assign sext_ln604_4_fu_2066_p0 = dec_al2_i;

assign sext_ln604_4_fu_2066_p1 = sext_ln604_4_fu_2066_p0;

assign sext_ln604_5_fu_2325_p1 = dec_ah2_load_reg_4100;

assign sext_ln604_6_fu_2204_p0 = dec_ah2_i;

assign sext_ln604_6_fu_2204_p1 = sext_ln604_6_fu_2204_p0;

assign sext_ln604_fu_2241_p1 = dec_al2_load_reg_4021;

assign sext_ln636_fu_1167_p1 = add_ln640_reg_3383;

assign sext_ln640_2_fu_944_p1 = $signed(wl_code_table_load_reg_3290);

assign sext_ln640_fu_941_p1 = $signed(trunc_ln13_reg_3285);

assign sext_ln679_13_fu_1853_p1 = $signed(mul_ln679_12_reg_3864);

assign sext_ln679_14_fu_1782_p1 = $signed(mul_ln679_13_reg_3806);

assign sext_ln679_15_fu_1925_p1 = $signed(mul_ln679_14_reg_3922);

assign sext_ln679_16_fu_1877_p1 = $signed(mul_ln679_15_reg_3874);

assign sext_ln679_17_fu_1811_p1 = $signed(mul_ln679_16_reg_3811);

assign sext_ln679_18_fu_1342_p1 = trunc_ln472_1_reg_3441;

assign sext_ln679_19_fu_1655_p1 = $signed(mul_ln679_17_reg_3753);

assign sext_ln679_20_fu_1949_p1 = $signed(mul_ln679_18_reg_3937);

assign sext_ln679_21_fu_1679_p1 = $signed(mul_ln679_19_reg_3758);

assign sext_ln679_22_fu_1973_p1 = $signed(mul_ln679_20_reg_3942);

assign sext_ln679_23_fu_1901_p1 = $signed(mul_ln679_21_reg_3894);

assign sext_ln679_24_fu_1708_p1 = $signed(mul_ln679_22_reg_3763);

assign sext_ln679_fu_1758_p1 = $signed(mul_ln679_reg_3801);

assign sext_ln702_2_fu_2394_p1 = $signed(wd2_2_fu_2387_p3);

assign sext_ln702_fu_2280_p1 = $signed(wd2_fu_2273_p3);

assign sext_ln705_4_fu_2096_p0 = dec_plt1_i;

assign sext_ln705_4_fu_2096_p1 = sext_ln705_4_fu_2096_p0;

assign sext_ln705_5_fu_2125_p1 = add_ln481_reg_4043;

assign sext_ln705_6_fu_2130_p0 = dec_ph1_i;

assign sext_ln705_6_fu_2130_p1 = sext_ln705_6_fu_2130_p0;

assign sext_ln705_fu_2091_p1 = add_ln440_reg_4037;

assign sext_ln707_2_fu_2468_p1 = $signed(tmp_2_fu_2459_p4);

assign sext_ln707_fu_2358_p1 = $signed(tmp_s_fu_2349_p4);

assign sext_ln708_2_fu_2135_p0 = dec_ph2_i;

assign sext_ln708_2_fu_2135_p1 = sext_ln708_2_fu_2135_p0;

assign sext_ln708_4_fu_2378_p1 = $signed(select_ln705_fu_2371_p3);

assign sext_ln708_5_fu_2488_p1 = $signed(select_ln705_2_fu_2481_p3);

assign sext_ln708_fu_2101_p0 = dec_plt2_i;

assign sext_ln708_fu_2101_p1 = sext_ln708_fu_2101_p0;

assign sext_ln716_4_fu_2307_p1 = $signed(trunc_ln15_fu_2298_p4);

assign sext_ln716_5_fu_2335_p1 = $signed(shl_ln716_2_fu_2328_p3);

assign sext_ln716_6_fu_2421_p1 = $signed(trunc_ln716_2_fu_2412_p4);

assign sext_ln716_fu_2251_p1 = $signed(shl_ln13_fu_2244_p3);

assign sext_ln734_2_fu_2672_p1 = $signed(shl_ln734_2_fu_2665_p3);

assign sext_ln734_fu_2549_p1 = $signed(shl_ln14_fu_2542_p3);

assign sext_ln735_2_fu_2733_p1 = $signed(trunc_ln734_2_fu_2724_p4);

assign sext_ln735_fu_2599_p1 = $signed(trunc_ln16_fu_2590_p4);

assign sext_ln747_2_fu_2879_p1 = apl1_13_reg_4355;

assign sext_ln747_fu_2763_p1 = apl1_9_reg_4314;

assign sext_ln756_fu_1035_p1 = add_ln760_reg_3305;

assign sext_ln758_fu_862_p1 = $signed(wd_fu_853_p4);

assign sext_ln760_fu_879_p1 = $signed(tmp_4_fu_866_p6);

assign shl_ln11_fu_1744_p3 = {{wd3_fu_1738_p2}, {3'd0}};

assign shl_ln12_fu_953_p3 = {{reg_640}, {8'd0}};

assign shl_ln13_fu_2244_p3 = {{dec_al2_load_reg_4021}, {7'd0}};

assign shl_ln14_fu_2542_p3 = {{dec_al1_load_reg_4082}, {8'd0}};

assign shl_ln15_fu_782_p3 = {{dec_nbh_i}, {7'd0}};

assign shl_ln16_fu_2811_p3 = {{sub_ln504_reg_4332}, {4'd0}};

assign shl_ln17_fu_2842_p3 = {{accumc_load_1_reg_3977_pp0_iter1_reg}, {6'd0}};

assign shl_ln18_fu_3026_p3 = {{accumd_load_7_reg_3842_pp0_iter2_reg}, {7'd0}};

assign shl_ln19_fu_2975_p3 = {{accumd_load_10_reg_3774_pp0_iter2_reg}, {4'd0}};

assign shl_ln511_1_fu_2822_p3 = {{sub_ln504_reg_4332}, {2'd0}};

assign shl_ln516_1_fu_2853_p3 = {{accumc_load_1_reg_3977_pp0_iter1_reg}, {4'd0}};

assign shl_ln516_2_fu_3009_p3 = {{accumc_load_2_reg_3899_pp0_iter2_reg}, {7'd0}};

assign shl_ln517_1_fu_3037_p3 = {{accumd_load_8_reg_3905_pp0_iter2_reg}, {6'd0}};

assign shl_ln517_2_fu_3048_p3 = {{accumd_load_8_reg_3905_pp0_iter2_reg}, {4'd0}};

assign shl_ln521_1_fu_2986_p3 = {{accumd_load_10_reg_3774_pp0_iter2_reg}, {2'd0}};

assign shl_ln657_2_fu_1618_p3 = {{wd3_21_fu_1612_p2}, {3'd0}};

assign shl_ln672_11_fu_977_p3 = {{reg_644}, {8'd0}};

assign shl_ln672_12_fu_1406_p3 = {{reg_644}, {8'd0}};

assign shl_ln672_13_fu_1229_p3 = {{reg_640}, {8'd0}};

assign shl_ln672_14_fu_1253_p3 = {{reg_644}, {8'd0}};

assign shl_ln672_15_fu_1097_p3 = {{reg_648}, {8'd0}};

assign shl_ln672_16_fu_1483_p3 = {{reg_658}, {8'd0}};

assign shl_ln672_17_fu_1318_p3 = {{reg_658}, {8'd0}};

assign shl_ln672_18_fu_1632_p3 = {{dec_del_bph_load_3_reg_3568}, {8'd0}};

assign shl_ln672_19_fu_1507_p3 = {{reg_648}, {8'd0}};

assign shl_ln672_20_fu_1531_p3 = {{dec_del_bph_load_5_reg_3428}, {8'd0}};

assign shl_ln672_s_fu_1569_p3 = {{reg_640}, {8'd0}};

assign shl_ln716_2_fu_2328_p3 = {{dec_ah2_load_reg_4100}, {7'd0}};

assign shl_ln734_2_fu_2665_p3 = {{dec_ah1_load_reg_4121}, {8'd0}};

assign shl_ln_fu_808_p3 = {{dec_nbl_i}, {7'd0}};

assign sub_ln504_fu_2755_p2 = (add_ln430_reg_4265 - add_ln493_reg_4293);

assign sub_ln516_fu_2864_p2 = ($signed(sext_ln516_2_fu_2849_p1) - $signed(sext_ln516_3_fu_2860_p1));

assign sub_ln517_fu_3059_p2 = ($signed(sext_ln517_10_fu_3044_p1) - $signed(sext_ln517_11_fu_3055_p1));

assign sub_ln521_cast_fu_3084_p1 = $signed(sub_ln521_reg_4486);

assign sub_ln521_fu_2997_p2 = ($signed(sext_ln521_fu_2982_p1) - $signed(sext_ln521_1_fu_2993_p1));

assign sub_ln639_fu_820_p2 = (zext_ln639_2_fu_816_p1 - zext_ln639_fu_804_p1);

assign sub_ln656_2_fu_1478_p2 = ($signed(4'd11) - $signed(trunc_ln653_2_reg_3454));

assign sub_ln656_2cast_fu_1609_p1 = sub_ln656_2_reg_3730;

assign sub_ln656_fu_1564_p2 = (4'd9 - trunc_ln14_reg_3541);

assign sub_ln656cast_fu_1735_p1 = sub_ln656_reg_3790;

assign sub_ln672_12_fu_1577_p2 = ($signed(shl_ln672_s_fu_1569_p3) - $signed(sext_ln589_fu_1554_p1));

assign sub_ln672_13_fu_985_p2 = ($signed(shl_ln672_11_fu_977_p3) - $signed(sext_ln589_42_fu_902_p1));

assign sub_ln672_14_fu_1414_p2 = ($signed(shl_ln672_12_fu_1406_p3) - $signed(sext_ln589_45_fu_1378_p1));

assign sub_ln672_15_fu_1237_p2 = ($signed(shl_ln672_13_fu_1229_p3) - $signed(sext_ln589_48_fu_1121_p1));

assign sub_ln672_16_fu_1261_p2 = ($signed(shl_ln672_14_fu_1253_p3) - $signed(sext_ln589_51_fu_1134_p1));

assign sub_ln672_17_fu_1105_p2 = ($signed(shl_ln672_15_fu_1097_p3) - $signed(sext_ln587_10_fu_1001_p1));

assign sub_ln672_18_fu_1491_p2 = ($signed(shl_ln672_16_fu_1483_p3) - $signed(sext_ln589_54_fu_1448_p1));

assign sub_ln672_19_fu_1326_p2 = ($signed(shl_ln672_17_fu_1318_p3) - $signed(sext_ln589_57_fu_1281_p1));

assign sub_ln672_20_fu_1639_p2 = ($signed(shl_ln672_18_fu_1632_p3) - $signed(sext_ln589_60_fu_1603_p1));

assign sub_ln672_21_fu_1515_p2 = ($signed(shl_ln672_19_fu_1507_p3) - $signed(sext_ln589_63_fu_1471_p1));

assign sub_ln672_22_fu_1538_p2 = ($signed(shl_ln672_20_fu_1531_p3) - $signed(sext_ln589_66_fu_1475_p1));

assign sub_ln672_fu_961_p2 = ($signed(shl_ln12_fu_953_p3) - $signed(sext_ln587_fu_889_p1));

assign sub_ln706_2_fu_2398_p2 = ($signed(19'd0) - $signed(sext_ln702_2_fu_2394_p1));

assign sub_ln706_fu_2284_p2 = ($signed(19'd0) - $signed(sext_ln702_fu_2280_p1));

assign sub_ln716_2_fu_2339_p2 = ($signed(sext_ln716_5_fu_2335_p1) - $signed(sext_ln604_5_fu_2325_p1));

assign sub_ln716_fu_2255_p2 = ($signed(sext_ln716_fu_2251_p1) - $signed(sext_ln604_fu_2241_p1));

assign sub_ln734_2_fu_2676_p2 = ($signed(sext_ln734_2_fu_2672_p1) - $signed(sext_ln602_2_fu_2632_p1));

assign sub_ln734_fu_2553_p2 = ($signed(sext_ln734_fu_2549_p1) - $signed(sext_ln602_fu_2501_p1));

assign sub_ln759_fu_794_p2 = (zext_ln759_2_fu_790_p1 - zext_ln759_fu_778_p1);

assign tmp35_fu_2873_p2 = ($signed(sext_ln520_fu_2870_p1) + $signed(sext_ln516_fu_2839_p1));

assign tmp_1_fu_2362_p4 = {{sub_ln706_reg_4167[18:7]}};

assign tmp_27_fu_1170_p3 = sext_ln636_fu_1167_p1[32'd31];

assign tmp_28_fu_1761_p3 = sext_ln679_fu_1758_p1[32'd63];

assign tmp_29_fu_1856_p3 = sext_ln679_13_fu_1853_p1[32'd63];

assign tmp_2_fu_2459_p4 = {{dec_ah1_load_reg_4121[15:5]}};

assign tmp_30_fu_1785_p3 = sext_ln679_14_fu_1782_p1[32'd63];

assign tmp_31_fu_1928_p3 = sext_ln679_15_fu_1925_p1[32'd63];

assign tmp_32_fu_1880_p3 = sext_ln679_16_fu_1877_p1[32'd63];

assign tmp_33_fu_1814_p3 = sext_ln679_17_fu_1811_p1[32'd63];

assign tmp_35_fu_2290_p3 = reg_689[32'd63];

assign tmp_36_fu_1038_p3 = sext_ln756_fu_1035_p1[32'd31];

assign tmp_37_fu_1658_p3 = sext_ln679_19_fu_1655_p1[32'd63];

assign tmp_38_fu_1952_p3 = sext_ln679_20_fu_1949_p1[32'd63];

assign tmp_39_fu_1682_p3 = sext_ln679_21_fu_1679_p1[32'd63];

assign tmp_3_fu_760_p5 = {{input_r[7:6]}};

assign tmp_40_fu_1976_p3 = sext_ln679_22_fu_1973_p1[32'd63];

assign tmp_41_fu_1904_p3 = sext_ln679_23_fu_1901_p1[32'd63];

assign tmp_42_fu_1711_p3 = sext_ln679_24_fu_1708_p1[32'd63];

assign tmp_44_fu_2404_p3 = reg_689[32'd63];

assign tmp_5_fu_2472_p4 = {{sub_ln706_2_reg_4204[18:7]}};

assign tmp_fu_2267_p2 = ($signed(accumc_load_10_cast_fu_2264_p1) + $signed(sext_ln517_fu_2261_p1));

assign tmp_s_fu_2349_p4 = {{dec_al1_load_reg_4082[15:5]}};

assign trunc_ln15_fu_2298_p4 = {{sub_ln716_reg_4157[22:7]}};

assign trunc_ln16_fu_2590_p4 = {{sub_ln734_reg_4250[24:8]}};

assign trunc_ln425_1_fu_735_p4 = {{input_r[5:2]}};

assign trunc_ln425_fu_2508_p1 = add_ln422_fu_2504_p2[30:0];

assign trunc_ln496_fu_2686_p1 = add_ln493_fu_2682_p2[30:0];

assign trunc_ln636_fu_1185_p1 = select_ln641_fu_1178_p3[14:0];

assign trunc_ln703_2_fu_2641_p1 = apl2_9_fu_2635_p3[14:0];

assign trunc_ln703_fu_2518_p1 = apl2_6_fu_2512_p3[14:0];

assign trunc_ln716_2_fu_2412_p4 = {{sub_ln716_2_reg_4183[22:7]}};

assign trunc_ln733_2_fu_2801_p1 = apl1_12_fu_2794_p3[15:0];

assign trunc_ln733_fu_2714_p1 = apl1_8_fu_2707_p3[15:0];

assign trunc_ln734_2_fu_2724_p4 = {{sub_ln734_2_reg_4288[24:8]}};

assign trunc_ln756_fu_1053_p1 = select_ln761_fu_1046_p3[14:0];

assign wd2_2_fu_2387_p3 = {{dec_ah1_load_reg_4121}, {2'd0}};

assign wd2_fu_2273_p3 = {{dec_al1_load_reg_4082}, {2'd0}};

assign wd3_20_fu_2616_p2 = (15'd15360 - apl2_7_reg_4245);

assign wd3_21_fu_1612_p2 = reg_669 >> sub_ln656_2cast_fu_1609_p1;

assign wd3_28_fu_2750_p2 = (15'd15360 - apl2_10_reg_4283);

assign wd3_fu_1738_p2 = reg_669 >> sub_ln656cast_fu_1735_p1;

assign wd_fu_853_p4 = {{sub_ln759_reg_3256[22:7]}};

assign wl_code_table_address0 = zext_ln425_fu_745_p1;

assign xa1_1_fu_3186_p2 = ($signed(add_ln520_8_reg_4566) + $signed(sext_ln520_3_fu_3183_p1));

assign xa1_fu_2833_p2 = ($signed(sext_ln511_fu_2818_p1) - $signed(sext_ln511_1_fu_2829_p1));

assign xa2_fu_3194_p2 = ($signed(sext_ln521_7_fu_3191_p1) + $signed(add_ln521_3_reg_4571));

assign xout1 = {{xa1_1_fu_3186_p2[45:14]}};

assign xout2 = {{xa2_fu_3194_p2[45:14]}};

assign zext_ln425_1_fu_919_p1 = dec_detl_i;

assign zext_ln425_fu_745_p1 = trunc_ln425_1_fu_735_p4;

assign zext_ln428_fu_755_p1 = il;

assign zext_ln639_2_fu_816_p1 = shl_ln_fu_808_p3;

assign zext_ln639_fu_804_p1 = dec_nbl_i;

assign zext_ln656_2_fu_1309_p1 = wd1_2_reg_3449;

assign zext_ln656_fu_1397_p1 = wd1_reg_3536;

assign zext_ln733_4_fu_2699_p1 = wd3_20_reg_4277;

assign zext_ln733_5_fu_2783_p1 = wd3_28_reg_4326;

assign zext_ln733_6_fu_2786_p1 = wd3_28_reg_4326;

assign zext_ln733_fu_2696_p1 = wd3_20_reg_4277;

assign zext_ln759_2_fu_790_p1 = shl_ln15_fu_782_p3;

assign zext_ln759_fu_778_p1 = dec_nbh_i;

assign zl_4_fu_2017_p2 = (add_ln589_12_reg_3995 + add_ln589_10_reg_3990);

assign zl_6_fu_2031_p2 = (add_ln589_17_reg_4005 + add_ln589_15_reg_4000);

always @ (posedge ap_clk) begin
    sub_ln706_reg_4167[1:0] <= 2'b00;
    sub_ln706_2_reg_4204[1:0] <= 2'b00;
    xa1_reg_4361[1:0] <= 2'b00;
    sub_ln516_reg_4366[3:0] <= 4'b0000;
    add_ln520_reg_4381[1:0] <= 2'b00;
    sub_ln521_reg_4486[1:0] <= 2'b00;
    sub_ln517_reg_4501[3:0] <= 4'b0000;
end

endmodule //adpcm_main_decode
