Analysis & Synthesis report for Next186_SoC
Sat Nov 10 18:20:10 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|STATE
 12. State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|str
 13. State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|wstr
 14. State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE
 15. State Machine - |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|op
 16. State Machine - |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|STATE
 17. State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|RET
 18. State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|STATE
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Physical Synthesis Netlist Optimizations
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (No Restructuring Performed)
 27. Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component
 28. Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 29. Source assignments for system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated
 30. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated
 31. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_rn6:rdptr_g1p
 32. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p
 33. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram
 34. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
 35. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12
 36. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp
 37. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp
 38. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
 39. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17
 40. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b
 41. Source assignments for system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated
 42. Source assignments for system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated
 43. Source assignments for system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated
 44. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component
 45. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated
 46. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_6p6:rdptr_g1p
 47. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_27c:wrptr_g1p
 48. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|altsyncram_ke41:fifo_ram
 49. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_brp
 50. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_bwp
 51. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp
 52. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13
 53. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_brp
 54. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_bwp
 55. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp
 56. Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16
 57. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component
 58. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated
 59. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_nn6:rdptr_g1p
 60. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_j5c:wrptr_g1p
 61. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram
 62. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
 63. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12
 64. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp
 65. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15
 66. Source assignments for system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated
 67. Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated
 68. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component
 69. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated
 70. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_4p6:rdptr_g1p
 71. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_07c:wrptr_g1p
 72. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram
 73. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 74. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 75. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 76. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15
 77. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_9am2:auto_generated
 78. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component
 79. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated
 80. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|a_graycounter_4p6:rdptr_g1p
 81. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|a_graycounter_07c:wrptr_g1p
 82. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|altsyncram_v621:fifo_ram
 83. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp
 84. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6
 85. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp
 86. Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9
 87. Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_qsd1:auto_generated
 88. Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_qsd1:auto_generated
 89. Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated
 90. Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated
 91. Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0|altsyncram_vaa3:auto_generated
 92. Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0|altsyncram_5ba3:auto_generated
 93. Parameter Settings for User Entity Instance: dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component
 94. Parameter Settings for User Entity Instance: system:sys_inst|dcm:dcm_system|altpll:altpll_component
 95. Parameter Settings for User Entity Instance: system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component
 96. Parameter Settings for User Entity Instance: system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 98. Parameter Settings for User Entity Instance: system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component
102. Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component
104. Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component
107. Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst
109. Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0
110. Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1
111. Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0
112. Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0
113. Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0
114. Parameter Settings for Inferred Entity Instance: system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0
115. Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lpm_mult:Mult0
116. Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0
117. Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0
118. altpll Parameter Settings by Entity Instance
119. altsyncram Parameter Settings by Entity Instance
120. dcfifo Parameter Settings by Entity Instance
121. lpm_mult Parameter Settings by Entity Instance
122. Port Connectivity Checks: "system:sys_inst|i2c_master_byte:i2cmb"
123. Port Connectivity Checks: "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS"
124. Port Connectivity Checks: "system:sys_inst|opl3:opl3_inst|NextZ80:Z80"
125. Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter2"
126. Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter0"
127. Port Connectivity Checks: "system:sys_inst|unit186:CPUUnit"
128. Port Connectivity Checks: "system:sys_inst|sr_font:VGA_FONT"
129. Port Connectivity Checks: "system:sys_inst|VGA_CRT:crt"
130. Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac"
131. Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac"
132. Port Connectivity Checks: "system:sys_inst|VGA_SG:VGA"
133. Port Connectivity Checks: "system:sys_inst|cache2:cache_bios"
134. Port Connectivity Checks: "system:sys_inst"
135. Port Connectivity Checks: "dd_buf:sdrclk_buf"
136. Post-Synthesis Netlist Statistics for Top Partition
137. Elapsed Time Per Partition
138. Analysis & Synthesis Messages
139. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 10 18:20:09 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Next186_SoC                                 ;
; Top-level Entity Name              ; Next186_SoC                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 15,444                                      ;
;     Total combinational functions  ; 12,113                                      ;
;     Dedicated logic registers      ; 5,506                                       ;
; Total registers                    ; 5508                                        ;
; Total pins                         ; 76                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 510,736                                     ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                                      ; Next186_SoC        ; Next186_SoC        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; cache2.v                                     ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache2.v                                     ;         ;
; NextZ80/NextZ80Reg.v                         ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v                         ;         ;
; NextZ80/NextZ80CPU.v                         ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v                         ;         ;
; NextZ80/NextZ80ALU.v                         ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80ALU.v                         ;         ;
; opl3seq.v                                    ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v                                    ;         ;
; opl3.v                                       ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3.v                                       ;         ;
; i2c_master_byte.v                            ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/i2c_master_byte.v                            ;         ;
; soundwave.v                                  ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/soundwave.v                                  ;         ;
; q16.v                                        ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/q16.v                                        ;         ;
; datamem16.v                                  ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/datamem16.v                                  ;         ;
; instrmem.v                                   ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/instrmem.v                                   ;         ;
; qdsp.v                                       ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/qdsp.v                                       ;         ;
; DSP32.v                                      ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v                                      ;         ;
; UART_8250.v                                  ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/UART_8250.v                                  ;         ;
; rs232_phy.v                                  ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/rs232_phy.v                                  ;         ;
; q1.v                                         ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/q1.v                                         ;         ;
; dcm_cpu.v                                    ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm_cpu.v                                    ;         ;
; Next186/Next186_Regs.v                       ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_Regs.v                       ;         ;
; Next186/Next186_CPU.v                        ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v                        ;         ;
; Next186/Next186_BIU_2T_delayread.v           ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_BIU_2T_delayread.v           ;         ;
; Next186/Next186_ALU.v                        ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v                        ;         ;
; vga.v                                        ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v                                        ;         ;
; unit186.v                                    ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/unit186.v                                    ;         ;
; timer8253.v                                  ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v                                  ;         ;
; sdram.v                                      ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v                                      ;         ;
; PIC_8259.v                                   ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/PIC_8259.v                                   ;         ;
; KB_8042.v                                    ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/KB_8042.v                                    ;         ;
; ddr_186.v                                    ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v                                    ;         ;
; cache_controller.v                           ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache_controller.v                           ;         ;
; next186_soc.v                                ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v                                ;         ;
; dcm.v                                        ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm.v                                        ;         ;
; fifo.v                                       ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/fifo.v                                       ;         ;
; DAC_SRAM.v                                   ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DAC_SRAM.v                                   ;         ;
; font.mif                                     ; yes             ; User Memory Initialization File                       ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/font.mif                                     ;         ;
; sr_font.v                                    ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sr_font.v                                    ;         ;
; cache_bootload.mif                           ; yes             ; User Memory Initialization File                       ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache_bootload.mif                           ;         ;
; cache.v                                      ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache.v                                      ;         ;
; dd_buf.v                                     ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dd_buf.v                                     ;         ;
; opl3_mem.v                                   ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_mem.v                                   ;         ;
; opl3_in.v                                    ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_in.v                                    ;         ;
; eg_inc.mem                                   ; yes             ; Auto-Found Unspecified File                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem                                   ;         ;
; exp_tab.mem                                  ; yes             ; Auto-Found Unspecified File                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem                                  ;         ;
; sin_tab.mem                                  ; yes             ; Auto-Found Unspecified File                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem                                  ;         ;
; pm.mem                                       ; yes             ; Auto-Found Unspecified File                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem                                       ;         ;
; am.mem                                       ; yes             ; Auto-Found Unspecified File                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem                                       ;         ;
; egapal.mem                                   ; yes             ; Auto-Found Unspecified File                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/egapal.mem                                   ;         ;
; altddio_out.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf                                       ;         ;
; aglobal171.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                        ;         ;
; stratix_ddio.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ddio.inc                                      ;         ;
; cyclone_ddio.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                      ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;         ;
; stratix_lcell.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_lcell.inc                                     ;         ;
; db/ddio_out_p9j.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/ddio_out_p9j.tdf                          ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                            ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                       ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;         ;
; db/dcm_altpll.v                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v                              ;         ;
; db/dcm_cpu_altpll.v                          ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_cpu_altpll.v                          ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                            ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                            ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                          ;         ;
; db/altsyncram_bkn2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf                       ;         ;
; db/decode_jsa.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/decode_jsa.tdf                            ;         ;
; db/mux_gob.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mux_gob.tdf                               ;         ;
; dcfifo_mixed_widths.tdf                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                               ;         ;
; db/dcfifo_6qf1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf                           ;         ;
; db/a_gray2bin_ugb.tdf                        ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_gray2bin_ugb.tdf                        ;         ;
; db/a_graycounter_rn6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_rn6.tdf                     ;         ;
; db/a_graycounter_m5c.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_m5c.tdf                     ;         ;
; db/altsyncram_7011.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_7011.tdf                       ;         ;
; db/alt_synch_pipe_h9l.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_h9l.tdf                    ;         ;
; db/dffpipe_2v8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_2v8.tdf                           ;         ;
; db/dffpipe_1v8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_1v8.tdf                           ;         ;
; db/dffpipe_909.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_909.tdf                           ;         ;
; db/alt_synch_pipe_i9l.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_i9l.tdf                    ;         ;
; db/dffpipe_3v8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_3v8.tdf                           ;         ;
; db/cmpr_f66.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cmpr_f66.tdf                              ;         ;
; db/cntr_old.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cntr_old.tdf                              ;         ;
; db/altsyncram_ltd2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_ltd2.tdf                       ;         ;
; db/altsyncram_edf2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_edf2.tdf                       ;         ;
; db/altsyncram_lgn2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_lgn2.tdf                       ;         ;
; sndfifo.v                                    ; yes             ; Auto-Found Wizard-Generated File                      ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sndfifo.v                                    ;         ;
; dcfifo.tdf                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                            ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                       ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;         ;
; a_graycounter.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.inc                                     ;         ;
; a_fefifo.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                          ;         ;
; a_gray2bin.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                        ;         ;
; dffpipe.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                                           ;         ;
; alt_sync_fifo.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                     ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                       ;         ;
; altsyncram_fifo.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                   ;         ;
; db/dcfifo_bmg1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf                           ;         ;
; db/a_gray2bin_9ib.tdf                        ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_gray2bin_9ib.tdf                        ;         ;
; db/a_graycounter_6p6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_6p6.tdf                     ;         ;
; db/a_graycounter_27c.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_27c.tdf                     ;         ;
; db/altsyncram_ke41.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_ke41.tdf                       ;         ;
; db/dffpipe_c09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_c09.tdf                           ;         ;
; db/alt_synch_pipe_sal.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_sal.tdf                    ;         ;
; db/dffpipe_d09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_d09.tdf                           ;         ;
; db/alt_synch_pipe_tal.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_tal.tdf                    ;         ;
; db/dffpipe_e09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_e09.tdf                           ;         ;
; db/cmpr_q76.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cmpr_q76.tdf                              ;         ;
; db/dcfifo_ote1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_ote1.tdf                           ;         ;
; db/a_graycounter_nn6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_nn6.tdf                     ;         ;
; db/a_graycounter_j5c.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_j5c.tdf                     ;         ;
; db/altsyncram_sb41.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_sb41.tdf                       ;         ;
; db/alt_synch_pipe_d9l.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_d9l.tdf                    ;         ;
; db/dffpipe_uu8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_uu8.tdf                           ;         ;
; db/alt_synch_pipe_e9l.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_e9l.tdf                    ;         ;
; db/dffpipe_vu8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_vu8.tdf                           ;         ;
; db/cmpr_b66.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cmpr_b66.tdf                              ;         ;
; db/altsyncram_jbr1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_jbr1.tdf                       ;         ;
; db/altsyncram_q8k1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_q8k1.tdf                       ;         ;
; db/dcfifo_emf1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_emf1.tdf                           ;         ;
; db/a_graycounter_4p6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_4p6.tdf                     ;         ;
; db/a_graycounter_07c.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_07c.tdf                     ;         ;
; db/altsyncram_mb41.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_mb41.tdf                       ;         ;
; db/alt_synch_pipe_qal.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_qal.tdf                    ;         ;
; db/dffpipe_b09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_b09.tdf                           ;         ;
; db/alt_synch_pipe_ral.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_ral.tdf                    ;         ;
; db/dffpipe_f09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_f09.tdf                           ;         ;
; db/cmpr_o76.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cmpr_o76.tdf                              ;         ;
; db/altsyncram_9am2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_9am2.tdf                       ;         ;
; opl3.mif                                     ; yes             ; Auto-Found Memory Initialization File                 ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3.mif                                     ;         ;
; db/dcfifo_60f1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_60f1.tdf                           ;         ;
; db/altsyncram_v621.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_v621.tdf                       ;         ;
; db/alt_synch_pipe_ual.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_ual.tdf                    ;         ;
; db/dffpipe_g09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_g09.tdf                           ;         ;
; db/alt_synch_pipe_val.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_val.tdf                    ;         ;
; db/dffpipe_h09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_h09.tdf                           ;         ;
; db/altsyncram_qsd1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_qsd1.tdf                       ;         ;
; db/altsyncram_aa71.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf                       ;         ;
; db/Next186_SoC.ram1_sampler_705dd160.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/Next186_SoC.ram1_sampler_705dd160.hdl.mif ;         ;
; db/altsyncram_4a71.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf                       ;         ;
; db/Next186_SoC.ram0_sampler_705dd160.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/Next186_SoC.ram0_sampler_705dd160.hdl.mif ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;         ;
; multcore.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                          ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                          ;         ;
; altshift.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                          ;         ;
; db/mult_46t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mult_46t.tdf                              ;         ;
; db/mult_76t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mult_76t.tdf                              ;         ;
; db/mult_4dt.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mult_4dt.tdf                              ;         ;
; db/altsyncram_vaa3.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_vaa3.tdf                       ;         ;
; db/decode_f8a.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/decode_f8a.tdf                            ;         ;
; db/mux_iob.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mux_iob.tdf                               ;         ;
; db/altsyncram_5ba3.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_5ba3.tdf                       ;         ;
; db/decode_j8a.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/decode_j8a.tdf                            ;         ;
; db/mux_mob.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mux_mob.tdf                               ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 15,444                                                                                                      ;
;                                             ;                                                                                                             ;
; Total combinational functions               ; 12113                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                             ;
;     -- 4 input functions                    ; 7862                                                                                                        ;
;     -- 3 input functions                    ; 2595                                                                                                        ;
;     -- <=2 input functions                  ; 1656                                                                                                        ;
;                                             ;                                                                                                             ;
; Logic elements by mode                      ;                                                                                                             ;
;     -- normal mode                          ; 11026                                                                                                       ;
;     -- arithmetic mode                      ; 1087                                                                                                        ;
;                                             ;                                                                                                             ;
; Total registers                             ; 5508                                                                                                        ;
;     -- Dedicated logic registers            ; 5506                                                                                                        ;
;     -- I/O registers                        ; 4                                                                                                           ;
;                                             ;                                                                                                             ;
; I/O pins                                    ; 76                                                                                                          ;
; Total memory bits                           ; 510736                                                                                                      ;
;                                             ;                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 12                                                                                                          ;
;                                             ;                                                                                                             ;
; Total PLLs                                  ; 2                                                                                                           ;
;     -- PLLs                                 ; 2                                                                                                           ;
;                                             ;                                                                                                             ;
; Maximum fan-out node                        ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4165                                                                                                        ;
; Total fan-out                               ; 65412                                                                                                       ;
; Average fan-out                             ; 3.60                                                                                                        ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                         ; Entity Name                 ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |Next186_SoC                                                 ; 12113 (1)           ; 5506 (0)                  ; 510736      ; 12           ; 0       ; 6         ; 76   ; 0            ; |Next186_SoC                                                                                                                                                                                                                ; Next186_SoC                 ; work         ;
;    |dd_buf:sdrclk_buf|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf                                                                                                                                                                                              ; dd_buf                      ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component                                                                                                                                                            ; altddio_out                 ; work         ;
;          |ddio_out_p9j:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                ; ddio_out_p9j                ; work         ;
;    |system:sys_inst|                                         ; 12112 (705)         ; 5506 (312)                ; 510736      ; 12           ; 0       ; 6         ; 0    ; 0            ; |Next186_SoC|system:sys_inst                                                                                                                                                                                                ; system                      ; work         ;
;       |DSP32:DSP32_inst|                                     ; 719 (594)           ; 135 (83)                  ; 41232       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst                                                                                                                                                                               ; DSP32                       ; work         ;
;          |instrmem:Code|                                     ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code                                                                                                                                                                 ; instrmem                    ; work         ;
;             |altsyncram:altsyncram_component|                ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component                                                                                                                                 ; altsyncram                  ; work         ;
;                |altsyncram_jbr1:auto_generated|              ; 1 (1)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated                                                                                                  ; altsyncram_jbr1             ; work         ;
;          |lpm_mult:Mult0|                                    ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0                                                                                                                                                                ; lpm_mult                    ; work         ;
;             |mult_46t:auto_generated|                        ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                        ; mult_46t                    ; work         ;
;          |qdsp:qbus|                                         ; 32 (0)              ; 51 (0)                    ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus                                                                                                                                                                     ; qdsp                        ; work         ;
;             |dcfifo:dcfifo_component|                        ; 32 (0)              ; 51 (0)                    ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component                                                                                                                                             ; dcfifo                      ; work         ;
;                |dcfifo_ote1:auto_generated|                  ; 32 (5)              ; 51 (15)                   ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated                                                                                                                  ; dcfifo_ote1                 ; work         ;
;                   |a_graycounter_j5c:wrptr_g1p|              ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_j5c:wrptr_g1p                                                                                      ; a_graycounter_j5c           ; work         ;
;                   |a_graycounter_nn6:rdptr_g1p|              ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_nn6:rdptr_g1p                                                                                      ; a_graycounter_nn6           ; work         ;
;                   |alt_synch_pipe_d9l:rs_dgwp|               ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp                                                                                       ; alt_synch_pipe_d9l          ; work         ;
;                      |dffpipe_uu8:dffpipe12|                 ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12                                                                 ; dffpipe_uu8                 ; work         ;
;                   |alt_synch_pipe_e9l:ws_dgrp|               ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp                                                                                       ; alt_synch_pipe_e9l          ; work         ;
;                      |dffpipe_vu8:dffpipe15|                 ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15                                                                 ; dffpipe_vu8                 ; work         ;
;                   |altsyncram_sb41:fifo_ram|                 ; 0 (0)               ; 0 (0)                     ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram                                                                                         ; altsyncram_sb41             ; work         ;
;                   |cmpr_b66:rdempty_eq_comp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|cmpr_b66:rdempty_eq_comp                                                                                         ; cmpr_b66                    ; work         ;
;                   |cmpr_b66:wrfull_eq_comp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|cmpr_b66:wrfull_eq_comp                                                                                          ; cmpr_b66                    ; work         ;
;          |regs:DSRegs|                                       ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs                                                                                                                                                                   ; regs                        ; work         ;
;             |altsyncram:r_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0                                                                                                                                                ; altsyncram                  ; work         ;
;                |altsyncram_qsd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_qsd1:auto_generated                                                                                                                 ; altsyncram_qsd1             ; work         ;
;             |altsyncram:r_rtl_1|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1                                                                                                                                                ; altsyncram                  ; work         ;
;                |altsyncram_qsd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_qsd1:auto_generated                                                                                                                 ; altsyncram_qsd1             ; work         ;
;             |datamem16:RdRegs|                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs                                                                                                                                                  ; datamem16                   ; work         ;
;                |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                  ; work         ;
;                   |altsyncram_q8k1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated                                                                                   ; altsyncram_q8k1             ; work         ;
;       |KB_Mouse_8042:KB_Mouse|                               ; 124 (76)            ; 86 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse                                                                                                                                                                         ; KB_Mouse_8042               ; work         ;
;          |PS2Interface:Keyboard|                             ; 24 (24)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard                                                                                                                                                   ; PS2Interface                ; work         ;
;          |PS2Interface:Mouse|                                ; 24 (24)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse                                                                                                                                                      ; PS2Interface                ; work         ;
;       |PIC_8259:PIC|                                         ; 26 (26)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|PIC_8259:PIC                                                                                                                                                                                   ; PIC_8259                    ; work         ;
;       |SDRAM_16bit:SDR|                                      ; 157 (157)           ; 177 (177)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR                                                                                                                                                                                ; SDRAM_16bit                 ; work         ;
;       |UART_8250:UART|                                       ; 198 (38)            ; 215 (29)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART                                                                                                                                                                                 ; UART_8250                   ; work         ;
;          |q16:rs232_rd|                                      ; 63 (0)              ; 107 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd                                                                                                                                                                    ; q16                         ; work         ;
;             |dcfifo:dcfifo_component|                        ; 63 (0)              ; 107 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component                                                                                                                                            ; dcfifo                      ; work         ;
;                |dcfifo_emf1:auto_generated|                  ; 63 (5)              ; 107 (33)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated                                                                                                                 ; dcfifo_emf1                 ; work         ;
;                   |a_graycounter_07c:wrptr_g1p|              ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                                     ; a_graycounter_07c           ; work         ;
;                   |a_graycounter_4p6:rdptr_g1p|              ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                                     ; a_graycounter_4p6           ; work         ;
;                   |alt_synch_pipe_qal:rs_dgwp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                                                                      ; alt_synch_pipe_qal          ; work         ;
;                      |dffpipe_b09:dffpipe12|                 ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12                                                                ; dffpipe_b09                 ; work         ;
;                   |alt_synch_pipe_ral:ws_dgrp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp                                                                                      ; alt_synch_pipe_ral          ; work         ;
;                      |dffpipe_f09:dffpipe15|                 ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15                                                                ; dffpipe_f09                 ; work         ;
;                   |altsyncram_mb41:fifo_ram|                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram                                                                                        ; altsyncram_mb41             ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                        ; cmpr_o76                    ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                         ; cmpr_o76                    ; work         ;
;          |q1:rs232_wr|                                       ; 10 (10)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr                                                                                                                                                                     ; q1                          ; work         ;
;          |rs232_phy:rs232_phy_inst|                          ; 87 (87)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst                                                                                                                                                        ; rs232_phy                   ; work         ;
;       |VGA_CRT:crt|                                          ; 225 (225)           ; 279 (279)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt                                                                                                                                                                                    ; VGA_CRT                     ; work         ;
;       |VGA_DAC:dac|                                          ; 325 (325)           ; 310 (310)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac                                                                                                                                                                                    ; VGA_DAC                     ; work         ;
;          |DAC_SRAM:vga_dac|                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac                                                                                                                                                                   ; DAC_SRAM                    ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component                                                                                                                                   ; altsyncram                  ; work         ;
;                |altsyncram_ltd2:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated                                                                                                    ; altsyncram_ltd2             ; work         ;
;       |VGA_GC:gc|                                            ; 96 (96)             ; 118 (118)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc                                                                                                                                                                                      ; VGA_GC                      ; work         ;
;       |VGA_SC:sc|                                            ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_SC:sc                                                                                                                                                                                      ; VGA_SC                      ; work         ;
;       |VGA_SG:VGA|                                           ; 45 (45)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_SG:VGA                                                                                                                                                                                     ; VGA_SG                      ; work         ;
;       |cache_controller:cache_ctl|                           ; 1992 (1992)         ; 1774 (1774)               ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl                                                                                                                                                                     ; cache_controller            ; work         ;
;          |cache:cache_mem|                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem                                                                                                                                                     ; cache                       ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component                                                                                                                     ; altsyncram                  ; work         ;
;                |altsyncram_lgn2:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated                                                                                      ; altsyncram_lgn2             ; work         ;
;       |dcm:dcm_system|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system                                                                                                                                                                                 ; dcm                         ; work         ;
;          |altpll:altpll_component|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component                                                                                                                                                         ; altpll                      ; work         ;
;             |dcm_altpll:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated                                                                                                                               ; dcm_altpll                  ; work         ;
;       |dcm_cpu:dcm_cpu_inst|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst                                                                                                                                                                           ; dcm_cpu                     ; work         ;
;          |altpll:altpll_component|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component                                                                                                                                                   ; altpll                      ; work         ;
;             |dcm_cpu_altpll:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated                                                                                                                     ; dcm_cpu_altpll              ; work         ;
;       |fifo:vga_fifo|                                        ; 77 (0)              ; 108 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo                                                                                                                                                                                  ; fifo                        ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)              ; 108 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                ; dcfifo_mixed_widths         ; work         ;
;             |dcfifo_6qf1:auto_generated|                     ; 77 (16)             ; 108 (28)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated                                                                                                     ; dcfifo_6qf1                 ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                                                                     ; a_gray2bin_ugb              ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                                                                     ; a_gray2bin_ugb              ; work         ;
;                |a_graycounter_m5c:wrptr_g1p|                 ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p                                                                         ; a_graycounter_m5c           ; work         ;
;                |a_graycounter_rn6:rdptr_g1p|                 ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_rn6:rdptr_g1p                                                                         ; a_graycounter_rn6           ; work         ;
;                |alt_synch_pipe_h9l:rs_dgwp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp                                                                          ; alt_synch_pipe_h9l          ; work         ;
;                   |dffpipe_2v8:dffpipe12|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12                                                    ; dffpipe_2v8                 ; work         ;
;                |alt_synch_pipe_i9l:ws_dgrp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp                                                                          ; alt_synch_pipe_i9l          ; work         ;
;                   |dffpipe_3v8:dffpipe17|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17                                                    ; dffpipe_3v8                 ; work         ;
;                |altsyncram_7011:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram                                                                            ; altsyncram_7011             ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                            ; cmpr_f66                    ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                             ; cmpr_f66                    ; work         ;
;                |cntr_old:cntr_b|                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b                                                                                     ; cntr_old                    ; work         ;
;                |dffpipe_1v8:ws_brp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp                                                                                  ; dffpipe_1v8                 ; work         ;
;                |dffpipe_909:ws_bwp|                          ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp                                                                                  ; dffpipe_909                 ; work         ;
;       |i2c_master_byte:i2cmb|                                ; 42 (42)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb                                                                                                                                                                          ; i2c_master_byte             ; work         ;
;       |opl3:opl3_inst|                                       ; 2837 (38)           ; 765 (20)                  ; 215552      ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst                                                                                                                                                                                 ; opl3                        ; work         ;
;          |NextZ80:Z80|                                       ; 1628 (626)          ; 405 (83)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80                                                                                                                                                                     ; NextZ80                     ; work         ;
;             |ALU16:CPU_ALU16|                                ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16                                                                                                                                                     ; ALU16                       ; work         ;
;             |ALU8:CPU_ALU8|                                  ; 380 (372)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8                                                                                                                                                       ; ALU8                        ; work         ;
;                |daa:daa_adjust|                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|daa:daa_adjust                                                                                                                                        ; daa                         ; work         ;
;             |Z80Reg:CPU_REGS|                                ; 598 (211)           ; 322 (66)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS                                                                                                                                                     ; Z80Reg                      ; work         ;
;                |RAM16X8D_regs:regs_hi|                       ; 192 (192)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi                                                                                                                               ; RAM16X8D_regs               ; work         ;
;                |RAM16X8D_regs:regs_lo|                       ; 176 (176)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo                                                                                                                               ; RAM16X8D_regs               ; work         ;
;                |RegSelect:WSelectR|                          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR                                                                                                                                  ; RegSelect                   ; work         ;
;                |RegSelect:WSelectW|                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW                                                                                                                                  ; RegSelect                   ; work         ;
;          |opl3_in:in_queue|                                  ; 65 (0)              ; 107 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue                                                                                                                                                                ; opl3_in                     ; work         ;
;             |dcfifo:dcfifo_component|                        ; 65 (0)              ; 107 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component                                                                                                                                        ; dcfifo                      ; work         ;
;                |dcfifo_60f1:auto_generated|                  ; 65 (6)              ; 107 (33)                  ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated                                                                                                             ; dcfifo_60f1                 ; work         ;
;                   |a_graycounter_07c:wrptr_g1p|              ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                                 ; a_graycounter_07c           ; work         ;
;                   |a_graycounter_4p6:rdptr_g1p|              ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                                 ; a_graycounter_4p6           ; work         ;
;                   |alt_synch_pipe_ual:rs_dgwp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp                                                                                  ; alt_synch_pipe_ual          ; work         ;
;                      |dffpipe_g09:dffpipe6|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6                                                             ; dffpipe_g09                 ; work         ;
;                   |alt_synch_pipe_val:ws_dgrp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp                                                                                  ; alt_synch_pipe_val          ; work         ;
;                      |dffpipe_h09:dffpipe9|                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9                                                             ; dffpipe_h09                 ; work         ;
;                   |altsyncram_v621:fifo_ram|                 ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|altsyncram_v621:fifo_ram                                                                                    ; altsyncram_v621             ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                    ; cmpr_o76                    ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                     ; cmpr_o76                    ; work         ;
;          |opl3_mem:ram_inst|                                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst                                                                                                                                                               ; opl3_mem                    ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component                                                                                                                               ; altsyncram                  ; work         ;
;                |altsyncram_9am2:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_9am2:auto_generated                                                                                                ; altsyncram_9am2             ; work         ;
;          |opl3seq:opl3seq_inst|                              ; 1106 (979)          ; 233 (227)                 ; 139776      ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst                                                                                                                                                            ; opl3seq                     ; work         ;
;             |lpm_mult:Mult0|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lpm_mult:Mult0                                                                                                                                             ; lpm_mult                    ; work         ;
;                |mult_4dt:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lpm_mult:Mult0|mult_4dt:auto_generated                                                                                                                     ; mult_4dt                    ; work         ;
;             |sampler:sampler_inst|                           ; 127 (90)            ; 6 (1)                     ; 139776      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst                                                                                                                                       ; sampler                     ; work         ;
;                |altsyncram:exp_tab_rtl_0|                    ; 7 (0)               ; 3 (0)                     ; 86528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0                                                                                                              ; altsyncram                  ; work         ;
;                   |altsyncram_aa71:auto_generated|           ; 7 (0)               ; 3 (0)                     ; 86528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated                                                                               ; altsyncram_aa71             ; work         ;
;                      |altsyncram:ram_block1a0|               ; 7 (0)               ; 3 (0)                     ; 86528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_5ba3:auto_generated|     ; 7 (0)               ; 3 (3)                     ; 86528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0|altsyncram_5ba3:auto_generated                        ; altsyncram_5ba3             ; work         ;
;                            |decode_j8a:rden_decode|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0|altsyncram_5ba3:auto_generated|decode_j8a:rden_decode ; decode_j8a                  ; work         ;
;                |altsyncram:sin_tab_rtl_0|                    ; 30 (0)              ; 2 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0                                                                                                              ; altsyncram                  ; work         ;
;                   |altsyncram_4a71:auto_generated|           ; 30 (0)              ; 2 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated                                                                               ; altsyncram_4a71             ; work         ;
;                      |altsyncram:ram_block1a0|               ; 30 (0)              ; 2 (0)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0                                                       ; altsyncram                  ; work         ;
;                         |altsyncram_vaa3:auto_generated|     ; 30 (0)              ; 2 (2)                     ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0|altsyncram_vaa3:auto_generated                        ; altsyncram_vaa3             ; work         ;
;                            |decode_f8a:rden_decode|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0|altsyncram_vaa3:auto_generated|decode_f8a:rden_decode ; decode_f8a                  ; work         ;
;                            |mux_iob:mux2|                    ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0|altsyncram_vaa3:auto_generated|mux_iob:mux2           ; mux_iob                     ; work         ;
;       |seg_map:seg_mapper|                                   ; 270 (270)           ; 169 (169)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper                                                                                                                                                                             ; seg_map                     ; work         ;
;       |soundwave:sound_gen|                                  ; 400 (257)           ; 318 (143)                 ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen                                                                                                                                                                            ; soundwave                   ; work         ;
;          |sndfifo:sndfifo_inst|                              ; 143 (0)             ; 175 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst                                                                                                                                                       ; sndfifo                     ; work         ;
;             |dcfifo:dcfifo_component|                        ; 143 (0)             ; 175 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component                                                                                                                               ; dcfifo                      ; work         ;
;                |dcfifo_bmg1:auto_generated|                  ; 143 (30)            ; 175 (39)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated                                                                                                    ; dcfifo_bmg1                 ; work         ;
;                   |a_gray2bin_9ib:rdptr_g_gray2bin|          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin                                                                    ; a_gray2bin_9ib              ; work         ;
;                   |a_gray2bin_9ib:rs_dgwp_gray2bin|          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin                                                                    ; a_gray2bin_9ib              ; work         ;
;                   |a_gray2bin_9ib:wrptr_g_gray2bin|          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin                                                                    ; a_gray2bin_9ib              ; work         ;
;                   |a_gray2bin_9ib:ws_dgrp_gray2bin|          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin                                                                    ; a_gray2bin_9ib              ; work         ;
;                   |a_graycounter_27c:wrptr_g1p|              ; 24 (24)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_27c:wrptr_g1p                                                                        ; a_graycounter_27c           ; work         ;
;                   |a_graycounter_6p6:rdptr_g1p|              ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_6p6:rdptr_g1p                                                                        ; a_graycounter_6p6           ; work         ;
;                   |alt_synch_pipe_sal:rs_dgwp|               ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp                                                                         ; alt_synch_pipe_sal          ; work         ;
;                      |dffpipe_d09:dffpipe13|                 ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13                                                   ; dffpipe_d09                 ; work         ;
;                   |alt_synch_pipe_tal:ws_dgrp|               ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp                                                                         ; alt_synch_pipe_tal          ; work         ;
;                      |dffpipe_e09:dffpipe16|                 ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16                                                   ; dffpipe_e09                 ; work         ;
;                   |altsyncram_ke41:fifo_ram|                 ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|altsyncram_ke41:fifo_ram                                                                           ; altsyncram_ke41             ; work         ;
;                   |cmpr_q76:rdempty_eq_comp|                 ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|cmpr_q76:rdempty_eq_comp                                                                           ; cmpr_q76                    ; work         ;
;                   |cmpr_q76:wrfull_eq_comp|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|cmpr_q76:wrfull_eq_comp                                                                            ; cmpr_q76                    ; work         ;
;                   |dffpipe_c09:rs_brp|                       ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_brp                                                                                 ; dffpipe_c09                 ; work         ;
;                   |dffpipe_c09:rs_bwp|                       ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_bwp                                                                                 ; dffpipe_c09                 ; work         ;
;                   |dffpipe_c09:ws_brp|                       ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_brp                                                                                 ; dffpipe_c09                 ; work         ;
;                   |dffpipe_c09:ws_bwp|                       ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_bwp                                                                                 ; dffpipe_c09                 ; work         ;
;       |sr_font:VGA_FONT|                                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT                                                                                                                                                                               ; sr_font                     ; work         ;
;          |altsyncram:altsyncram_component|                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component                                                                                                                                               ; altsyncram                  ; work         ;
;             |altsyncram_edf2:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated                                                                                                                ; altsyncram_edf2             ; work         ;
;       |timer_8253:timer|                                     ; 195 (23)            ; 103 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer                                                                                                                                                                               ; timer_8253                  ; work         ;
;          |counter:counter0|                                  ; 87 (87)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0                                                                                                                                                              ; counter                     ; work         ;
;          |counter:counter2|                                  ; 85 (85)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter2                                                                                                                                                              ; counter                     ; work         ;
;       |unit186:CPUUnit|                                      ; 3665 (387)          ; 532 (33)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit                                                                                                                                                                                ; unit186                     ; work         ;
;          |BIU186_32bSync_2T_DelayRead:BIU|                   ; 394 (394)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU                                                                                                                                                ; BIU186_32bSync_2T_DelayRead ; work         ;
;          |Next186_CPU:cpu|                                   ; 2884 (1733)         ; 329 (96)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu                                                                                                                                                                ; Next186_CPU                 ; work         ;
;             |Next186_ALU:ALU16|                              ; 453 (453)           ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16                                                                                                                                              ; Next186_ALU                 ; work         ;
;                |lpm_mult:Mult0|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0                                                                                                                               ; lpm_mult                    ; work         ;
;                   |mult_76t:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0|mult_76t:auto_generated                                                                                                       ; mult_76t                    ; work         ;
;             |Next186_EA:EA|                                  ; 141 (141)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA                                                                                                                                                  ; Next186_EA                  ; work         ;
;             |Next186_Regs:REGS|                              ; 557 (557)           ; 233 (233)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS                                                                                                                                              ; Next186_Regs                ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 16           ; 17           ; 16           ; 17           ; 272    ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_qsd1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_qsd1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                                         ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                         ;
; system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; True Dual Port   ; 1024         ; 8            ; 256          ; 32           ; 8192   ; None                                         ;
; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; cache_bootload.mif                           ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192   ; None                                         ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|altsyncram_v621:fifo_ram|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 1024         ; 10           ; 1024         ; 10           ; 10240  ; None                                         ;
; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_9am2:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; True Dual Port   ; 8192         ; 8            ; 4096         ; 16           ; 65536  ; opl3.mif                                     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0|altsyncram_5ba3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 6656         ; 13           ; --           ; --           ; 86528  ; db/Next186_SoC.ram1_sampler_705dd160.hdl.mif ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0|altsyncram_vaa3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 4096         ; 13           ; --           ; --           ; 53248  ; db/Next186_SoC.ram0_sampler_705dd160.hdl.mif ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|altsyncram_ke41:fifo_ram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                                         ;
; system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; font.mif                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|dd_buf:sdrclk_buf                                             ; dd_buf.v        ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code                ; instrmem.v      ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs ; datamem16.v     ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus                    ; qdsp.v          ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd                   ; q16.v           ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT                              ; sr_font.v       ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|cache2:cache_bios                             ; cache2.v        ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem    ; cache.v         ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac                  ; DAC_SRAM.v      ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst                          ; dcm_cpu.v       ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|dcm:dcm_system                                ; dcm.v           ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_in:in_queue               ; opl3_in.v       ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst              ; opl3_mem.v      ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|fifo:vga_fifo                                 ; fifo.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|STATE ;
+----------+----------+----------+----------+------------------------------+
; Name     ; STATE.11 ; STATE.10 ; STATE.01 ; STATE.00                     ;
+----------+----------+----------+----------+------------------------------+
; STATE.00 ; 0        ; 0        ; 0        ; 0                            ;
; STATE.01 ; 0        ; 0        ; 1        ; 1                            ;
; STATE.10 ; 0        ; 1        ; 0        ; 1                            ;
; STATE.11 ; 1        ; 0        ; 0        ; 1                            ;
+----------+----------+----------+----------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|str ;
+--------+--------+--------+--------------------------------------------------+
; Name   ; str.00 ; str.10 ; str.01                                           ;
+--------+--------+--------+--------------------------------------------------+
; str.00 ; 0      ; 0      ; 0                                                ;
; str.01 ; 1      ; 0      ; 1                                                ;
; str.10 ; 1      ; 1      ; 0                                                ;
+--------+--------+--------+--------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|wstr ;
+---------+---------+---------+------------------------------------------------+
; Name    ; wstr.00 ; wstr.10 ; wstr.01                                        ;
+---------+---------+---------+------------------------------------------------+
; wstr.00 ; 0       ; 0       ; 0                                              ;
; wstr.01 ; 1       ; 0       ; 1                                              ;
; wstr.10 ; 1       ; 1       ; 0                                              ;
+---------+---------+---------+------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE ;
+----------+----------+----------+-----------------------------------------------------------+
; Name     ; STATE.00 ; STATE.10 ; STATE.01                                                  ;
+----------+----------+----------+-----------------------------------------------------------+
; STATE.00 ; 0        ; 0        ; 0                                                         ;
; STATE.01 ; 1        ; 0        ; 1                                                         ;
; STATE.10 ; 1        ; 1        ; 0                                                         ;
+----------+----------+----------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|op               ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; op.111 ; op.110 ; op.101 ; op.100 ; op.011 ; op.010 ; op.001 ; op.000 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; op.000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; op.001 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; op.010 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; op.011 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; op.100 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; op.101 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; op.110 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; op.111 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|STATE ;
+-----------+-----------+-----------+-----------+-----------+-------------------+
; Name      ; STATE.111 ; STATE.101 ; STATE.100 ; STATE.011 ; STATE.000         ;
+-----------+-----------+-----------+-----------+-----------+-------------------+
; STATE.000 ; 0         ; 0         ; 0         ; 0         ; 0                 ;
; STATE.011 ; 0         ; 0         ; 0         ; 1         ; 1                 ;
; STATE.100 ; 0         ; 0         ; 1         ; 0         ; 1                 ;
; STATE.101 ; 0         ; 1         ; 0         ; 0         ; 1                 ;
; STATE.111 ; 1         ; 0         ; 0         ; 0         ; 1                 ;
+-----------+-----------+-----------+-----------+-----------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|RET    ;
+---------+---------+---------+---------+---------+---------+---------+
; Name    ; RET.111 ; RET.110 ; RET.101 ; RET.100 ; RET.011 ; RET.000 ;
+---------+---------+---------+---------+---------+---------+---------+
; RET.000 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; RET.011 ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; RET.100 ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; RET.101 ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; RET.110 ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; RET.111 ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|STATE                                        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; STATE.111 ; STATE.110 ; STATE.101 ; STATE.100 ; STATE.011 ; STATE.010 ; STATE.001 ; STATE.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; STATE.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; STATE.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; STATE.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; STATE.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; STATE.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; STATE.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; STATE.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; STATE.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[12] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[12] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[12] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[10]              ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[8]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[9]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[6]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[7]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[4]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[5]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[2]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[3]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[0]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[1]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10]              ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]               ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1]   ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[12] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[4]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[2]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[3]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[0]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[1]                ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[10]              ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[8]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[9]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[6]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[7]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[4]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[5]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[2]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[3]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[0]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[1]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10]              ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]               ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]               ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[8]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[6]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[7]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[4]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[5]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[2]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[3]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[0]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[1]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0]   ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1]   ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[4]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[2]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[3]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[0]                ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[1]                ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[10]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[8]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[9]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[6]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[7]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[4]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[5]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[2]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[3]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[0]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe8a[1]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[10]           ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[8]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[9]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[6]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[7]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[4]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[5]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[2]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[3]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[0]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe11a[1]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[10]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[8]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[9]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[6]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[7]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[4]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[5]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[2]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[3]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[0]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6|dffe7a[1]             ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[10]           ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[8]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[9]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[6]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[7]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[4]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[5]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[2]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[3]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[0]            ; yes                                                              ; yes                                        ;
; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9|dffe10a[1]            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 196                                                                                                                               ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                                                                                              ; Reason for Removal                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; system:sys_inst|rNMI[0..8]                                                                                                                 ; Lost fanout                                                                   ;
; system:sys_inst|opl3:opl3_inst|status[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SNMI                                                                                            ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SINT                                                                                            ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|RET[2,5]                                                                               ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|VGA_SC:sc|dout1[4..7]                                                                                                      ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|rNMI[9]                                                                                                                    ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FNMI                                                                                            ; Lost fanout                                                                   ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[6]                                                                                    ; Lost fanout                                                                   ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_bwp|dffe12a[12] ; Lost fanout                                                                   ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_brp|dffe12a[12] ; Lost fanout                                                                   ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_bwp|dffe12a[12] ; Lost fanout                                                                   ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_brp|dffe12a[12] ; Lost fanout                                                                   ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp|dffe16a[9]   ; Lost fanout                                                                   ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp|dffe15a[8]   ; Lost fanout                                                                   ;
; system:sys_inst|PIC_8259:PIC|ivect[7]                                                                                                      ; Merged with system:sys_inst|PIC_8259:PIC|ivect[1]                             ;
; system:sys_inst|PIC_8259:PIC|ivect[5,6]                                                                                                    ; Merged with system:sys_inst|PIC_8259:PIC|ivect[4]                             ;
; system:sys_inst|PIC_8259:PIC|ivect[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|opl3:opl3_inst|CE                                                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|tmr_cnt_50[0]                      ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[0]                                                                              ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[0] ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[1]                                                                              ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[1] ;
; system:sys_inst|UART_8250:UART|q1:rs232_wr|wstr.01                                                                                         ; Lost fanout                                                                   ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE~5                                                                                              ; Lost fanout                                                                   ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE~6                                                                                              ; Lost fanout                                                                   ;
; system:sys_inst|DSP32:DSP32_inst|op~2                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|DSP32:DSP32_inst|op~3                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|DSP32:DSP32_inst|op~4                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|cache_controller:cache_ctl|STATE~6                                                                                         ; Lost fanout                                                                   ;
; system:sys_inst|cache_controller:cache_ctl|STATE~7                                                                                         ; Lost fanout                                                                   ;
; system:sys_inst|cache_controller:cache_ctl|STATE~8                                                                                         ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|RET~2                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|RET~3                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|RET~4                                                                                                      ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|STATE~8                                                                                                    ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|STATE~9                                                                                                    ; Lost fanout                                                                   ;
; system:sys_inst|SDRAM_16bit:SDR|STATE~10                                                                                                   ; Lost fanout                                                                   ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[2]                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[2]     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[3]                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[3]     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[4]                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[4]     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[5]                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[5]     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[6]                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[6]     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[7]                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[7]     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[8]                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[8]     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_cnt[9]                                                                          ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[9]     ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|LFO_PM[0]                                                                              ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[10]    ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|LFO_PM[1]                                                                              ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[11]    ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_cnt[12]                                                                             ; Merged with system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|LFO_PM[2]     ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE.01                                                                           ; Lost fanout                                                                   ;
; system:sys_inst|seg_map:seg_mapper|map~152                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~161                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~170                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~179                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~188                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~197                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~206                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~215                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~224                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~233                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~242                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~251                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~260                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~269                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~278                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~287                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~151                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~160                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~169                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~178                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~187                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~196                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~205                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~214                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~223                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~232                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~241                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~250                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~259                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~268                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~277                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~286                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~150                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~159                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~168                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~177                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~186                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~195                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~204                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~213                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~222                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~231                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~240                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~249                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~258                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~267                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~276                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~285                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~149                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~158                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~167                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~176                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~185                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~194                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~203                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~212                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~221                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~230                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~239                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~248                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~257                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~266                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~275                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~284                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~148                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~157                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~166                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~175                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~184                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~193                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~202                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~211                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~220                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~229                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~238                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~247                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~256                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~265                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~274                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~283                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~147                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~156                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~165                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~174                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~183                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~192                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~201                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~210                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~219                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~228                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~237                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~246                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~255                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~264                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~273                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~282                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~146                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~155                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~164                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~173                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~182                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~191                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~200                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~209                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~218                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~227                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~236                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~245                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~254                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~263                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~272                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~281                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~145                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~154                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~163                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~172                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~181                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~190                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~199                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~208                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~217                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~226                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~235                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~244                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~253                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~262                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~271                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~280                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~144                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~153                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~162                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~171                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~180                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~189                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~198                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~207                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~216                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~225                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~234                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~243                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~252                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~261                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~270                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|seg_map:seg_mapper|map~279                                                                                                 ; Stuck at GND due to stuck port data_in                                        ;
; system:sys_inst|DSP32:DSP32_inst|wp[10]                                                                                                    ; Lost fanout                                                                   ;
; system:sys_inst|DSP32:DSP32_inst|ip[10]                                                                                                    ; Lost fanout                                                                   ;
; Total Number of Removed Registers = 207                                                                                                    ;                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                  ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------+
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SNMI ; Stuck at GND              ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[6] ;
;                                                 ; due to stuck port data_in ;                                                         ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|SINT ; Stuck at GND              ; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FNMI         ;
;                                                 ; due to stuck port data_in ;                                                         ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5506  ;
; Number of registers using Synchronous Clear  ; 119   ;
; Number of registers using Synchronous Load   ; 302   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4236  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[0]                     ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[3]                     ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_DQM[0]                                 ; 7       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_DQM[1]                                 ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[1]                     ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[2]                     ; 1       ;
; system:sys_inst|SD_n_CS                                                    ; 3       ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[4]                  ; 123     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[1]                  ; 271     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[2]                  ; 266     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[0]                  ; 277     ;
; system:sys_inst|SDRAM_16bit:SDR|rfsh                                       ; 5       ;
; system:sys_inst|VGA_CRT:crt|vde[8]                                         ; 2       ;
; system:sys_inst|VGA_CRT:crt|vde[7]                                         ; 2       ;
; system:sys_inst|VGA_CRT:crt|vde[3]                                         ; 1       ;
; system:sys_inst|VGA_CRT:crt|vde[2]                                         ; 1       ;
; system:sys_inst|VGA_CRT:crt|vde[1]                                         ; 1       ;
; system:sys_inst|VGA_CRT:crt|vde[0]                                         ; 1       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|OLDSTATE   ; 2       ;
; system:sys_inst|cache_controller:cache_ctl|ce                              ; 154     ;
; system:sys_inst|VGA_DAC:dac|mask[7]                                        ; 2       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[2]                               ; 8       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[1]                               ; 8       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[3]                               ; 8       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[0]                               ; 8       ;
; system:sys_inst|VGA_DAC:dac|mask[0]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[1]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[2]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[3]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[4]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[5]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[6]                                        ; 2       ;
; system:sys_inst|UART_8250:UART|IIR[0]                                      ; 6       ;
; system:sys_inst|PIC_8259:PIC|IMR[0]                                        ; 2       ;
; system:sys_inst|PIC_8259:PIC|IMR[2]                                        ; 2       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|cmdbyte[2]                          ; 6       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data_in_ready ; 9       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|cmdbyte[3]                          ; 6       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|data_in_ready    ; 8       ;
; system:sys_inst|PIC_8259:PIC|IMR[1]                                        ; 2       ;
; system:sys_inst|PIC_8259:PIC|IMR[4]                                        ; 2       ;
; system:sys_inst|PIC_8259:PIC|IMR[3]                                        ; 2       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][6][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][5][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][4][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][7][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][9][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][10][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][8][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][11][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][1][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][2][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][0][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][3][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][14][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][13][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][12][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][15][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][22][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][26][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][18][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][30][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][25][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][21][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][17][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][29][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][20][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][24][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][16][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][28][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][27][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][23][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][19][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][31][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][10][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][9][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][8][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][11][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][5][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][6][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][4][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][7][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][2][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][1][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][0][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][3][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][13][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][14][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][12][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][15][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][6][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][5][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][4][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][7][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][9][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][10][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][8][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][11][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][1][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][2][0]             ; 1       ;
; Total number of inverted registers = 493*                                  ;         ;
+----------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                               ; Action           ; Reason              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; system:sys_inst|Add0~0                                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|Add1~0                                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|Add1~1                                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|Add4~0                                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|Add7~1                                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|Add12~1                                                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|Add17~1                                                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|Add17~6                                                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|Add20~1                                                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|Mux0~0                                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|Mux0~2                                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|RTCDIV25~2                                                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Add1~5                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector34~0                                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector35~0                                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector36~0                                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector37~0                                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector38~0                                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[0]_OTERM89                                                                                                 ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[1]_OTERM93                                                                                                 ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[2]_OTERM91                                                                                                 ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[3]_OTERM87                                                                                                 ; Retimed Register ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~4                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|cnt1[0]~0                                                                                  ; Modified         ; Timing optimization ;
; system:sys_inst|col_counter~20                                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|comb~6                                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b|counter_comb_bita0~COUT ; Modified         ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b|counter_reg_bit0~0      ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Add4~0                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Add4~1                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux32~0                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux38~2                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[0]~10                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus[4]_OTERM123                                                                                   ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|CPUStatus~11                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder172~1                                                                                            ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder172~1_NEW_REG62_OTERM131                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder172~1_OTERM63                                                                                    ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder178~0                                                                                            ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder178~0_NEW_REG56_OTERM233                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder178~0_OTERM57                                                                                    ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder178~0_RTM059                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder186~0                                                                                            ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder186~0_NEW_REG0_OTERM227                                                                          ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder186~0_OTERM1                                                                                     ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder187~1                                                                                            ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder187~1_OTERM47                                                                                    ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder187~1_RTM049                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Decoder187~1_RTM049                                                                                     ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Equal0~0_NEW_REG34_OTERM113                                                                             ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Equal0~0_OTERM35                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Equal1~0_NEW_REG2_OTERM107                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Equal1~0_OTERM3                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[0]_OTERM105                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[1]_OTERM119                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[2]_OTERM103                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[3]_OTERM109                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[4]_OTERM117                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[5]_OTERM115                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[6]_OTERM231                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[8]_OTERM247                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[9]~9                                                                                              ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|MREQ~4                                                                                                  ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|MREQ~4_NEW_REG76_OTERM229                                                                               ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|MREQ~4_OTERM77                                                                                          ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|MREQ~5                                                                                                  ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux10~0_OTERM165                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux32~0_OTERM215                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux52~1_OTERM45                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux53~0                                                                                                 ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux53~0_OTERM159                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux53~0_RTM0161                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux53~0_RTM0161                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux53~1                                                                                                 ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux53~1_RTM0160                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux62~0                                                                                                 ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux62~0_NEW_REG66_OTERM129                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux62~0_OTERM67                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux62~1_OTERM199                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux62~2_OTERM147                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux62~4_OTERM21                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux63~0_OTERM169                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux63~1_NEW_REG30_OTERM243                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux63~1_OTERM31                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux65~3_NEW_REG60_OTERM223                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux65~3_OTERM61                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux112~3                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux113~0                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux114~5                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux115~9                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~1                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~1_NEW_REG4_OTERM225                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~1_OTERM5                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~1_RTM07                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~2                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~3_OTERM149                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~5_OTERM211                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~6_OTERM213                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~8                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~9_NEW_REG22_OTERM239                                                                             ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux117~9_OTERM23                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux127~0                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux127~0_OTERM133                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux127~0_RTM0135                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux127~0_RTM0135                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux127~1                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux129~4                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux130~3                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux130~3_NEW_REG78_OTERM221                                                                             ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux130~3_OTERM79                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux130~4_OTERM51                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux130~6                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux162~3                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux163~0_OTERM195                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux163~1                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux163~1_RTM06                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux169~2_OTERM197                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux178~0_OTERM33                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux198~1                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux212~2_OTERM175                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux215~0                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux215~0_OTERM69                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux215~0_RTM071                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux215~0_RTM071                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux227~11                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux233~6                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux234~6                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux240~6                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux240~17                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux241~5                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux242~7                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux243~7                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux243~7_RTM0134                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux243~9                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux243~9_OTERM41                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux243~9_RTM043                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux243~9_RTM043                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux243~12                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux243~12_RTM042                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux244~11_OTERM171                                                                                      ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux244~13                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux244~13_RTM054                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux244~19                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux244~21                                                                                               ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux244~21_OTERM53                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux244~21_RTM055                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux244~21_RTM055                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux245~4_OTERM173                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux245~5_NEW_REG14_OTERM235                                                                             ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux245~5_OTERM15                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~0_OTERM29                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~3                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~3_OTERM17                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~3_RTM019                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~3_RTM019                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~4_OTERM139                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~7                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~7_RTM018                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~8                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux247~8_RTM048                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~0                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~0_OTERM141                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~0_RTM0143                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~0_RTM0143                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~1                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~1_RTM0142                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~2_OTERM177                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~4_OTERM179                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~6                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~6_OTERM181                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~6_RTM0183                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~6_RTM0183                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~7                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~7_RTM0182                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~12                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux248~12_RTM070                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~2_OTERM189                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~3                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~3_NEW_REG24_OTERM249                                                                             ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~3_OTERM25                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~3_RTM027                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~3_RTM027                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~4                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~4_RTM026                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~5                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~5_NEW_REG72_OTERM241                                                                             ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~5_OTERM73                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~5_RTM075                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~5_RTM075                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~6                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~6_RTM074                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~7                                                                                                ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~7_OTERM191                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~7_RTM0193                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~7_RTM0193                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~8                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~8_RTM0192                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux249~12                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux251~1                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux251~7                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux251~8                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux252~11                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux252~11_RTM058                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux252~16                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux257~0_OTERM9                                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux257~2_OTERM39                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux259~5                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Mux261~12                                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[0]_OTERM121                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[1]_OTERM125                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|STAGE[2]_OTERM127                                                                                       ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector57~0_OTERM137                                                                                   ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector58~0_OTERM157                                                                                   ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~0                                                                                            ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~0_OTERM203                                                                                   ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~0_RTM0205                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~0_RTM0205                                                                                    ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~1                                                                                            ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~1_OTERM185                                                                                   ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~1_RTM0187                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~1_RTM0187                                                                                    ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~2                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~2_RTM0186                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~4_OTERM207                                                                                   ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~5                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector61~5_RTM0204                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Selector80~0_OTERM209                                                                                   ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|WR~2                                                                                                    ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|WR~2_NEW_REG64_OTERM245                                                                                 ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|WR~2_OTERM65                                                                                            ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|WideAnd3~0                                                                                              ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|WideAnd3~0_NEW_REG10_OTERM111                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|WideAnd3~0_OTERM11                                                                                      ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|WideOr15~0_OTERM201                                                                                     ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|FLAGS[0]~3_OTERM219                                                                     ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|FLAGS[6]~1_OTERM217                                                                     ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[0]_OTERM101                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[6]_OTERM97                                                                          ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[8]_OTERM99                                                                          ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flg[14]_OTERM95                                                                         ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|flgmux[2]~1_Duplicate_3                                                                 ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|r[4]_OTERM81                                                                            ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|r[5]_OTERM83                                                                            ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|r[6]_OTERM85                                                                            ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|fetch98[0]~4                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|intop[0]~0_OTERM37                                                                                      ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|NextZ80:Z80|tzf_OTERM237                                                                                            ; Retimed Register ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Add15~1                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ShiftRight4~39                                                                                 ; Deleted          ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_hi[4]~4                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_am_cnt1[0]~1                                                                               ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_am_cnt~9                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[0]~0                                                                                 ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_volume[0]~1                                                                                  ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|volume_attack[0]~1                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|volume_dsr[0]~1                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|shift[0]~0                                                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|LessThan3~1                                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|lclamp[0]~14                                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|lclamp[11]~3                                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|lmix[0]~1                                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|lmix[11]~23                                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|rclamp[0]~14                                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|rclamp[11]~3                                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|rmix[0]~1                                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|rmix[11]~23                                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|op_1~1                                 ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter0|Add2~1                                                                                           ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter0|Add3~1                                                                                           ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter0|Mux17~3                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter0|count[1]~13                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|Add2~1                                                                                           ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|Add3~1                                                                                           ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|Mux17~5                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|count[1]~13                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Add2~1                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Add5~1                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Add5~38                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|nqpos[0]~1                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ADDR[0]~0                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Add2~4                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Add2~15                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IADDR[4]~1                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[4]~10                                                                                         ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[4]~11                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[4]~11_RESYN434_BDD435                                                                         ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[5]~8                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[5]~9                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[5]~9_RESYN432_BDD433                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[6]~6                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[6]~7                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[6]~7_RESYN430_BDD431                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[7]~4                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[7]~5                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[7]~5_RESYN428_BDD429                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[8]~2                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[8]~3                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[8]~3_RESYN426_BDD427                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[9]~12                                                                                         ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[9]~13                                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[9]~13_RESYN436_BDD437                                                                         ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux62~3                                                                                            ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux62~4                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux62~4_RESYN424_BDD425                                                                            ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux76~2                                                                                            ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux104~0                                                                                           ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux104~1                                                                                           ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux104~1_RESYN416_BDD417                                                                           ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux108~17                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux108~19                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux108~20                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux108~20_RESYN412_BDD413                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux108~20_RESYN414_BDD415                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux109~14                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux109~24                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux109~24_RESYN438_BDD439                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux110~34                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux110~61                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux110~61_RESYN440_BDD441                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux111~24                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux111~25                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux111~26                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux111~45                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux111~56                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux111~56_RESYN444_BDD445                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux111~56_RESYN446_BDD447                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux111~56_RESYN448_BDD449                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux112~3                                                                                           ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux112~4                                                                                           ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux112~4_RESYN422_BDD423                                                                           ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux112~28                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux113~13                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux113~14                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux113~14_RESYN420_BDD421                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux113~21                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux113~28                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux113~42                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux113~42_RESYN442_BDD443                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux114~9                                                                                           ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux114~12                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux120~12                                                                                          ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux120~14                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux120~14_RESYN418_BDD419                                                                          ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|ADDR16[0]~0                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CXM1[0]~1                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[0]~16                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RA[7]~0                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RW[0]~1                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16~23                                                                         ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~8                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~9                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~9_RESYN398_BDD399                                                                       ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~9_RESYN400_BDD401                                                                       ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~9_RESYN402_BDD403                                                                       ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~10                                                                                      ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~11                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~11_RESYN404_BDD405                                                                      ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector61~22                                                                                      ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector64~4                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector64~6                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector64~7                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector64~7_RESYN410_BDD411                                                                       ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector66~2                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector66~2_RESYN408_BDD409                                                                       ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector68~4                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector68~5                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector68~5_RESYN406_BDD407                                                                       ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|WideOr63~0                                                                                         ; Deleted          ; Timing optimization ;
; system:sys_inst|vga_ddr_row_col[1]~16                                                                                                              ; Modified         ; Timing optimization ;
; system:sys_inst|vrden~0                                                                                                                            ; Modified         ; Timing optimization ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                            ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; Register Name                                                                           ; Megafunction                                                                           ; Type ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|D[0..31]                                   ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_0                                   ; RAM  ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|S[0..31]                                   ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_1                                   ; RAM  ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|isample[0..12] ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|exp_tab_rtl_0 ; RAM  ;
; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|logsin[0..12]  ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|sin_tab_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|wp[0]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[4]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|rp[8]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[7]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][3]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[4][0]                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[1]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[8]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[4]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|qsize[0]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|index[1]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|index[3]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|s_data[3]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|UART_8250:UART|IIR[2]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|wdata[16]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|wdata[23]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|wdata[3]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|soundwave:sound_gen|wdata[12]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|tmr_cnt[1]                                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|rstcount[7]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|wr_data[2]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|cnt100us[5]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_lnbytecount[2]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|col_counter[4]                                                     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|rAcc[9]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|dwin[2]                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|r[4]                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|ip[3]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16[12]        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[0][0]                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|STAGE[5]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_hrzpan[2]                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_ddr_row_col[4]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_ddr_row_col[13]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|col_counter[3]                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|RTC[14]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[8]                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|hiaddr[3]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][1]                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[9]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|dbit[3]                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR[2]                                        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[5][5]                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|sample[5]                  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter2|count[12]                        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0|count[9]                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|PIC_8259:PIC|ivect[2]                                              ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|FETCH[0]                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|stw[0]                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|rdin[3]                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|hiaddr[5]                               ;
; 64:1               ; 4 bits    ; 168 LEs       ; 8 LEs                ; 160 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|RET[1]                         ;
; 66:1               ; 2 bits    ; 88 LEs        ; 6 LEs                ; 82 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[8]                   ;
; 66:1               ; 9 bits    ; 396 LEs       ; 18 LEs               ; 378 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_volume[8]                    ;
; 66:1               ; 4 bits    ; 176 LEs       ; 8 LEs                ; 168 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_hi[9]                      ;
; 66:1               ; 8 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_hi[7]                      ;
; 66:1               ; 4 bits    ; 176 LEs       ; 8 LEs                ; 168 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[12]                     ;
; 66:1               ; 8 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[9]                      ;
; 67:1               ; 3 bits    ; 132 LEs       ; 9 LEs                ; 123 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[5]                   ;
; 67:1               ; 2 bits    ; 88 LEs        ; 6 LEs                ; 82 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|inc_lo[3]                      ;
; 68:1               ; 5 bits    ; 225 LEs       ; 10 LEs               ; 215 LEs                ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|s_ram_CHindex[0]               ;
; 69:1               ; 2 bits    ; 92 LEs        ; 10 LEs               ; 82 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[3]                   ;
; 69:1               ; 2 bits    ; 92 LEs        ; 10 LEs               ; 82 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|r_sinaddr[1]                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16[5]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[2]                          ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][4]                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][0]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|WR                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|DOUT[5]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|comb             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|maddr[10]                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[13]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|STATE                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|dout[2]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|dout[5]                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Mux44              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|newqsize[2]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|comb                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|comb                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|comb                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|fetch98[0]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|ShiftLeft0                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|limAcc[9]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Mux26                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|comb                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|INTA                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Mux51            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ADDR                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Mux38            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|dout[7]                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|timer_8253:timer|dout[2]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|q1[28]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|comb                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|VGA_BITMASK1[2]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|status[2]                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectR|Mux3 ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16|Mux8                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Mux4                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW|Mux4 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|SUMOP2[14]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|comb                           ;
; 16:1               ; 6 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux15            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux47                ;
; 16:1               ; 6 bits    ; 60 LEs        ; 18 LEs               ; 42 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux45                ;
; 16:1               ; 16 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux19                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|SEL_RDATA[5]                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector7               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux12                     ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|op                                                ;
; 15:1               ; 16 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux7                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|SHNOPT[1]        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|comb                                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RA[2]            ;
; 32:1               ; 52 bits   ; 1092 LEs      ; 1092 LEs             ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|Mux25                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|dout[1]                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|Mux1                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|Mux7                                                ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[23]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[14]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[5]                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[4]                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[3]                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[2]                                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[25]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[0]                                            ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|comb                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|comb                                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|EGA_MUX[1]                                                         ;
; 32:1               ; 2 bits    ; 42 LEs        ; 4 LEs                ; 38 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector15              ;
; 32:1               ; 3 bits    ; 63 LEs        ; 6 LEs                ; 57 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector13              ;
; 27:1               ; 2 bits    ; 36 LEs        ; 10 LEs               ; 26 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux17                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|Selector4                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|comb                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|comb                                               ;
; 64:1               ; 6 bits    ; 252 LEs       ; 24 LEs               ; 228 LEs                ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector57                     ;
; 64:1               ; 7 bits    ; 294 LEs       ; 28 LEs               ; 266 LEs                ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector66                     ;
; 64:1               ; 5 bits    ; 210 LEs       ; 20 LEs               ; 190 LEs                ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector77                     ;
; 30:1               ; 3 bits    ; 60 LEs        ; 6 LEs                ; 54 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|Selector11              ;
; 18:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux26                     ;
; 27:1               ; 2 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux20                     ;
; 24:1               ; 2 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux33            ;
; 23:1               ; 3 bits    ; 45 LEs        ; 21 LEs               ; 24 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux27            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux42            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RB[13]           ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux35                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux38                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|SUMOP2[6]        ;
; 27:1               ; 3 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|Mux23                     ;
; 12:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|d1mux[5]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 14 LEs               ; 18 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux24            ;
; 71:1               ; 2 bits    ; 94 LEs        ; 52 LEs               ; 42 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Mux13                          ;
; 18:1               ; 7 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RB[3]            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector22                                        ;
; 9:1                ; 15 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector10                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|Selector21                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector24                                        ;
; 70:1               ; 2 bits    ; 92 LEs        ; 14 LEs               ; 78 LEs                 ; No         ; |Next186_SoC|system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Selector70                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector29                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector31                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------+
; Assignment              ; Value       ; From ; To                          ;
+-------------------------+-------------+------+-----------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                         ;
+-------------------------+-------------+------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                         ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                          ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                     ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_6p6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_27c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|altsyncram_ke41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_4p6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_9am2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|a_graycounter_4p6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|altsyncram_v621:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_qsd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_qsd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0|altsyncram_vaa3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0|altsyncram_5ba3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                     ;
+------------------------+--------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                           ;
; WIDTH                  ; 1            ; Signed Integer                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                  ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                  ;
; extend_oe_disable      ; OFF          ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                  ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                  ;
+------------------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|dcm:dcm_system|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------------------------+
; Parameter Name                ; Value                 ; Type                                        ;
+-------------------------------+-----------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                                     ;
; LOCK_LOW                      ; 1                     ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                     ;
; BANDWIDTH                     ; 0                     ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 149                   ; Signed Integer                              ;
; CLK3_MULTIPLY_BY              ; 149                   ; Signed Integer                              ;
; CLK2_MULTIPLY_BY              ; 149                   ; Signed Integer                              ;
; CLK1_MULTIPLY_BY              ; 149                   ; Signed Integer                              ;
; CLK0_MULTIPLY_BY              ; 149                   ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 504                   ; Signed Integer                              ;
; CLK3_DIVIDE_BY                ; 656                   ; Signed Integer                              ;
; CLK2_DIVIDE_BY                ; 56                    ; Signed Integer                              ;
; CLK1_DIVIDE_BY                ; 56                    ; Signed Integer                              ;
; CLK0_DIVIDE_BY                ; 296                   ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 4385                  ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; VCO_MIN                       ; 0                     ; Untyped                                     ;
; VCO_MAX                       ; 0                     ; Untyped                                     ;
; VCO_CENTER                    ; 0                     ; Untyped                                     ;
; PFD_MIN                       ; 0                     ; Untyped                                     ;
; PFD_MAX                       ; 0                     ; Untyped                                     ;
; M_INITIAL                     ; 0                     ; Untyped                                     ;
; M                             ; 0                     ; Untyped                                     ;
; N                             ; 1                     ; Untyped                                     ;
; M2                            ; 1                     ; Untyped                                     ;
; N2                            ; 1                     ; Untyped                                     ;
; SS                            ; 1                     ; Untyped                                     ;
; C0_HIGH                       ; 0                     ; Untyped                                     ;
; C1_HIGH                       ; 0                     ; Untyped                                     ;
; C2_HIGH                       ; 0                     ; Untyped                                     ;
; C3_HIGH                       ; 0                     ; Untyped                                     ;
; C4_HIGH                       ; 0                     ; Untyped                                     ;
; C5_HIGH                       ; 0                     ; Untyped                                     ;
; C6_HIGH                       ; 0                     ; Untyped                                     ;
; C7_HIGH                       ; 0                     ; Untyped                                     ;
; C8_HIGH                       ; 0                     ; Untyped                                     ;
; C9_HIGH                       ; 0                     ; Untyped                                     ;
; C0_LOW                        ; 0                     ; Untyped                                     ;
; C1_LOW                        ; 0                     ; Untyped                                     ;
; C2_LOW                        ; 0                     ; Untyped                                     ;
; C3_LOW                        ; 0                     ; Untyped                                     ;
; C4_LOW                        ; 0                     ; Untyped                                     ;
; C5_LOW                        ; 0                     ; Untyped                                     ;
; C6_LOW                        ; 0                     ; Untyped                                     ;
; C7_LOW                        ; 0                     ; Untyped                                     ;
; C8_LOW                        ; 0                     ; Untyped                                     ;
; C9_LOW                        ; 0                     ; Untyped                                     ;
; C0_INITIAL                    ; 0                     ; Untyped                                     ;
; C1_INITIAL                    ; 0                     ; Untyped                                     ;
; C2_INITIAL                    ; 0                     ; Untyped                                     ;
; C3_INITIAL                    ; 0                     ; Untyped                                     ;
; C4_INITIAL                    ; 0                     ; Untyped                                     ;
; C5_INITIAL                    ; 0                     ; Untyped                                     ;
; C6_INITIAL                    ; 0                     ; Untyped                                     ;
; C7_INITIAL                    ; 0                     ; Untyped                                     ;
; C8_INITIAL                    ; 0                     ; Untyped                                     ;
; C9_INITIAL                    ; 0                     ; Untyped                                     ;
; C0_MODE                       ; BYPASS                ; Untyped                                     ;
; C1_MODE                       ; BYPASS                ; Untyped                                     ;
; C2_MODE                       ; BYPASS                ; Untyped                                     ;
; C3_MODE                       ; BYPASS                ; Untyped                                     ;
; C4_MODE                       ; BYPASS                ; Untyped                                     ;
; C5_MODE                       ; BYPASS                ; Untyped                                     ;
; C6_MODE                       ; BYPASS                ; Untyped                                     ;
; C7_MODE                       ; BYPASS                ; Untyped                                     ;
; C8_MODE                       ; BYPASS                ; Untyped                                     ;
; C9_MODE                       ; BYPASS                ; Untyped                                     ;
; C0_PH                         ; 0                     ; Untyped                                     ;
; C1_PH                         ; 0                     ; Untyped                                     ;
; C2_PH                         ; 0                     ; Untyped                                     ;
; C3_PH                         ; 0                     ; Untyped                                     ;
; C4_PH                         ; 0                     ; Untyped                                     ;
; C5_PH                         ; 0                     ; Untyped                                     ;
; C6_PH                         ; 0                     ; Untyped                                     ;
; C7_PH                         ; 0                     ; Untyped                                     ;
; C8_PH                         ; 0                     ; Untyped                                     ;
; C9_PH                         ; 0                     ; Untyped                                     ;
; L0_HIGH                       ; 1                     ; Untyped                                     ;
; L1_HIGH                       ; 1                     ; Untyped                                     ;
; G0_HIGH                       ; 1                     ; Untyped                                     ;
; G1_HIGH                       ; 1                     ; Untyped                                     ;
; G2_HIGH                       ; 1                     ; Untyped                                     ;
; G3_HIGH                       ; 1                     ; Untyped                                     ;
; E0_HIGH                       ; 1                     ; Untyped                                     ;
; E1_HIGH                       ; 1                     ; Untyped                                     ;
; E2_HIGH                       ; 1                     ; Untyped                                     ;
; E3_HIGH                       ; 1                     ; Untyped                                     ;
; L0_LOW                        ; 1                     ; Untyped                                     ;
; L1_LOW                        ; 1                     ; Untyped                                     ;
; G0_LOW                        ; 1                     ; Untyped                                     ;
; G1_LOW                        ; 1                     ; Untyped                                     ;
; G2_LOW                        ; 1                     ; Untyped                                     ;
; G3_LOW                        ; 1                     ; Untyped                                     ;
; E0_LOW                        ; 1                     ; Untyped                                     ;
; E1_LOW                        ; 1                     ; Untyped                                     ;
; E2_LOW                        ; 1                     ; Untyped                                     ;
; E3_LOW                        ; 1                     ; Untyped                                     ;
; L0_INITIAL                    ; 1                     ; Untyped                                     ;
; L1_INITIAL                    ; 1                     ; Untyped                                     ;
; G0_INITIAL                    ; 1                     ; Untyped                                     ;
; G1_INITIAL                    ; 1                     ; Untyped                                     ;
; G2_INITIAL                    ; 1                     ; Untyped                                     ;
; G3_INITIAL                    ; 1                     ; Untyped                                     ;
; E0_INITIAL                    ; 1                     ; Untyped                                     ;
; E1_INITIAL                    ; 1                     ; Untyped                                     ;
; E2_INITIAL                    ; 1                     ; Untyped                                     ;
; E3_INITIAL                    ; 1                     ; Untyped                                     ;
; L0_MODE                       ; BYPASS                ; Untyped                                     ;
; L1_MODE                       ; BYPASS                ; Untyped                                     ;
; G0_MODE                       ; BYPASS                ; Untyped                                     ;
; G1_MODE                       ; BYPASS                ; Untyped                                     ;
; G2_MODE                       ; BYPASS                ; Untyped                                     ;
; G3_MODE                       ; BYPASS                ; Untyped                                     ;
; E0_MODE                       ; BYPASS                ; Untyped                                     ;
; E1_MODE                       ; BYPASS                ; Untyped                                     ;
; E2_MODE                       ; BYPASS                ; Untyped                                     ;
; E3_MODE                       ; BYPASS                ; Untyped                                     ;
; L0_PH                         ; 0                     ; Untyped                                     ;
; L1_PH                         ; 0                     ; Untyped                                     ;
; G0_PH                         ; 0                     ; Untyped                                     ;
; G1_PH                         ; 0                     ; Untyped                                     ;
; G2_PH                         ; 0                     ; Untyped                                     ;
; G3_PH                         ; 0                     ; Untyped                                     ;
; E0_PH                         ; 0                     ; Untyped                                     ;
; E1_PH                         ; 0                     ; Untyped                                     ;
; E2_PH                         ; 0                     ; Untyped                                     ;
; E3_PH                         ; 0                     ; Untyped                                     ;
; M_PH                          ; 0                     ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; CBXI_PARAMETER                ; dcm_altpll            ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                              ;
+-------------------------------+-----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------------------+
; Parameter Name                ; Value                     ; Type                                          ;
+-------------------------------+---------------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm_cpu ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                                       ;
; LOCK_LOW                      ; 1                         ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                       ;
; BANDWIDTH                     ; 0                         ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 9                         ; Signed Integer                                ;
; CLK0_MULTIPLY_BY              ; 9                         ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 5                         ; Signed Integer                                ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                       ;
; VCO_MIN                       ; 0                         ; Untyped                                       ;
; VCO_MAX                       ; 0                         ; Untyped                                       ;
; VCO_CENTER                    ; 0                         ; Untyped                                       ;
; PFD_MIN                       ; 0                         ; Untyped                                       ;
; PFD_MAX                       ; 0                         ; Untyped                                       ;
; M_INITIAL                     ; 0                         ; Untyped                                       ;
; M                             ; 0                         ; Untyped                                       ;
; N                             ; 1                         ; Untyped                                       ;
; M2                            ; 1                         ; Untyped                                       ;
; N2                            ; 1                         ; Untyped                                       ;
; SS                            ; 1                         ; Untyped                                       ;
; C0_HIGH                       ; 0                         ; Untyped                                       ;
; C1_HIGH                       ; 0                         ; Untyped                                       ;
; C2_HIGH                       ; 0                         ; Untyped                                       ;
; C3_HIGH                       ; 0                         ; Untyped                                       ;
; C4_HIGH                       ; 0                         ; Untyped                                       ;
; C5_HIGH                       ; 0                         ; Untyped                                       ;
; C6_HIGH                       ; 0                         ; Untyped                                       ;
; C7_HIGH                       ; 0                         ; Untyped                                       ;
; C8_HIGH                       ; 0                         ; Untyped                                       ;
; C9_HIGH                       ; 0                         ; Untyped                                       ;
; C0_LOW                        ; 0                         ; Untyped                                       ;
; C1_LOW                        ; 0                         ; Untyped                                       ;
; C2_LOW                        ; 0                         ; Untyped                                       ;
; C3_LOW                        ; 0                         ; Untyped                                       ;
; C4_LOW                        ; 0                         ; Untyped                                       ;
; C5_LOW                        ; 0                         ; Untyped                                       ;
; C6_LOW                        ; 0                         ; Untyped                                       ;
; C7_LOW                        ; 0                         ; Untyped                                       ;
; C8_LOW                        ; 0                         ; Untyped                                       ;
; C9_LOW                        ; 0                         ; Untyped                                       ;
; C0_INITIAL                    ; 0                         ; Untyped                                       ;
; C1_INITIAL                    ; 0                         ; Untyped                                       ;
; C2_INITIAL                    ; 0                         ; Untyped                                       ;
; C3_INITIAL                    ; 0                         ; Untyped                                       ;
; C4_INITIAL                    ; 0                         ; Untyped                                       ;
; C5_INITIAL                    ; 0                         ; Untyped                                       ;
; C6_INITIAL                    ; 0                         ; Untyped                                       ;
; C7_INITIAL                    ; 0                         ; Untyped                                       ;
; C8_INITIAL                    ; 0                         ; Untyped                                       ;
; C9_INITIAL                    ; 0                         ; Untyped                                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                                       ;
; C0_PH                         ; 0                         ; Untyped                                       ;
; C1_PH                         ; 0                         ; Untyped                                       ;
; C2_PH                         ; 0                         ; Untyped                                       ;
; C3_PH                         ; 0                         ; Untyped                                       ;
; C4_PH                         ; 0                         ; Untyped                                       ;
; C5_PH                         ; 0                         ; Untyped                                       ;
; C6_PH                         ; 0                         ; Untyped                                       ;
; C7_PH                         ; 0                         ; Untyped                                       ;
; C8_PH                         ; 0                         ; Untyped                                       ;
; C9_PH                         ; 0                         ; Untyped                                       ;
; L0_HIGH                       ; 1                         ; Untyped                                       ;
; L1_HIGH                       ; 1                         ; Untyped                                       ;
; G0_HIGH                       ; 1                         ; Untyped                                       ;
; G1_HIGH                       ; 1                         ; Untyped                                       ;
; G2_HIGH                       ; 1                         ; Untyped                                       ;
; G3_HIGH                       ; 1                         ; Untyped                                       ;
; E0_HIGH                       ; 1                         ; Untyped                                       ;
; E1_HIGH                       ; 1                         ; Untyped                                       ;
; E2_HIGH                       ; 1                         ; Untyped                                       ;
; E3_HIGH                       ; 1                         ; Untyped                                       ;
; L0_LOW                        ; 1                         ; Untyped                                       ;
; L1_LOW                        ; 1                         ; Untyped                                       ;
; G0_LOW                        ; 1                         ; Untyped                                       ;
; G1_LOW                        ; 1                         ; Untyped                                       ;
; G2_LOW                        ; 1                         ; Untyped                                       ;
; G3_LOW                        ; 1                         ; Untyped                                       ;
; E0_LOW                        ; 1                         ; Untyped                                       ;
; E1_LOW                        ; 1                         ; Untyped                                       ;
; E2_LOW                        ; 1                         ; Untyped                                       ;
; E3_LOW                        ; 1                         ; Untyped                                       ;
; L0_INITIAL                    ; 1                         ; Untyped                                       ;
; L1_INITIAL                    ; 1                         ; Untyped                                       ;
; G0_INITIAL                    ; 1                         ; Untyped                                       ;
; G1_INITIAL                    ; 1                         ; Untyped                                       ;
; G2_INITIAL                    ; 1                         ; Untyped                                       ;
; G3_INITIAL                    ; 1                         ; Untyped                                       ;
; E0_INITIAL                    ; 1                         ; Untyped                                       ;
; E1_INITIAL                    ; 1                         ; Untyped                                       ;
; E2_INITIAL                    ; 1                         ; Untyped                                       ;
; E3_INITIAL                    ; 1                         ; Untyped                                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                                       ;
; L0_PH                         ; 0                         ; Untyped                                       ;
; L1_PH                         ; 0                         ; Untyped                                       ;
; G0_PH                         ; 0                         ; Untyped                                       ;
; G1_PH                         ; 0                         ; Untyped                                       ;
; G2_PH                         ; 0                         ; Untyped                                       ;
; G3_PH                         ; 0                         ; Untyped                                       ;
; E0_PH                         ; 0                         ; Untyped                                       ;
; E1_PH                         ; 0                         ; Untyped                                       ;
; E2_PH                         ; 0                         ; Untyped                                       ;
; E3_PH                         ; 0                         ; Untyped                                       ;
; M_PH                          ; 0                         ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; CBXI_PARAMETER                ; dcm_cpu_altpll            ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                ;
+-------------------------------+---------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                             ;
+------------------------------------+------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                          ;
; WIDTH_A                            ; 32                     ; Signed Integer                                   ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                   ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                          ;
; WIDTH_B                            ; 32                     ; Signed Integer                                   ;
; WIDTHAD_B                          ; 14                     ; Signed Integer                                   ;
; NUMWORDS_B                         ; 16384                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                          ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; cache_bootload.mif     ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_bkn2        ; Untyped                                          ;
+------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                               ;
+-------------------------------------------+-------------+--------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                            ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                            ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                            ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                            ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                            ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                     ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                            ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                     ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                     ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                     ;
; LPM_WIDTHU_R                              ; 8           ; Signed Integer                                                     ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                            ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                            ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                            ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                     ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                            ;
; USE_EAB                                   ; ON          ; Untyped                                                            ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                            ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                     ;
; CBXI_PARAMETER                            ; dcfifo_6qf1 ; Untyped                                                            ;
+-------------------------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                        ;
+------------------------------------+------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                     ;
; WIDTH_A                            ; 8                      ; Signed Integer                                              ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                              ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                              ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                              ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ltd2        ; Untyped                                                     ;
+------------------------------------+------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; font.mif             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_edf2      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                      ;
+------------------------------------+------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                   ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                   ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; cache_bootload.mif     ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lgn2        ; Untyped                                                                   ;
+------------------------------------+------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                       ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                              ;
; CBXI_PARAMETER          ; dcfifo_bmg1  ; Untyped                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 17           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_ote1  ; Untyped                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_jbr1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_q8k1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                 ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                          ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                 ;
; CBXI_PARAMETER          ; dcfifo_emf1  ; Untyped                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                            ;
+------------------------------------+------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                         ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 13                     ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 8192                   ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                         ;
; WIDTH_B                            ; 16                     ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 12                     ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 4096                   ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; opl3.mif               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_9am2        ; Untyped                                                         ;
+------------------------------------+------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 10           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_60f1  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst ;
+-----------------+--------------+-----------------------------------------------------------------+
; Parameter Name  ; Value        ; Type                                                            ;
+-----------------+--------------+-----------------------------------------------------------------+
; OPL3Struct_base ; 101011110101 ; Unsigned Binary                                                 ;
+-----------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_qsd1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_qsd1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                           ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                        ;
; WIDTH_A                            ; 13                                           ; Untyped                                                        ;
; WIDTHAD_A                          ; 13                                           ; Untyped                                                        ;
; NUMWORDS_A                         ; 6656                                         ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; WIDTH_B                            ; 1                                            ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                        ;
; INIT_FILE                          ; db/Next186_SoC.ram1_sampler_705dd160.hdl.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_aa71                              ; Untyped                                                        ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                           ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                        ;
; WIDTH_A                            ; 13                                           ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                                           ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                                         ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                        ;
; WIDTH_B                            ; 1                                            ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                        ;
; INIT_FILE                          ; db/Next186_SoC.ram0_sampler_705dd160.hdl.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4a71                              ; Untyped                                                        ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                          ;
; LPM_WIDTHB                                     ; 32           ; Untyped                          ;
; LPM_WIDTHP                                     ; 64           ; Untyped                          ;
; LPM_WIDTHR                                     ; 64           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                              ;
+------------------------------------------------+--------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                    ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                                           ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                                           ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                                           ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                           ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                           ;
+------------------------------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                             ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                             ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_4dt     ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                  ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                                                                               ;
; WIDTH_A                            ; 13                                           ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 12                                           ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 4096                                         ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                               ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ                       ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ                       ; Untyped                                                                                                               ;
; INIT_FILE                          ; db/Next186_SoC.ram0_sampler_705dd160.hdl.mif ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 1024                                         ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                                       ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_vaa3                              ; Untyped                                                                                                               ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                  ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                                                                               ;
; WIDTH_A                            ; 13                                           ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 13                                           ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 6656                                         ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                               ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ                       ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ                       ; Untyped                                                                                                               ;
; INIT_FILE                          ; db/Next186_SoC.ram1_sampler_705dd160.hdl.mif ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 1024                                         ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; BYPASS                                       ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                                       ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_5ba3                              ; Untyped                                                                                                               ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 2                                                            ;
; Entity Instance               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
; Entity Instance               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                                                                                       ;
; Entity Instance                           ; system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component                                                                                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component                                                                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component                                                                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component                                                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                      ;
;     -- WIDTH_A                            ; 13                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 6656                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                      ;
;     -- WIDTH_A                            ; 13                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                      ;
;     -- WIDTH_A                            ; 13                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                      ;
;     -- WIDTH_A                            ; 13                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 6656                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                  ;
+----------------------------+----------------------------------------------------------------------------------+
; Name                       ; Value                                                                            ;
+----------------------------+----------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                ;
; Entity Instance            ; system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 32                                                                               ;
;     -- LPM_NUMWORDS        ; 4096                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
; Entity Instance            ; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component               ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 17                                                                               ;
;     -- LPM_NUMWORDS        ; 16                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
; Entity Instance            ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component              ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 8                                                                                ;
;     -- LPM_NUMWORDS        ; 1024                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
; Entity Instance            ; system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component          ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 10                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                               ;
;     -- USE_EAB             ; ON                                                                               ;
+----------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                           ;
+---------------------------------------+----------------------------------------------------------------------------------+
; Name                                  ; Value                                                                            ;
+---------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                ;
; Entity Instance                       ; system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0                                  ;
;     -- LPM_WIDTHA                     ; 32                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                               ;
;     -- USE_EAB                        ; OFF                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                               ;
; Entity Instance                       ; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                               ;
;     -- LPM_WIDTHB                     ; 17                                                                               ;
;     -- LPM_WIDTHP                     ; 34                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                               ;
;     -- USE_EAB                        ; OFF                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                               ;
; Entity Instance                       ; system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lpm_mult:Mult0               ;
;     -- LPM_WIDTHA                     ; 10                                                                               ;
;     -- LPM_WIDTHB                     ; 16                                                                               ;
;     -- LPM_WIDTHP                     ; 26                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                               ;
;     -- USE_EAB                        ; OFF                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                               ;
+---------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|i2c_master_byte:i2cmb" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; CONST[7] ; Input ; Info     ; Stuck at GND                                             ;
; CONST[0] ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|opl3:opl3_inst|NextZ80:Z80"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HALT         ; Output ; Info     ; Explicitly unconnected                                                              ;
; M1           ; Output ; Info     ; Explicitly unconnected                                                              ;
; INT          ; Input  ; Info     ; Stuck at GND                                                                        ;
; NMI          ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter2"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mode[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter0"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mode[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|unit186:CPUUnit"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; CE_186 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LOCK   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FASTIO ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|sr_font:VGA_FONT" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                     ;
; data_a ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_CRT:crt"                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cursorstart[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cursorend[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac"                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; wren_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b[31..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[7..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; hrzpan[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_SG:VGA" ;
+-----------------+-------+----------+-------------------+
; Port            ; Type  ; Severity ; Details           ;
+-----------------+-------+----------+-------------------+
; tc_hsblnk[6..0] ; Input ; Info     ; Stuck at VCC      ;
; tc_hsblnk[8..7] ; Input ; Info     ; Stuck at GND      ;
; tc_hsblnk[9]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hssync[4..0] ; Input ; Info     ; Stuck at GND      ;
; tc_hssync[9]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hssync[8]    ; Input ; Info     ; Stuck at GND      ;
; tc_hssync[7]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hssync[6]    ; Input ; Info     ; Stuck at GND      ;
; tc_hssync[5]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hesync[9..8] ; Input ; Info     ; Stuck at VCC      ;
; tc_hesync[7..0] ; Input ; Info     ; Stuck at GND      ;
; tc_heblnk[9..8] ; Input ; Info     ; Stuck at VCC      ;
; tc_heblnk[4..0] ; Input ; Info     ; Stuck at VCC      ;
; tc_heblnk[7..5] ; Input ; Info     ; Stuck at GND      ;
; tc_vsblnk[8..7] ; Input ; Info     ; Stuck at VCC      ;
; tc_vsblnk[3..0] ; Input ; Info     ; Stuck at VCC      ;
; tc_vsblnk[9]    ; Input ; Info     ; Stuck at GND      ;
; tc_vsblnk[5]    ; Input ; Info     ; Stuck at GND      ;
; tc_vssync[8..7] ; Input ; Info     ; Stuck at VCC      ;
; tc_vssync[9]    ; Input ; Info     ; Stuck at GND      ;
; tc_vssync[3]    ; Input ; Info     ; Stuck at VCC      ;
; tc_vssync[2]    ; Input ; Info     ; Stuck at GND      ;
; tc_vssync[0]    ; Input ; Info     ; Stuck at VCC      ;
; tc_vesync[8..7] ; Input ; Info     ; Stuck at VCC      ;
; tc_vesync[9]    ; Input ; Info     ; Stuck at GND      ;
; tc_vesync[3]    ; Input ; Info     ; Stuck at VCC      ;
; tc_vesync[0]    ; Input ; Info     ; Stuck at VCC      ;
; tc_veblnk[6]    ; Input ; Info     ; Stuck at GND      ;
; tc_veblnk[3]    ; Input ; Info     ; Stuck at VCC      ;
; tc_veblnk[0]    ; Input ; Info     ; Stuck at GND      ;
+-----------------+-------+----------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|cache2:cache_bios"                                                                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; wren_a    ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_a    ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data_a[31..16]" will be connected to GND.                               ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; enable_b  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; address_b ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; q_b       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst"                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; frame_on       ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk_25         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LED[7..2]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LED[0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BTN_NMI        ; Input  ; Info     ; Stuck at GND                                                                        ;
; RS232_EXT_RXD  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; RS232_EXT_TXD  ; Output ; Info     ; Explicitly unconnected                                                              ;
; RS232_HOST_RXD ; Input  ; Info     ; Explicitly unconnected                                                              ;
; RS232_HOST_TXD ; Output ; Info     ; Explicitly unconnected                                                              ;
; RS232_HOST_RST ; Output ; Info     ; Explicitly unconnected                                                              ;
; GPIO           ; Bidir  ; Info     ; Explicitly unconnected                                                              ;
; I2C_SCL        ; Output ; Info     ; Explicitly unconnected                                                              ;
; I2C_SDA        ; Bidir  ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "dd_buf:sdrclk_buf" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; datain_h ; Input ; Info     ; Stuck at VCC    ;
; datain_l ; Input ; Info     ; Stuck at GND    ;
+----------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ddio_out   ; 1                           ;
; cycloneiii_ff         ; 5506                        ;
;     ENA               ; 3946                        ;
;     ENA SCLR          ; 63                          ;
;     ENA SLD           ; 227                         ;
;     SCLR              ; 37                          ;
;     SCLR SLD          ; 19                          ;
;     SLD               ; 56                          ;
;     plain             ; 1158                        ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 12121                       ;
;     arith             ; 1087                        ;
;         2 data inputs ; 515                         ;
;         3 data inputs ; 572                         ;
;     normal            ; 11034                       ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 455                         ;
;         2 data inputs ; 676                         ;
;         3 data inputs ; 2023                        ;
;         4 data inputs ; 7862                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 378                         ;
;                       ;                             ;
; Max LUT depth         ; 40.00                       ;
; Average LUT depth     ; 16.57                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Nov 10 18:18:21 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Next186_SoC -c Next186_SoC
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
    Info (16304): Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cache2.v
    Info (12023): Found entity 1: cache2 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache2.v Line: 39
Info (12021): Found 3 design units, including 3 entities, in source file nextz80/nextz80reg.v
    Info (12023): Found entity 1: Z80Reg File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 42
    Info (12023): Found entity 2: RegSelect File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 153
    Info (12023): Found entity 3: RAM16X8D_regs File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 182
Info (12021): Found 1 design units, including 1 entities, in source file nextz80/nextz80cpu.v
    Info (12023): Found entity 1: NextZ80 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 64
Info (12021): Found 3 design units, including 3 entities, in source file nextz80/nextz80alu.v
    Info (12023): Found entity 1: ALU8 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80ALU.v Line: 86
    Info (12023): Found entity 2: daa File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80ALU.v Line: 317
    Info (12023): Found entity 3: ALU16 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80ALU.v Line: 351
Info (12021): Found 2 design units, including 2 entities, in source file opl3seq.v
    Info (12023): Found entity 1: opl3seq File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 70
    Info (12023): Found entity 2: sampler File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 458
Info (12021): Found 1 design units, including 1 entities, in source file opl3.v
    Info (12023): Found entity 1: opl3 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file i2c_master_byte.v
    Info (12023): Found entity 1: i2c_master_byte File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/i2c_master_byte.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at soundwave.v(102): ignored dangling comma in List of Port Connections File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/soundwave.v Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file soundwave.v
    Info (12023): Found entity 1: soundwave File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/soundwave.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file q16.v
    Info (12023): Found entity 1: q16 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/q16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file datamem16.v
    Info (12023): Found entity 1: datamem16 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/datamem16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file instrmem.v
    Info (12023): Found entity 1: instrmem File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/instrmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file qdsp.v
    Info (12023): Found entity 1: qdsp File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/qdsp.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file dsp32.v
    Info (12023): Found entity 1: DSP32 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 69
    Info (12023): Found entity 2: regs File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 233
Info (12021): Found 1 design units, including 1 entities, in source file uart_8250.v
    Info (12023): Found entity 1: UART_8250 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/UART_8250.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file rs232_phy.v
    Info (12023): Found entity 1: rs232_phy File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/rs232_phy.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file q1.v
    Info (12023): Found entity 1: q1 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/q1.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file dcm_cpu.v
    Info (12023): Found entity 1: dcm_cpu File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm_cpu.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file next186/next186_regs.v
    Info (12023): Found entity 1: Next186_Regs File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_Regs.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file next186/next186_cpu.v
    Info (12023): Found entity 1: Next186_CPU File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file next186/next186_biu_2t_delayread.v
    Info (12023): Found entity 1: BIU186_32bSync_2T_DelayRead File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_BIU_2T_delayread.v Line: 81
Info (12021): Found 2 design units, including 2 entities, in source file next186/next186_alu.v
    Info (12023): Found entity 1: Next186_ALU File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v Line: 79
    Info (12023): Found entity 2: Next186_EA File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v Line: 297
Info (12021): Found 5 design units, including 5 entities, in source file vga.v
    Info (12023): Found entity 1: VGA_SG File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 48
    Info (12023): Found entity 2: VGA_DAC File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 145
    Info (12023): Found entity 3: VGA_CRT File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 241
    Info (12023): Found entity 4: VGA_SC File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 296
    Info (12023): Found entity 5: VGA_GC File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file unit186.v
    Info (12023): Found entity 1: unit186 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/unit186.v Line: 46
Info (12021): Found 2 design units, including 2 entities, in source file timer8253.v
    Info (12023): Found entity 1: timer_8253 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 47
    Info (12023): Found entity 2: counter File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file sdram.v
    Info (12023): Found entity 1: SDRAM_16bit File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file pic_8259.v
    Info (12023): Found entity 1: PIC_8259 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/PIC_8259.v Line: 47
Info (12021): Found 2 design units, including 2 entities, in source file kb_8042.v
    Info (12023): Found entity 1: KB_Mouse_8042 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/KB_8042.v Line: 58
    Info (12023): Found entity 2: PS2Interface File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/KB_8042.v Line: 196
Info (12021): Found 1 design units, including 1 entities, in source file ddr_186.v
    Info (12023): Found entity 1: system File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 149
Info (12021): Found 2 design units, including 2 entities, in source file cache_controller.v
    Info (12023): Found entity 1: cache_controller File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache_controller.v Line: 51
    Info (12023): Found entity 2: seg_map File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache_controller.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file next186_soc.v
    Info (12023): Found entity 1: Next186_SoC File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dcm.v
    Info (12023): Found entity 1: dcm File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dac_sram.v
    Info (12023): Found entity 1: DAC_SRAM File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DAC_SRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sr_font.v
    Info (12023): Found entity 1: sr_font File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sr_font.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file cache.v
    Info (12023): Found entity 1: cache File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dd_buf.v
    Info (12023): Found entity 1: dd_buf File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dd_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file opl3_mem.v
    Info (12023): Found entity 1: opl3_mem File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file opl3_in.v
    Info (12023): Found entity 1: opl3_in File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_in.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at DSP32.v(111): created implicit net for "ihalt" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 111
Warning (10236): Verilog HDL Implicit Net warning at ddr_186.v(485): created implicit net for "vram_en" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 485
Warning (10236): Verilog HDL Implicit Net warning at ddr_186.v(629): created implicit net for "MREQ" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 629
Warning (10236): Verilog HDL Implicit Net warning at ddr_186.v(701): created implicit net for "LOCK" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 701
Info (12127): Elaborating entity "Next186_SoC" for the top level hierarchy
Info (12128): Elaborating entity "dd_buf" for hierarchy "dd_buf:sdrclk_buf" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v Line: 80
Info (12128): Elaborating entity "altddio_out" for hierarchy "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dd_buf.v Line: 64
Info (12130): Elaborated megafunction instantiation "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dd_buf.v Line: 64
Info (12133): Instantiated megafunction "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dd_buf.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "system" for hierarchy "system:sys_inst" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at ddr_186.v(233): object "LED_PORT" assigned a value but never read File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 233
Warning (10036): Verilog HDL or VHDL warning at ddr_186.v(278): object "s_RS232_HOST_RXD" assigned a value but never read File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 278
Warning (10230): Verilog HDL assignment warning at ddr_186.v(216): truncated value with size 32 to match size of target (10) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 216
Warning (10230): Verilog HDL assignment warning at ddr_186.v(301): truncated value with size 32 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 301
Warning (10230): Verilog HDL assignment warning at ddr_186.v(303): truncated value with size 32 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 303
Warning (10027): Verilog HDL or VHDL warning at the ddr_186.v(332): index expression is not wide enough to address all of the elements in the array File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 332
Warning (10027): Verilog HDL or VHDL warning at the ddr_186.v(335): index expression is not wide enough to address all of the elements in the array File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 335
Warning (10230): Verilog HDL assignment warning at ddr_186.v(858): truncated value with size 32 to match size of target (17) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 858
Info (12128): Elaborating entity "dcm" for hierarchy "system:sys_inst|dcm:dcm_system" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 436
Info (12128): Elaborating entity "altpll" for hierarchy "system:sys_inst|dcm:dcm_system|altpll:altpll_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm.v Line: 106
Info (12130): Elaborated megafunction instantiation "system:sys_inst|dcm:dcm_system|altpll:altpll_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm.v Line: 106
Info (12133): Instantiated megafunction "system:sys_inst|dcm:dcm_system|altpll:altpll_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm.v Line: 106
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "296"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "149"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "56"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "149"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "56"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "149"
    Info (12134): Parameter "clk2_phase_shift" = "4385"
    Info (12134): Parameter "clk3_divide_by" = "656"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "149"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "504"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "149"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dcm"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcm_altpll.v
    Info (12023): Found entity 1: dcm_altpll File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v Line: 29
Info (12128): Elaborating entity "dcm_altpll" for hierarchy "system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "dcm_cpu" for hierarchy "system:sys_inst|dcm_cpu:dcm_cpu_inst" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 443
Info (12128): Elaborating entity "altpll" for hierarchy "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm_cpu.v Line: 94
Info (12130): Elaborated megafunction instantiation "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm_cpu.v Line: 94
Info (12133): Instantiated megafunction "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/dcm_cpu.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "9"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "9"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dcm_cpu"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcm_cpu_altpll.v
    Info (12023): Found entity 1: dcm_cpu_altpll File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_cpu_altpll.v Line: 29
Info (12128): Elaborating entity "dcm_cpu_altpll" for hierarchy "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SDRAM_16bit" for hierarchy "system:sys_inst|SDRAM_16bit:SDR" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 461
Warning (10230): Verilog HDL assignment warning at sdram.v(98): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 98
Warning (10230): Verilog HDL assignment warning at sdram.v(103): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 103
Warning (10230): Verilog HDL assignment warning at sdram.v(131): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 131
Warning (10230): Verilog HDL assignment warning at sdram.v(137): truncated value with size 32 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 137
Warning (10230): Verilog HDL assignment warning at sdram.v(140): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 140
Warning (10230): Verilog HDL assignment warning at sdram.v(150): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 150
Warning (10230): Verilog HDL assignment warning at sdram.v(162): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 162
Warning (10230): Verilog HDL assignment warning at sdram.v(172): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 172
Warning (10230): Verilog HDL assignment warning at sdram.v(180): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 180
Warning (10230): Verilog HDL assignment warning at sdram.v(196): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 196
Info (12128): Elaborating entity "cache2" for hierarchy "system:sys_inst|cache2:cache_bios" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 499
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache2.v Line: 111
Info (12130): Elaborated megafunction instantiation "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache2.v Line: 111
Info (12133): Instantiated megafunction "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache2.v Line: 111
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "cache_bootload.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bkn2.tdf
    Info (12023): Found entity 1: altsyncram_bkn2 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_bkn2" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 3840 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache_bootload.mif Line: 1
    Warning (113027): Addresses ranging from 256 to 4095 are not initialized File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache_bootload.mif Line: 1
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (4096) in the Memory Initialization File "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache_bootload.mif" -- setting initial value for remaining addresses to 0 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache2.v Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|decode_jsa:decode2" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|mux_gob:mux4" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 53
Info (12128): Elaborating entity "fifo" for hierarchy "system:sys_inst|fifo:vga_fifo" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 511
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/fifo.v Line: 75
Info (12130): Elaborated megafunction instantiation "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/fifo.v Line: 75
Info (12133): Instantiated megafunction "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/fifo.v Line: 75
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6qf1.tdf
    Info (12023): Found entity 1: dcfifo_6qf1 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_6qf1" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_gray2bin_ugb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_rn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_rn6:rdptr_g1p" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info (12023): Found entity 1: a_graycounter_m5c File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_m5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_m5c" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7011.tdf
    Info (12023): Found entity 1: altsyncram_7011 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_7011.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7011" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf
    Info (12023): Found entity 1: dffpipe_909 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_909.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_909" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_i9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_3v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_i9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cmpr_f66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cmpr_f66:rdempty_eq_comp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_old.tdf
    Info (12023): Found entity 1: cntr_old File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cntr_old.tdf Line: 27
Info (12128): Elaborating entity "cntr_old" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_6qf1.tdf Line: 73
Info (12128): Elaborating entity "VGA_SG" for hierarchy "system:sys_inst|VGA_SG:VGA" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 531
Warning (10230): Verilog HDL assignment warning at vga.v(81): truncated value with size 32 to match size of target (10) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 81
Warning (10230): Verilog HDL assignment warning at vga.v(96): truncated value with size 32 to match size of target (10) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 96
Info (12128): Elaborating entity "VGA_DAC" for hierarchy "system:sys_inst|VGA_DAC:dac" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 553
Warning (10230): Verilog HDL assignment warning at egapal.mem(11): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/egapal.mem Line: 11
Warning (10230): Verilog HDL assignment warning at egapal.mem(12): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/egapal.mem Line: 12
Warning (10230): Verilog HDL assignment warning at egapal.mem(13): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/egapal.mem Line: 13
Warning (10230): Verilog HDL assignment warning at egapal.mem(14): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/egapal.mem Line: 14
Warning (10230): Verilog HDL assignment warning at egapal.mem(15): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/egapal.mem Line: 15
Warning (10230): Verilog HDL assignment warning at egapal.mem(16): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/egapal.mem Line: 16
Warning (10230): Verilog HDL assignment warning at vga.v(233): truncated value with size 32 to match size of target (10) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 233
Info (12128): Elaborating entity "DAC_SRAM" for hierarchy "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 202
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DAC_SRAM.v Line: 99
Info (12130): Elaborated megafunction instantiation "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DAC_SRAM.v Line: 99
Info (12133): Instantiated megafunction "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DAC_SRAM.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ltd2.tdf
    Info (12023): Found entity 1: altsyncram_ltd2 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_ltd2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ltd2" for hierarchy "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "VGA_CRT" for hierarchy "system:sys_inst|VGA_CRT:crt" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 573
Info (12128): Elaborating entity "VGA_SC" for hierarchy "system:sys_inst|VGA_SC:sc" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 586
Info (12128): Elaborating entity "VGA_GC" for hierarchy "system:sys_inst|VGA_GC:gc" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 606
Info (12128): Elaborating entity "sr_font" for hierarchy "system:sys_inst|sr_font:VGA_FONT" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 621
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sr_font.v Line: 99
Info (12130): Elaborated megafunction instantiation "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sr_font.v Line: 99
Info (12133): Instantiated megafunction "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sr_font.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "font.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edf2.tdf
    Info (12023): Found entity 1: altsyncram_edf2 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_edf2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_edf2" for hierarchy "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cache_controller" for hierarchy "system:sys_inst|cache_controller:cache_ctl" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 641
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cache_lru" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cache_addr" into its bus
Info (12128): Elaborating entity "cache" for hierarchy "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache_controller.v Line: 146
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache.v Line: 111
Info (12130): Elaborated megafunction instantiation "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache.v Line: 111
Info (12133): Instantiated megafunction "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/cache.v Line: 111
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "cache_bootload.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lgn2.tdf
    Info (12023): Found entity 1: altsyncram_lgn2 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_lgn2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lgn2" for hierarchy "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "KB_Mouse_8042" for hierarchy "system:sys_inst|KB_Mouse_8042:KB_Mouse" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 661
Info (12128): Elaborating entity "PS2Interface" for hierarchy "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/KB_8042.v Line: 118
Info (12128): Elaborating entity "PIC_8259" for hierarchy "system:sys_inst|PIC_8259:PIC" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 679
Info (12128): Elaborating entity "unit186" for hierarchy "system:sys_inst|unit186:CPUUnit" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 720
Warning (10230): Verilog HDL assignment warning at unit186.v(102): truncated value with size 32 to match size of target (8) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/unit186.v Line: 102
Warning (10230): Verilog HDL assignment warning at unit186.v(108): truncated value with size 15 to match size of target (8) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/unit186.v Line: 108
Info (12128): Elaborating entity "Next186_CPU" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/unit186.v Line: 154
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(179): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 179
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(410): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 410
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(433): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 433
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(528): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 528
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(610): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 610
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(682): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 682
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(704): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 704
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(714): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 714
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(761): truncated value with size 32 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 761
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(837): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 837
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(888): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 888
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1090): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1090
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1097): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1097
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1130): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1130
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1155): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1155
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1180): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1180
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1199): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1199
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1227): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1227
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1254): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1254
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1261): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1261
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1278): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1278
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1317): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1317
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1359): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1359
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1341): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1341
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1431): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1431
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1480): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1480
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1509): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1509
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1529): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1529
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1576): truncated value with size 32 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1576
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1641): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1641
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1580): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 1580
Info (12128): Elaborating entity "Next186_Regs" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 241
Info (12128): Elaborating entity "Next186_ALU" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 262
Warning (10230): Verilog HDL assignment warning at Next186_ALU.v(129): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v Line: 129
Warning (10230): Verilog HDL assignment warning at Next186_ALU.v(132): truncated value with size 25 to match size of target (18) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v Line: 132
Warning (10230): Verilog HDL assignment warning at Next186_ALU.v(158): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v Line: 158
Warning (10270): Verilog HDL Case Statement warning at Next186_ALU.v(185): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v Line: 185
Info (12128): Elaborating entity "Next186_EA" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_CPU.v Line: 275
Info (12128): Elaborating entity "BIU186_32bSync_2T_DelayRead" for hierarchy "system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/unit186.v Line: 184
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(128): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_BIU_2T_delayread.v Line: 128
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(129): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_BIU_2T_delayread.v Line: 129
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(133): truncated value with size 72 to match size of target (48) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_BIU_2T_delayread.v Line: 133
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(174): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_BIU_2T_delayread.v Line: 174
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(202): truncated value with size 34 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_BIU_2T_delayread.v Line: 202
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(203): truncated value with size 32 to match size of target (19) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_BIU_2T_delayread.v Line: 203
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(210): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_BIU_2T_delayread.v Line: 210
Info (12128): Elaborating entity "seg_map" for hierarchy "system:sys_inst|seg_map:seg_mapper" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 733
Info (12128): Elaborating entity "timer_8253" for hierarchy "system:sys_inst|timer_8253:timer" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 747
Warning (10230): Verilog HDL assignment warning at timer8253.v(63): truncated value with size 32 to match size of target (9) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 63
Warning (10230): Verilog HDL assignment warning at timer8253.v(64): truncated value with size 32 to match size of target (9) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 64
Info (12128): Elaborating entity "counter" for hierarchy "system:sys_inst|timer_8253:timer|counter:counter0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 90
Warning (10230): Verilog HDL assignment warning at timer8253.v(150): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 150
Warning (10230): Verilog HDL assignment warning at timer8253.v(167): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 167
Warning (10230): Verilog HDL assignment warning at timer8253.v(175): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 175
Warning (10230): Verilog HDL assignment warning at timer8253.v(181): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 181
Warning (10230): Verilog HDL assignment warning at timer8253.v(189): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/timer8253.v Line: 189
Info (12128): Elaborating entity "soundwave" for hierarchy "system:sys_inst|soundwave:sound_gen" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 764
Warning (12125): Using design file sndfifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sndfifo File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sndfifo.v Line: 39
Info (12128): Elaborating entity "sndfifo" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/soundwave.v Line: 102
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sndfifo.v Line: 83
Info (12130): Elaborated megafunction instantiation "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sndfifo.v Line: 83
Info (12133): Instantiated megafunction "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sndfifo.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bmg1.tdf
    Info (12023): Found entity 1: dcfifo_bmg1 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_bmg1" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf
    Info (12023): Found entity 1: a_gray2bin_9ib File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_gray2bin_9ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_9ib" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6p6.tdf
    Info (12023): Found entity 1: a_graycounter_6p6 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_6p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_6p6" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_6p6:rdptr_g1p" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_27c.tdf
    Info (12023): Found entity 1: a_graycounter_27c File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_27c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_27c" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|a_graycounter_27c:wrptr_g1p" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ke41.tdf
    Info (12023): Found entity 1: altsyncram_ke41 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_ke41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ke41" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|altsyncram_ke41:fifo_ram" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_c09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|dffpipe_c09:rs_brp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sal File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_sal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_sal" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_d09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_sal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tal File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_tal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tal" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_e09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_tal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf
    Info (12023): Found entity 1: cmpr_q76 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cmpr_q76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_q76" for hierarchy "system:sys_inst|soundwave:sound_gen|sndfifo:sndfifo_inst|dcfifo:dcfifo_component|dcfifo_bmg1:auto_generated|cmpr_q76:rdempty_eq_comp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_bmg1.tdf Line: 78
Info (12128): Elaborating entity "DSP32" for hierarchy "system:sys_inst|DSP32:DSP32_inst" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 776
Warning (10764): Verilog HDL warning at DSP32.v(101): converting signed shift amount to unsigned File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 101
Warning (10230): Verilog HDL assignment warning at DSP32.v(101): truncated value with size 65 to match size of target (33) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at DSP32.v(156): variable "CF" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 156
Warning (10270): Verilog HDL Case Statement warning at DSP32.v(154): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 154
Info (10264): Verilog HDL Case Statement information at DSP32.v(154): all case item expressions in this case statement are onehot File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 154
Info (10264): Verilog HDL Case Statement information at DSP32.v(218): all case item expressions in this case statement are onehot File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 218
Info (12128): Elaborating entity "qdsp" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 123
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/qdsp.v Line: 75
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/qdsp.v Line: 75
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/qdsp.v Line: 75
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ote1.tdf
    Info (12023): Found entity 1: dcfifo_ote1 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_ote1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_ote1" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf
    Info (12023): Found entity 1: a_graycounter_nn6 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_nn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nn6" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_nn6:rdptr_g1p" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_ote1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf
    Info (12023): Found entity 1: a_graycounter_j5c File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_j5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_j5c" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_j5c:wrptr_g1p" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_ote1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sb41.tdf
    Info (12023): Found entity 1: altsyncram_sb41 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_sb41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sb41" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_ote1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d9l File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_d9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_d9l" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_ote1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_uu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_d9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_e9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_ote1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_vu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_e9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|cmpr_b66:rdempty_eq_comp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_ote1.tdf Line: 58
Info (12128): Elaborating entity "instrmem" for hierarchy "system:sys_inst|DSP32:DSP32_inst|instrmem:Code" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 134
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/instrmem.v Line: 91
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/instrmem.v Line: 91
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/instrmem.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbr1.tdf
    Info (12023): Found entity 1: altsyncram_jbr1 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_jbr1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jbr1" for hierarchy "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "regs" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 150
Info (12128): Elaborating entity "datamem16" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 259
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/datamem16.v Line: 90
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/datamem16.v Line: 90
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/datamem16.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8k1.tdf
    Info (12023): Found entity 1: altsyncram_q8k1 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_q8k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q8k1" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_8250" for hierarchy "system:sys_inst|UART_8250:UART" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 790
Warning (10036): Verilog HDL or VHDL warning at UART_8250.v(66): object "new_wdata" assigned a value but never read File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/UART_8250.v Line: 66
Warning (10230): Verilog HDL assignment warning at UART_8250.v(74): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/UART_8250.v Line: 74
Warning (10230): Verilog HDL assignment warning at UART_8250.v(82): truncated value with size 18 to match size of target (16) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/UART_8250.v Line: 82
Info (12128): Elaborating entity "rs232_phy" for hierarchy "system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/UART_8250.v Line: 99
Info (12128): Elaborating entity "q1" for hierarchy "system:sys_inst|UART_8250:UART|q1:rs232_wr" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/UART_8250.v Line: 111
Info (10264): Verilog HDL Case Statement information at q1.v(74): all case item expressions in this case statement are onehot File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/q1.v Line: 74
Info (12128): Elaborating entity "q16" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/UART_8250.v Line: 123
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/q16.v Line: 79
Info (12130): Elaborated megafunction instantiation "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/q16.v Line: 79
Info (12133): Instantiated megafunction "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/q16.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_emf1.tdf
    Info (12023): Found entity 1: dcfifo_emf1 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_emf1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_emf1" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf
    Info (12023): Found entity 1: a_graycounter_4p6 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_4p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_4p6" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_4p6:rdptr_g1p" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_emf1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf
    Info (12023): Found entity 1: a_graycounter_07c File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/a_graycounter_07c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_07c" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_07c:wrptr_g1p" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_emf1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb41.tdf
    Info (12023): Found entity 1: altsyncram_mb41 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_mb41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mb41" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_emf1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qal File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_qal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qal" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_emf1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_b09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_qal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_ral.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_emf1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_f09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_ral.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|cmpr_o76:rdempty_eq_comp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_emf1.tdf Line: 59
Info (12128): Elaborating entity "opl3" for hierarchy "system:sys_inst|opl3:opl3_inst" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 804
Info (12128): Elaborating entity "opl3_mem" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3.v Line: 97
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_mem.v Line: 97
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_mem.v Line: 97
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_mem.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "opl3.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9am2.tdf
    Info (12023): Found entity 1: altsyncram_9am2 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_9am2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9am2" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_mem:ram_inst|altsyncram:altsyncram_component|altsyncram_9am2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "opl3_in" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3.v Line: 107
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_in.v Line: 75
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_in.v Line: 75
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3_in.v Line: 75
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_60f1.tdf
    Info (12023): Found entity 1: dcfifo_60f1 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_60f1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_60f1" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v621.tdf
    Info (12023): Found entity 1: altsyncram_v621 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_v621.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v621" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|altsyncram_v621:fifo_ram" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_60f1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ual File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_ual.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ual" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_60f1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf
    Info (12023): Found entity 1: dffpipe_g09 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_g09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_g09" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe6" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_ual.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf
    Info (12023): Found entity 1: alt_synch_pipe_val File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_val.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_val" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcfifo_60f1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_h09.tdf
    Info (12023): Found entity 1: dffpipe_h09 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dffpipe_h09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_h09" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3_in:in_queue|dcfifo:dcfifo_component|dcfifo_60f1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe9" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/alt_synch_pipe_val.tdf Line: 33
Info (12128): Elaborating entity "opl3seq" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3.v Line: 120
Warning (10230): Verilog HDL assignment warning at opl3seq.v(110): truncated value with size 14 to match size of target (10) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 110
Warning (10230): Verilog HDL assignment warning at opl3seq.v(118): truncated value with size 16 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 118
Warning (10230): Verilog HDL assignment warning at am.mem(68): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 68
Warning (10230): Verilog HDL assignment warning at am.mem(69): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 69
Warning (10230): Verilog HDL assignment warning at am.mem(70): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 70
Warning (10230): Verilog HDL assignment warning at am.mem(71): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 71
Warning (10230): Verilog HDL assignment warning at am.mem(72): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 72
Warning (10230): Verilog HDL assignment warning at am.mem(73): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 73
Warning (10230): Verilog HDL assignment warning at am.mem(74): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 74
Warning (10230): Verilog HDL assignment warning at am.mem(75): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 75
Warning (10230): Verilog HDL assignment warning at am.mem(76): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 76
Warning (10230): Verilog HDL assignment warning at am.mem(77): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 77
Warning (10230): Verilog HDL assignment warning at am.mem(78): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 78
Warning (10230): Verilog HDL assignment warning at am.mem(79): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 79
Warning (10230): Verilog HDL assignment warning at am.mem(80): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 80
Warning (10230): Verilog HDL assignment warning at am.mem(81): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 81
Warning (10230): Verilog HDL assignment warning at am.mem(82): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 82
Warning (10230): Verilog HDL assignment warning at am.mem(83): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 83
Warning (10230): Verilog HDL assignment warning at am.mem(84): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 84
Warning (10230): Verilog HDL assignment warning at am.mem(85): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 85
Warning (10230): Verilog HDL assignment warning at am.mem(86): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 86
Warning (10230): Verilog HDL assignment warning at am.mem(87): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 87
Warning (10230): Verilog HDL assignment warning at am.mem(88): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 88
Warning (10230): Verilog HDL assignment warning at am.mem(89): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 89
Warning (10230): Verilog HDL assignment warning at am.mem(90): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 90
Warning (10230): Verilog HDL assignment warning at am.mem(91): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 91
Warning (10230): Verilog HDL assignment warning at am.mem(92): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 92
Warning (10230): Verilog HDL assignment warning at am.mem(93): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 93
Warning (10230): Verilog HDL assignment warning at am.mem(94): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 94
Warning (10230): Verilog HDL assignment warning at am.mem(95): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 95
Warning (10230): Verilog HDL assignment warning at am.mem(96): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 96
Warning (10230): Verilog HDL assignment warning at am.mem(97): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 97
Warning (10230): Verilog HDL assignment warning at am.mem(98): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 98
Warning (10230): Verilog HDL assignment warning at am.mem(99): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 99
Warning (10230): Verilog HDL assignment warning at am.mem(100): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 100
Warning (10230): Verilog HDL assignment warning at am.mem(101): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 101
Warning (10230): Verilog HDL assignment warning at am.mem(102): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 102
Warning (10230): Verilog HDL assignment warning at am.mem(103): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 103
Warning (10230): Verilog HDL assignment warning at am.mem(104): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 104
Warning (10230): Verilog HDL assignment warning at am.mem(105): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 105
Warning (10230): Verilog HDL assignment warning at am.mem(106): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 106
Warning (10230): Verilog HDL assignment warning at am.mem(107): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 107
Warning (10230): Verilog HDL assignment warning at am.mem(108): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 108
Warning (10230): Verilog HDL assignment warning at am.mem(109): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 109
Warning (10230): Verilog HDL assignment warning at am.mem(110): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 110
Warning (10230): Verilog HDL assignment warning at am.mem(111): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 111
Warning (10230): Verilog HDL assignment warning at am.mem(112): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 112
Warning (10230): Verilog HDL assignment warning at am.mem(113): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 113
Warning (10230): Verilog HDL assignment warning at am.mem(114): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 114
Warning (10230): Verilog HDL assignment warning at am.mem(115): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 115
Warning (10230): Verilog HDL assignment warning at am.mem(116): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 116
Warning (10230): Verilog HDL assignment warning at am.mem(117): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 117
Warning (10230): Verilog HDL assignment warning at am.mem(118): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 118
Warning (10230): Verilog HDL assignment warning at am.mem(119): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 119
Warning (10230): Verilog HDL assignment warning at am.mem(120): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 120
Warning (10230): Verilog HDL assignment warning at am.mem(121): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 121
Warning (10230): Verilog HDL assignment warning at am.mem(122): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 122
Warning (10230): Verilog HDL assignment warning at am.mem(123): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 123
Warning (10230): Verilog HDL assignment warning at am.mem(124): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 124
Warning (10230): Verilog HDL assignment warning at am.mem(125): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 125
Warning (10230): Verilog HDL assignment warning at am.mem(126): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 126
Warning (10230): Verilog HDL assignment warning at am.mem(127): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 127
Warning (10230): Verilog HDL assignment warning at am.mem(128): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 128
Warning (10230): Verilog HDL assignment warning at am.mem(129): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 129
Warning (10230): Verilog HDL assignment warning at am.mem(130): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 130
Warning (10230): Verilog HDL assignment warning at am.mem(131): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 131
Warning (10230): Verilog HDL assignment warning at am.mem(132): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 132
Warning (10230): Verilog HDL assignment warning at am.mem(133): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 133
Warning (10230): Verilog HDL assignment warning at am.mem(134): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 134
Warning (10230): Verilog HDL assignment warning at am.mem(135): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 135
Warning (10230): Verilog HDL assignment warning at am.mem(136): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 136
Warning (10230): Verilog HDL assignment warning at am.mem(137): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 137
Warning (10230): Verilog HDL assignment warning at am.mem(138): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 138
Warning (10230): Verilog HDL assignment warning at am.mem(139): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 139
Warning (10230): Verilog HDL assignment warning at am.mem(140): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 140
Warning (10230): Verilog HDL assignment warning at am.mem(141): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 141
Warning (10230): Verilog HDL assignment warning at am.mem(142): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 142
Warning (10230): Verilog HDL assignment warning at am.mem(143): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 143
Warning (10230): Verilog HDL assignment warning at am.mem(144): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 144
Warning (10230): Verilog HDL assignment warning at am.mem(145): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 145
Warning (10230): Verilog HDL assignment warning at am.mem(146): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 146
Warning (10230): Verilog HDL assignment warning at am.mem(147): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 147
Warning (10230): Verilog HDL assignment warning at am.mem(148): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 148
Warning (10230): Verilog HDL assignment warning at am.mem(149): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 149
Warning (10230): Verilog HDL assignment warning at am.mem(150): truncated value with size 8 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/am.mem Line: 150
Warning (10230): Verilog HDL assignment warning at pm.mem(29): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 29
Warning (10230): Verilog HDL assignment warning at pm.mem(37): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 37
Warning (10230): Verilog HDL assignment warning at pm.mem(44): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 44
Warning (10230): Verilog HDL assignment warning at pm.mem(45): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 45
Warning (10230): Verilog HDL assignment warning at pm.mem(46): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 46
Warning (10230): Verilog HDL assignment warning at pm.mem(53): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 53
Warning (10230): Verilog HDL assignment warning at pm.mem(60): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 60
Warning (10230): Verilog HDL assignment warning at pm.mem(61): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 61
Warning (10230): Verilog HDL assignment warning at pm.mem(62): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 62
Warning (10230): Verilog HDL assignment warning at pm.mem(68): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 68
Warning (10230): Verilog HDL assignment warning at pm.mem(69): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 69
Warning (10230): Verilog HDL assignment warning at pm.mem(70): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 70
Warning (10230): Verilog HDL assignment warning at pm.mem(76): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 76
Warning (10230): Verilog HDL assignment warning at pm.mem(77): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 77
Warning (10230): Verilog HDL assignment warning at pm.mem(78): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 78
Warning (10230): Verilog HDL assignment warning at pm.mem(84): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 84
Warning (10230): Verilog HDL assignment warning at pm.mem(85): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 85
Warning (10230): Verilog HDL assignment warning at pm.mem(86): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 86
Warning (10230): Verilog HDL assignment warning at pm.mem(92): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 92
Warning (10230): Verilog HDL assignment warning at pm.mem(93): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 93
Warning (10230): Verilog HDL assignment warning at pm.mem(94): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 94
Warning (10230): Verilog HDL assignment warning at pm.mem(100): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 100
Warning (10230): Verilog HDL assignment warning at pm.mem(101): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 101
Warning (10230): Verilog HDL assignment warning at pm.mem(102): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 102
Warning (10230): Verilog HDL assignment warning at pm.mem(108): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 108
Warning (10230): Verilog HDL assignment warning at pm.mem(109): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 109
Warning (10230): Verilog HDL assignment warning at pm.mem(110): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 110
Warning (10230): Verilog HDL assignment warning at pm.mem(116): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 116
Warning (10230): Verilog HDL assignment warning at pm.mem(117): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 117
Warning (10230): Verilog HDL assignment warning at pm.mem(118): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 118
Warning (10230): Verilog HDL assignment warning at pm.mem(124): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 124
Warning (10230): Verilog HDL assignment warning at pm.mem(125): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 125
Warning (10230): Verilog HDL assignment warning at pm.mem(126): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/pm.mem Line: 126
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(1): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 1
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(2): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 2
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(3): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 3
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(4): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 4
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(5): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 5
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(6): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 6
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(7): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 7
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(8): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 8
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(9): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 9
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(10): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 10
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(11): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 11
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(12): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 12
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(13): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 13
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(14): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 14
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(15): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 15
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(16): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 16
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(17): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 17
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(18): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 18
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(19): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 19
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(20): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 20
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(21): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 21
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(22): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 22
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(23): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 23
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(24): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 24
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(25): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 25
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(26): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 26
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(27): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 27
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(28): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 28
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(29): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 29
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(30): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 30
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(31): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 31
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(32): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 32
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(33): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 33
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(34): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 34
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(35): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 35
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(36): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 36
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(37): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 37
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(38): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 38
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(39): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 39
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(40): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 40
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(41): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 41
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(42): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 42
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(43): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 43
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(44): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 44
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(45): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 45
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(46): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 46
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(47): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 47
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(48): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 48
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(49): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 49
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(50): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 50
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(51): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 51
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(52): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 52
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(53): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 53
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(54): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 54
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(55): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 55
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(56): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 56
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(57): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 57
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(58): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 58
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(59): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 59
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(60): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 60
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(61): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 61
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(62): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 62
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(63): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 63
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(64): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 64
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(65): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 65
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(66): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 66
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(67): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 67
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(68): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 68
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(69): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 69
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(70): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 70
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(71): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 71
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(72): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 72
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(73): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 73
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(74): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 74
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(75): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 75
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(76): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 76
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(77): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 77
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(78): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 78
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(79): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 79
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(80): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 80
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(81): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 81
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(82): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 82
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(83): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 83
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(84): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 84
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(85): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 85
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(86): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 86
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(87): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 87
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(88): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 88
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(89): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 89
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(90): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 90
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(91): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 91
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(92): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 92
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(93): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 93
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(94): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 94
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(95): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 95
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(96): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 96
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(97): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 97
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(98): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 98
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(99): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 99
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(100): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 100
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(101): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 101
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(102): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 102
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(103): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 103
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(104): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 104
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(105): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 105
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(106): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 106
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(107): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 107
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(108): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 108
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(109): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 109
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(110): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 110
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(111): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 111
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(112): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 112
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(113): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 113
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(114): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 114
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(115): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 115
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(116): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 116
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(117): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 117
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(118): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 118
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(119): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 119
Warning (10230): Verilog HDL assignment warning at eg_inc.mem(120): truncated value with size 4 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/eg_inc.mem Line: 120
Warning (10230): Verilog HDL assignment warning at opl3seq.v(199): truncated value with size 32 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 199
Warning (10230): Verilog HDL assignment warning at opl3seq.v(207): truncated value with size 32 to match size of target (10) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 207
Warning (10230): Verilog HDL assignment warning at opl3seq.v(223): truncated value with size 32 to match size of target (5) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 223
Warning (10230): Verilog HDL assignment warning at opl3seq.v(229): truncated value with size 16 to match size of target (10) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 229
Warning (10230): Verilog HDL assignment warning at opl3seq.v(269): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 269
Warning (10230): Verilog HDL assignment warning at opl3seq.v(279): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 279
Warning (10230): Verilog HDL assignment warning at opl3seq.v(301): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 301
Warning (10230): Verilog HDL assignment warning at opl3seq.v(309): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 309
Warning (10230): Verilog HDL assignment warning at opl3seq.v(328): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 328
Warning (10230): Verilog HDL assignment warning at opl3seq.v(331): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 331
Warning (10230): Verilog HDL assignment warning at opl3seq.v(337): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 337
Warning (10230): Verilog HDL assignment warning at opl3seq.v(338): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 338
Warning (10230): Verilog HDL assignment warning at opl3seq.v(340): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 340
Warning (10230): Verilog HDL assignment warning at opl3seq.v(347): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 347
Warning (10230): Verilog HDL assignment warning at opl3seq.v(387): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 387
Warning (10230): Verilog HDL assignment warning at opl3seq.v(400): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 400
Warning (10230): Verilog HDL assignment warning at opl3seq.v(411): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 411
Warning (10230): Verilog HDL assignment warning at opl3seq.v(419): truncated value with size 32 to match size of target (6) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 419
Warning (10270): Verilog HDL Case Statement warning at opl3seq.v(259): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 259
Warning (10030): Net "lfo_am_table.data_a" at opl3seq.v(142) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 142
Warning (10030): Net "lfo_am_table.waddr_a" at opl3seq.v(142) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 142
Warning (10030): Net "lfo_pm_table.data_a" at opl3seq.v(151) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 151
Warning (10030): Net "lfo_pm_table.waddr_a" at opl3seq.v(151) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 151
Warning (10030): Net "eg_inc_tab.data_a" at opl3seq.v(158) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 158
Warning (10030): Net "eg_inc_tab.waddr_a" at opl3seq.v(158) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 158
Warning (10030): Net "lfo_am_table.we_a" at opl3seq.v(142) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 142
Warning (10030): Net "lfo_pm_table.we_a" at opl3seq.v(151) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 151
Warning (10030): Net "eg_inc_tab.we_a" at opl3seq.v(158) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 158
Info (12128): Elaborating entity "sampler" for hierarchy "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 171
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(5): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 5
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(6): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 6
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(7): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 7
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(8): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 8
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(9): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 9
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(10): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 10
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(11): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 11
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(12): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 12
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(13): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 13
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(14): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 14
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(15): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 15
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(16): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 16
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(17): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 17
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(18): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 18
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(19): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 19
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(20): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 20
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(21): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 21
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(22): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 22
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(23): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 23
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(24): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 24
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(25): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 25
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(26): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 26
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(27): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 27
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(28): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 28
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(29): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 29
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(30): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 30
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(31): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 31
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(32): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 32
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(33): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 33
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(34): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 34
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(35): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 35
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(36): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 36
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(37): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 37
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(38): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 38
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(39): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 39
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(40): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 40
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(41): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 41
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(42): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 42
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(43): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 43
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(44): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 44
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(45): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 45
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(46): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 46
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(47): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 47
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(48): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 48
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(49): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 49
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(50): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 50
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(51): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 51
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(52): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 52
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(53): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 53
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(54): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 54
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(55): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 55
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(56): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 56
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(57): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 57
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(58): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 58
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(59): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 59
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(60): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 60
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(61): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 61
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(62): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 62
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(63): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 63
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(64): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 64
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(65): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 65
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(66): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 66
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(67): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 67
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(68): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 68
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(69): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 69
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(70): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 70
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(71): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 71
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(72): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 72
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(73): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 73
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(74): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 74
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(75): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 75
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(76): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 76
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(77): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 77
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(78): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 78
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(79): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 79
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(80): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 80
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(81): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 81
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(82): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 82
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(83): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 83
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(84): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 84
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(85): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 85
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(86): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 86
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(87): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 87
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(88): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 88
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(89): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 89
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(90): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 90
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(91): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 91
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(92): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 92
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(93): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 93
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(94): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 94
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(95): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 95
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(96): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 96
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(97): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 97
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(98): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 98
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(99): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 99
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 100
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 101
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 102
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 103
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 104
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 105
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 106
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 107
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 108
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 109
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 110
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 111
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 112
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 113
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 114
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 115
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 116
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 117
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 118
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 119
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 120
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 121
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 122
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 123
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 124
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 125
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 126
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 127
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 128
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 129
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 130
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 131
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 132
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 133
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 134
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 135
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 136
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 137
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 138
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 139
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 140
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 141
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 142
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 143
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 144
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 145
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 146
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 147
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 148
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 149
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 150
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 151
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 152
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 153
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 154
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 155
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 156
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 157
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 158
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 159
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 160
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 161
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 162
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 163
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 164
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 165
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 166
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 167
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 168
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 169
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 170
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 171
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 172
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 173
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 174
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 175
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 176
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 177
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 178
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 179
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 180
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 181
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 182
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 183
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 184
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 185
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 186
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 187
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 188
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 189
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 190
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 191
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 192
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 193
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 194
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 195
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 196
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 197
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 198
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 199
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 200
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 201
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 202
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 203
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 204
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 205
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 206
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 207
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 208
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 209
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 210
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 211
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 212
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 213
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 214
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 215
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 216
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 217
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 218
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 219
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 220
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 221
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 222
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 223
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 224
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 225
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 226
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 227
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 228
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 229
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 230
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 231
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 232
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 233
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 234
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 235
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 236
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 237
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 238
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 239
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 240
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 241
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 242
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 243
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 244
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 245
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 246
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 247
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 248
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 249
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 250
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 251
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 252
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 253
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 254
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 255
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 256
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 257
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 258
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 259
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 260
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 261
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 262
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 263
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 264
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 265
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 266
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 267
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 268
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 269
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 270
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 271
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 272
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 273
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 274
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 275
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 276
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 277
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 278
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 279
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 280
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 281
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 282
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 283
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 284
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 285
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 286
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 287
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 288
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 289
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 290
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 291
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 292
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 293
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 294
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 295
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 296
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 297
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 298
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 299
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 300
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 301
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 302
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 303
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 304
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 305
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 306
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 307
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 308
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 309
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 310
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 311
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 312
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 313
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 314
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 315
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 316
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 317
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 318
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 319
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 320
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 321
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 322
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 323
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 324
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 325
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 326
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 327
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 328
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 329
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 330
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 331
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 332
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 333
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 334
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 335
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 336
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 337
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 338
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 339
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 340
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 341
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 342
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 343
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 344
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 345
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 346
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 347
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 348
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 349
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 350
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 351
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 352
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 353
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 354
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 355
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 356
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 357
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 358
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 359
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 360
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 361
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 362
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 363
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 364
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 365
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 366
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 367
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 368
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 369
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 370
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 371
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 372
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 373
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 374
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 375
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 376
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 377
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 378
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 379
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 380
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 381
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 382
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 383
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 384
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 385
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 386
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 387
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 388
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 389
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 390
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 391
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 392
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 393
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 394
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 395
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 396
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 397
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 398
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 399
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 400
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 401
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 402
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 403
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 404
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 405
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 406
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 407
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 408
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 409
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 410
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 411
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 412
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 413
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 414
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 415
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 416
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 417
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 418
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 419
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 420
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 421
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 422
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 423
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 424
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 425
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 426
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 427
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 428
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 429
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 430
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 431
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 432
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 433
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 434
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 435
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 436
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 437
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 438
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 439
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 440
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 441
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 442
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 443
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 444
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 445
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 446
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 447
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 448
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 449
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 450
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 451
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 452
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 453
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 454
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 455
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 456
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 457
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 458
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 459
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 460
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 461
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 462
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 463
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 464
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 465
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 466
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 467
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 468
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 469
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 470
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 471
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 472
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 473
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 474
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 475
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 476
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 477
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 478
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 479
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 480
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 481
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 482
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 483
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 484
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 485
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 486
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 487
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 488
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 489
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 490
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 491
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 492
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 493
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 494
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 495
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 496
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 497
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 498
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 499
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 500
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 501
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 502
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 503
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 504
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 505
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 506
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 507
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 508
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 509
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 510
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 511
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 512
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 513
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 514
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 515
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 516
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 517
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 518
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 519
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 520
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 521
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 522
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 523
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 524
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 525
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 526
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 527
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 528
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 529
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 530
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 531
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 532
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 533
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 534
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 535
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 536
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 537
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 538
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 539
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 540
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 541
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 542
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 543
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 544
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 545
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 546
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 547
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 548
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 549
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 550
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 551
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 552
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 553
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 554
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 555
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 556
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 557
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 558
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 559
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 560
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 561
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 562
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 563
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 564
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 565
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 566
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 567
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 568
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 569
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 570
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 571
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 572
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 573
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 574
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 575
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 576
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 577
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 578
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 579
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 580
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 581
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 582
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 583
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 584
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 585
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 586
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 587
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 588
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 589
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 590
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 591
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 592
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 593
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 594
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 595
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 596
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 597
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 598
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 599
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 600
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 601
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 602
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 603
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 604
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 605
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 606
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 607
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 608
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 609
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 610
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 611
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 612
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 613
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 614
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 615
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 616
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 617
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 618
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 619
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 620
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 621
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 622
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 623
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 624
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 625
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 626
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 627
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 628
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 629
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 630
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 631
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 632
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 633
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 634
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 635
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 636
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 637
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 638
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 639
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 640
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 641
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 642
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 643
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 644
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 645
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 646
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 647
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 648
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 649
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 650
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 651
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 652
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 653
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 654
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 655
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 656
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 657
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 658
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 659
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 660
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 661
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 662
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 663
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 664
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 665
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 666
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 667
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 668
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 669
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 670
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 671
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 672
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 673
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 674
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 675
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 676
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 677
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 678
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 679
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 680
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 681
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 682
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 683
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 684
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 685
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 686
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 687
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 688
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 689
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 690
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 691
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 692
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 693
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 694
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 695
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 696
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 697
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 698
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 699
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 700
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 701
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 702
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 703
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 704
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 705
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 706
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 707
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 708
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 709
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 710
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 711
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 712
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 713
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 714
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 715
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 716
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 717
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 718
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 719
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 720
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 721
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 722
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 723
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 724
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 725
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 726
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 727
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 728
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 729
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 730
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 731
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 732
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 733
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 734
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 735
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 736
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 737
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 738
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 739
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 740
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 741
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 742
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 743
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 744
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 745
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 746
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 747
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 748
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 749
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 750
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 751
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 752
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 753
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 754
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 755
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 756
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 757
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 758
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 759
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 760
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 761
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 762
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 763
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 764
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 765
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 766
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 767
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 768
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 769
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 770
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 771
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 772
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 773
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 774
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 775
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 776
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 777
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 778
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 779
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 780
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 781
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 782
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 783
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 784
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 785
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 786
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 787
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 788
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 789
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 790
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 791
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 792
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 793
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 794
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 795
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 796
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 797
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 798
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 799
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 800
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 801
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 802
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 803
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 804
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 805
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 806
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 807
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 808
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 809
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 810
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 811
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 812
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 813
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 814
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 815
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 816
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 817
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 818
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 819
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 820
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 821
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 822
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 823
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 824
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 825
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 826
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 827
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 828
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 829
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 830
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 831
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 832
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 833
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 834
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 835
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 836
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 837
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 838
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 839
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 840
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 841
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 842
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 843
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 844
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 845
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 846
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 847
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 848
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 849
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 850
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 851
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 852
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 853
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 854
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 855
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 856
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 857
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 858
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 859
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 860
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 861
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 862
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 863
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 864
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 865
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 866
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 867
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 868
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 869
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 870
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 871
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 872
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 873
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 874
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 875
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 876
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 877
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 878
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 879
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 880
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 881
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 882
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 883
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 884
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 885
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 886
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 887
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 888
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 889
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 890
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 891
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 892
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 893
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 894
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 895
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 896
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 897
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 898
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 899
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 900
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 901
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 902
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 903
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 904
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 905
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 906
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 907
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 908
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 909
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 910
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 911
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 912
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 913
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 914
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 915
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 916
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 917
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 918
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 919
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 920
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 921
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 922
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 923
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 924
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 925
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 926
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 927
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 928
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 929
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 930
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 931
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 932
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 933
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 934
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 935
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 936
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 937
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 938
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 939
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 940
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 941
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 942
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 943
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 944
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 945
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 946
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 947
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 948
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 949
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 950
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 951
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 952
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 953
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 954
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 955
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 956
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 957
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 958
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 959
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 960
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 961
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 962
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 963
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 964
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 965
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 966
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 967
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 968
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 969
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 970
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 971
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 972
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 973
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 974
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 975
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 976
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 977
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 978
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 979
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 980
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 981
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 982
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 983
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 984
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 985
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 986
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 987
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 988
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 989
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 990
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 991
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 992
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 993
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 994
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 995
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 996
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 997
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 998
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 999
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1000
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1001
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1002
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1003
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1004
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1005
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1006
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1007
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1008
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1009
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1010
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1011
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1012
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1013
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1014
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1015
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1016
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1017
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1018
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1019
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1020
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1021
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1022
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1023
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1024
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1025
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1026
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1027
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1028
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1029
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1030
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1031
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1032
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1033
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1034
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1035
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1036
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1037
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1038
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1039
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1040
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1041
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1042
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1043
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1044
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1045
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1046
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1047
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1048
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1049
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1050
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1051
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1052
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1053
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1054
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1055
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1056
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1057
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1058
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1059
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1060
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1061
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1062
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1063
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1064
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1065
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1066
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1067
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1068
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1069
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1070
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1071
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1072
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1073
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1074
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1075
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1076
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1077
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1078
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1079
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1080
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1081
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1082
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1083
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1084
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1085
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1086
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1087
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1088
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1089
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1090
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1091
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1092
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1093
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1094
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1095
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1096
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1097): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1097
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1098): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1098
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1099): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1099
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1100
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1101
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1102
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1103
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1104
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1105
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1106
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1107
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1108
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1109
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1110
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1111
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1112
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1113
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1114
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1115
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1116
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1117
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1118
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1119
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1120
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1121
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1122
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1123
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1124
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1125
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1126
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1127
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1128
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1129
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1130
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1131
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1132
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1133
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1134
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1135
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1136
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1137
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1138
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1139
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1140
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1141
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1142
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1143
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1144
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1145
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1146
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1147
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1148
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1149
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1150
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1151
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1152
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1153
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1154
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1155
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1156
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1157
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1158
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1159
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1160
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1161
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1162
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1163
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1164
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1165
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1166
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1167
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1168
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1169
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1170
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1171
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1172
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1173
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1174
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1175
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1176
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1177
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1178
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1179
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1180
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1181
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1182
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1183
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1184
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1185
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1186
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1187
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1188
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1189
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1190
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1191
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1192
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1193
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1194
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1195
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1196
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1197
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1198
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1199
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1200
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1201
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1202
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1203
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1204
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1205
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1206
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1207
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1208
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1209
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1210
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1211
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1212
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1213
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1214
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1215
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1216
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1217
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1218
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1219
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1220
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1221
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1222
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1223
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1224
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1225
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1226
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1227
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1228
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1229
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1230
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1231
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1232
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1233
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1234
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1235
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1236
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1237
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1238
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1239
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1240
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1241
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1242
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1243
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1244
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1245
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1246
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1247
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1248
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1249
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1250
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1251
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1252
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1253
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1254
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1255
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1256
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1257
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1258
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1259
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1260
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1261
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1262
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1263
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1264
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1265
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1266
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1267
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1268
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1269
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1270
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1271
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1272
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1273
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1274
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1275
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1276
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1277
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1278
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1279
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1280
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1281
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1282
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1283
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1284
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1285
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1286
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1287
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1288
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1289
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1290
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1291
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1292
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1293
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1294
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1295
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1296
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1297
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1298
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1299
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1300
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1301
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1302
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1303
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1304
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1305
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1306
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1307
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1308
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1309
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1310
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1311
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1312
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1313
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1314
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1315
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1316
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1317
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1318
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1319
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1320
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1321
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1322
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1323
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1324
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1325
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1326
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1327
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1328
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1329
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1330
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1331
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1332
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1333
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1334
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1335
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1336
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1337
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1338
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1339
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1340
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1341
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1342
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1343
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1344
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1345
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1346
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1347
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1348
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1349
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1350
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1351
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1352
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1353
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1354
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1355
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1356
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1357
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1358
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1359
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1360
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1361
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1362
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1363
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1364
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1365
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1366
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1367
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1368
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1369
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1370
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1371
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1372
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1373
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1374
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1375
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1376
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1377
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1378
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1379
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1380
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1381
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1382
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1383
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1384
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1385
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1386
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1387
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1388
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1389
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1390
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1391
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1392
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1393
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1394
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1395
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1396
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1397
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1398
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1399
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1400
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1401
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1402
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1403
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1404
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1405
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1406
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1407
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1408
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1409
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1410
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1411
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1412
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1413
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1414
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1415
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1416
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1417
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1418
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1419
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1420
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1421
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1422
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1423
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1424
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1425
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1426
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1427
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1428
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1429
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1430
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1431
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1432
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1433
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1434
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1435
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1436
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1437
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1438
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1439
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1440
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1441
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1442
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1443
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1444
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1445
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1446
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1447
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1448
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1449
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1450
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1451
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1452
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1453
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1454
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1455
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1456
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1457
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1458
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1459
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1460
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1461
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1462
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1463
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1464
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1465
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1466
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1467
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1468
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1469
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1470
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1471
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1472
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1473
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1474
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1475
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1476
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1477
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1478
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1479
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1480
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1481
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1482
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1483
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1484
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1485
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1486
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1487
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1488
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1489
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1490
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1491
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1492
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1493
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1494
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1495
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1496
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1497
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1498
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1499
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1500
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1501
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1502
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1503
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1504
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1505
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1506
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1507
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1508
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1509
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1510
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1511
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1512
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1513
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1514
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1515
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1516
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1517
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1518
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1519
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1520
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1521
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1522
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1523
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1524
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1525
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1526
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1527
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1528
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1529
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1530
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1531
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1532
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1533
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1534
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1535
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1536
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1537
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1538
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1539
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1540
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1541
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1542
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1543
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1544
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1545
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1546
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1547
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1548
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1549
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1550
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1551
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1552
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1553
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1554
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1555
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1556
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1557
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1558
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1559
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1560
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1561
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1562
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1563
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1564
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1565
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1566
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1567
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1568
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1569
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1570
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1571
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1572
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1573
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1574
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1575
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1576
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1577
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1578
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1579
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1580
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1581
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1582
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1583
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1584
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1585
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1586
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1587
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1588
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1589
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1590
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1591
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1592
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1593
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1594
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1595
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1596
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1597
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1598
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1599
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1600
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1601
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1602
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1603
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1604
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1605
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1606
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1607
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1608
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1609
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1610
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1611
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1612
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1613
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1614
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1615
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1616
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1617
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1618
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1619
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1620
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1621
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1622
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1623
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1624
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1625
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1626
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1627
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1628
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1629
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1630
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1631
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1632
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1633
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1634
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1635
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1636
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1637
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1638
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1639
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1640
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1641
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1642
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1643
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1644
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1645
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1646
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1647
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1648
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1649
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1650
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1651
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1652
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1653
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1654
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1655
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1656
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1657
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1658
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1659
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1660
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1661
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1662
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1663
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1664
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1665
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1666
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1667
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1668
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1669
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1670
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1671
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1672
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1673
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1674
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1675
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1676
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1677
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1678
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1679
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1680
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1681
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1682
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1683
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1684
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1685
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1686
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1687
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1688
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1689
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1690
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1691
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1692
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1693
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1694
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1695
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1696
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1697
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1698
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1699
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1700
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1701
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1702
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1703
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1704
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1705
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1706
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1707
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1708
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1709
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1710
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1711
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1712
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1713
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1714
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1715
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1716
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1717
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1718
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1719
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1720
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1721
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1722
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1723
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1724
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1725
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1726
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1727
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1728
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1729
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1730
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1731
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1732
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1733
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1734
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1735
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1736
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1737
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1738
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1739
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1740
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1741
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1742
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1743
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1744
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1745
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1746
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1747
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1748
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1749
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1750
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1751
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1752
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1753
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1754
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1755
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1756
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1757
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1758
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1759
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1760
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1761
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1762
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1763
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1764
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1765
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1766
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1767
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1768
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1769
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1770
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1771
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1772
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1773
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1774
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1775
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1776
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1777
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1778
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1779
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1780
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1781
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1782
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1783
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1784
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1785
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1786
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1787
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1788
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1789
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1790
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1791
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1792
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1793
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1794
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1795
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1796
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1797
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1798
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1799
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1800
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1801
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1802
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1803
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1804
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1805
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1806
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1807
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1808
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1809
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1810
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1811
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1812
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1813
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1814
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1815
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1816
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1817
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1818
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1819
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1820
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1821
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1822
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1823
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1824
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1825
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1826
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1827
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1828
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1829
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1830
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1831
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1832
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1833
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1834
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1835
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1836
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1837
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1838
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1839
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1840
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1841
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1842
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1843
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1844
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1845
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1846
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1847
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1848
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1849
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1850
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1851
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1852
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1853
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1854
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1855
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1856
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1857
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1858
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1859
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1860
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1861
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1862
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1863
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1864
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1865
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1866
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1867
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1868
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1869
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1870
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1871
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1872
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1873
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1874
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1875
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1876
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1877
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1878
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1879
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1880
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1881
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1882
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1883
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1884
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1885
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1886
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1887
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1888
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1889
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1890
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1891
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1892
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1893
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1894
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1895
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1896
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1897
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1898
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1899
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1900
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1901
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1902
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1903
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1904
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1905
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1906
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1907
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1908
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1909
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1910
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1911
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1912
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1913
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1914
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1915
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1916
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1917
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1918
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1919
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1920
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1921
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1922
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1923
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1924
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1925
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1926
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1927
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1928
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1929
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1930
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1931
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1932
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1933
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1934
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1935
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1936
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1937
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1938
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1939
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1940
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1941
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1942
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1943
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1944
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1945
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1946
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1947
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1948
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1949
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1950
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1951
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1952
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1953
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1954
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1955
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1956
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1957
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1958
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1959
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1960
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1961
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1962
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1963
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1964
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1965
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1966
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1967
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1968
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1969
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1970
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1971
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1972
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1973
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1974
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1975
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1976
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1977
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1978
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1979
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1980
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1981
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1982
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1983
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1984
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1985
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1986
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1987
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1988
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1989
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1990
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1991
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1992
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1993
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1994
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1995
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1996
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1997
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1998
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(1999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 1999
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2000
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2001
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2002
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2003
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2004
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2005
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2006
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2007
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2008
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2009
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2010
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2011
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2012
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2013
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2014
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2015
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2016
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2017
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2018
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2019
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2020
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2021
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2022
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2023
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2024
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2025
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2026
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2027
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2028
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2029
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2030
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2031
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2032
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2033
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2034
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2035
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2036
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2037
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2038
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2039
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2040
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2041
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2042
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2043
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2044
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2045
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2046
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2047
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2048
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2049
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2050
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2051
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2052
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2053
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2054
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2055
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2056
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2057
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2058
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2059
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2060
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2061
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2062
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2063
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2064
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2065
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2066
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2067
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2068
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2069
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2070
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2071
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2072
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2073
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2074
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2075
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2076
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2077
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2078
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2079
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2080
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2081
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2082
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2083
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2084
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2085
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2086
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2087
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2088
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2089
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2090
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2091
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2092
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2093
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2094
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2095
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2096
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2097): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2097
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2098): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2098
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2099): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2099
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2100
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2101
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2102
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2103
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2104
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2105
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2106
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2107
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2108
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2109
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2110
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2111
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2112
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2113
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2114
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2115
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2116
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2117
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2118
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2119
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2120
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2121
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2122
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2123
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2124
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2125
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2126
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2127
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2128
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2129
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2130
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2131
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2132
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2133
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2134
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2135
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2136
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2137
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2138
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2139
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2140
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2141
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2142
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2143
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2144
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2145
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2146
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2147
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2148
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2149
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2150
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2151
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2152
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2153
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2154
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2155
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2156
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2157
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2158
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2159
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2160
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2161
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2162
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2163
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2164
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2165
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2166
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2167
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2168
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2169
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2170
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2171
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2172
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2173
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2174
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2175
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2176
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2177
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2178
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2179
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2180
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2181
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2182
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2183
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2184
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2185
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2186
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2187
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2188
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2189
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2190
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2191
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2192
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2193
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2194
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2195
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2196
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2197
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2198
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2199
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2200
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2201
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2202
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2203
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2204
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2205
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2206
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2207
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2208
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2209
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2210
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2211
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2212
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2213
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2214
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2215
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2216
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2217
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2218
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2219
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2220
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2221
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2222
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2223
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2224
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2225
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2226
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2227
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2228
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2229
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2230
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2231
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2232
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2233
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2234
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2235
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2236
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2237
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2238
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2239
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2240
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2241
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2242
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2243
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2244
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2245
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2246
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2247
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2248
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2249
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2250
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2251
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2252
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2253
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2254
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2255
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2256
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2257
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2258
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2259
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2260
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2261
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2262
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2263
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2264
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2265
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2266
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2267
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2268
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2269
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2270
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2271
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2272
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2273
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2274
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2275
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2276
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2277
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2278
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2279
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2280
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2281
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2282
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2283
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2284
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2285
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2286
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2287
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2288
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2289
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2290
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2291
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2292
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2293
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2294
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2295
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2296
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2297
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2298
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2299
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2300
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2301
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2302
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2303
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2304
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2305
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2306
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2307
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2308
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2309
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2310
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2311
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2312
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2313
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2314
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2315
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2316
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2317
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2318
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2319
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2320
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2321
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2322
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2323
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2324
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2325
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2326
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2327
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2328
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2329
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2330
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2331
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2332
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2333
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2334
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2335
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2336
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2337
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2338
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2339
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2340
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2341
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2342
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2343
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2344
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2345
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2346
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2347
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2348
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2349
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2350
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2351
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2352
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2353
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2354
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2355
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2356
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2357
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2358
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2359
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2360
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2361
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2362
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2363
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2364
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2365
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2366
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2367
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2368
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2369
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2370
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2371
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2372
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2373
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2374
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2375
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2376
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2377
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2378
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2379
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2380
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2381
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2382
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2383
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2384
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2385
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2386
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2387
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2388
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2389
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2390
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2391
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2392
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2393
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2394
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2395
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2396
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2397
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2398
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2399
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2400
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2401
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2402
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2403
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2404
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2405
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2406
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2407
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2408
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2409
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2410
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2411
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2412
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2413
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2414
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2415
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2416
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2417
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2418
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2419
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2420
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2421
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2422
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2423
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2424
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2425
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2426
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2427
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2428
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2429
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2430
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2431
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2432
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2433
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2434
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2435
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2436
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2437
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2438
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2439
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2440
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2441
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2442
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2443
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2444
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2445
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2446
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2447
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2448
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2449
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2450
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2451
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2452
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2453
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2454
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2455
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2456
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2457
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2458
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2459
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2460
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2461
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2462
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2463
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2464
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2465
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2466
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2467
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2468
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2469
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2470
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2471
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2472
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2473
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2474
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2475
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2476
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2477
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2478
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2479
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2480
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2481
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2482
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2483
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2484
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2485
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2486
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2487
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2488
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2489
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2490
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2491
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2492
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2493
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2494
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2495
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2496
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2497
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2498
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2499
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2500
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2501
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2502
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2503
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2504
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2505
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2506
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2507
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2508
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2509
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2510
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2511
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2512
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2513
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2514
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2515
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2516
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2517
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2518
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2519
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2520
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2521
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2522
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2523
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2524
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2525
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2526
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2527
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2528
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2529
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2530
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2531
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2532
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2533
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2534
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2535
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2536
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2537
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2538
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2539
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2540
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2541
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2542
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2543
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2544
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2545
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2546
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2547
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2548
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2549
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2550
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2551
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2552
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2553
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2554
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2555
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2556
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2557
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2558
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2559
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2560
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2561
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2562
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2563
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2564
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2565
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2566
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2567
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2568
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2569
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2570
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2571
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2572
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2573
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2574
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2575
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2576
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2577
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2578
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2579
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2580
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2581
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2582
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2583
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2584
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2585
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2586
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2587
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2588
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2589
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2590
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2591
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2592
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2593
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2594
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2595
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2596
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2597
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2598
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2599
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2600
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2601
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2602
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2603
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2604
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2605
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2606
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2607
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2608
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2609
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2610
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2611
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2612
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2613
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2614
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2615
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2616
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2617
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2618
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2619
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2620
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2621
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2622
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2623
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2624
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2625
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2626
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2627
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2628
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2629
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2630
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2631
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2632
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2633
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2634
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2635
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2636
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2637
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2638
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2639
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2640
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2641
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2642
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2643
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2644
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2645
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2646
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2647
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2648
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2649
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2650
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2651
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2652
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2653
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2654
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2655
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2656
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2657
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2658
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2659
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2660
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2661
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2662
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2663
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2664
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2665
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2666
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2667
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2668
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2669
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2670
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2671
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2672
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2673
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2674
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2675
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2676
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2677
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2678
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2679
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2680
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2681
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2682
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2683
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2684
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2685
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2686
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2687
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2688
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2689
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2690
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2691
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2692
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2693
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2694
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2695
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2696
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2697
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2698
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2699
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2700
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2701
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2702
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2703
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2704
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2705
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2706
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2707
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2708
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2709
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2710
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2711
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2712
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2713
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2714
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2715
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2716
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2717
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2718
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2719
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2720
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2721
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2722
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2723
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2724
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2725
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2726
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2727
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2728
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2729
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2730
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2731
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2732
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2733
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2734
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2735
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2736
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2737
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2738
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2739
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2740
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2741
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2742
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2743
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2744
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2745
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2746
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2747
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2748
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2749
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2750
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2751
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2752
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2753
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2754
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2755
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2756
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2757
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2758
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2759
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2760
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2761
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2762
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2763
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2764
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2765
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2766
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2767
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2768
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2769
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2770
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2771
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2772
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2773
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2774
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2775
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2776
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2777
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2778
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2779
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2780
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2781
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2782
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2783
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2784
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2785
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2786
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2787
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2788
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2789
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2790
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2791
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2792
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2793
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2794
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2795
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2796
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2797
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2798
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2799
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2800
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2801
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2802
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2803
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2804
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2805
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2806
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2807
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2808
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2809
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2810
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2811
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2812
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2813
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2814
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2815
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2816
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2817
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2818
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2819
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2820
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2821
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2822
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2823
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2824
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2825
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2826
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2827
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2828
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2829
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2830
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2831
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2832
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2833
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2834
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2835
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2836
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2837
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2838
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2839
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2840
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2841
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2842
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2843
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2844
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2845
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2846
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2847
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2848
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2849
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2850
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2851
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2852
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2853
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2854
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2855
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2856
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2857
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2858
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2859
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2860
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2861
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2862
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2863
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2864
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2865
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2866
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2867
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2868
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2869
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2870
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2871
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2872
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2873
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2874
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2875
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2876
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2877
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2878
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2879
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2880
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2881
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2882
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2883
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2884
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2885
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2886
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2887
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2888
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2889
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2890
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2891
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2892
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2893
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2894
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2895
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2896
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2897
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2898
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2899
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2900
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2901
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2902
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2903
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2904
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2905
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2906
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2907
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2908
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2909
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2910
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2911
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2912
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2913
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2914
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2915
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2916
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2917
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2918
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2919
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2920
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2921
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2922
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2923
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2924
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2925
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2926
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2927
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2928
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2929
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2930
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2931
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2932
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2933
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2934
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2935
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2936
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2937
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2938
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2939
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2940
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2941
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2942
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2943
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2944
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2945
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2946
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2947
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2948
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2949
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2950
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2951
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2952
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2953
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2954
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2955
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2956
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2957
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2958
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2959
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2960
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2961
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2962
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2963
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2964
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2965
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2966
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2967
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2968
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2969
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2970
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2971
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2972
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2973
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2974
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2975
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2976
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2977
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2978
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2979
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2980
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2981
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2982
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2983
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2984
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2985
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2986
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2987
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2988
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2989
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2990
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2991
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2992
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2993
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2994
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2995
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2996
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2997
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2998
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(2999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 2999
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3000
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3001
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3002
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3003
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3004
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3005
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3006
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3007
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3008
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3009
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3010
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3011
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3012
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3013
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3014
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3015
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3016
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3017
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3018
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3019
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3020
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3021
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3022
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3023
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3024
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3025
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3026
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3027
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3028
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3029
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3030
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3031
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3032
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3033
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3034
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3035
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3036
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3037
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3038
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3039
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3040
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3041
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3042
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3043
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3044
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3045
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3046
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3047
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3048
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3049
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3050
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3051
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3052
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3053
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3054
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3055
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3056
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3057
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3058
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3059
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3060
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3061
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3062
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3063
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3064
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3065
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3066
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3067
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3068
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3069
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3070
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3071
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3072
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3073
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3074
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3075
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3076
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3077
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3078
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3079
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3080
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3081
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3082
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3083
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3084
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3085
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3086
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3087
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3088
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3089
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3090
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3091
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3092
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3093
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3094
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3095
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3096
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3097): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3097
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3098): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3098
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3099): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3099
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3100
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3101
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3102
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3103
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3104
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3105
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3106
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3107
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3108
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3109
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3110
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3111
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3112
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3113
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3114
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3115
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3116
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3117
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3118
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3119
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3120
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3121
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3122
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3123
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3124
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3125
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3126
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3127
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3128
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3129
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3130
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3131
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3132
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3133
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3134
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3135
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3136
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3137
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3138
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3139
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3140
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3141
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3142
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3143
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3144
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3145
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3146
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3147
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3148
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3149
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3150
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3151
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3152
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3153
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3154
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3155
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3156
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3157
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3158
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3159
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3160
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3161
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3162
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3163
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3164
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3165
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3166
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3167
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3168
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3169
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3170
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3171
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3172
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3173
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3174
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3175
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3176
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3177
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3178
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3179
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3180
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3181
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3182
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3183
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3184
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3185
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3186
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3187
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3188
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3189
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3190
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3191
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3192
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3193
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3194
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3195
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3196
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3197
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3198
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3199
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3200
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3201
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3202
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3203
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3204
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3205
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3206
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3207
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3208
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3209
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3210
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3211
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3212
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3213
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3214
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3215
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3216
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3217
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3218
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3219
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3220
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3221
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3222
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3223
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3224
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3225
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3226
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3227
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3228
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3229
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3230
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3231
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3232
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3233
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3234
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3235
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3236
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3237
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3238
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3239
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3240
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3241
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3242
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3243
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3244
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3245
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3246
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3247
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3248
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3249
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3250
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3251
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3252
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3253
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3254
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3255
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3256
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3257
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3258
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3259
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3260
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3261
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3262
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3263
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3264
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3265
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3266
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3267
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3268
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3269
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3270
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3271
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3272
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3273
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3274
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3275
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3276
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3277
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3278
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3279
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3280
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3281
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3282
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3283
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3284
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3285
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3286
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3287
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3288
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3289
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3290
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3291
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3292
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3293
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3294
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3295
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3296
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3297
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3298
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3299
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3300
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3301
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3302
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3303
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3304
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3305
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3306
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3307
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3308
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3309
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3310
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3311
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3312
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3313
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3314
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3315
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3316
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3317
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3318
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3319
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3320
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3321
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3322
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3323
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3324
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3325
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3326
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3327
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3328
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3329
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3330
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3331
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3332
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3333
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3334
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3335
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3336
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3337
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3338
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3339
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3340
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3341
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3342
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3343
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3344
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3345
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3346
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3347
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3348
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3349
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3350
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3351
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3352
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3353
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3354
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3355
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3356
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3357
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3358
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3359
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3360
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3361
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3362
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3363
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3364
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3365
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3366
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3367
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3368
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3369
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3370
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3371
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3372
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3373
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3374
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3375
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3376
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3377
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3378
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3379
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3380
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3381
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3382
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3383
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3384
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3385
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3386
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3387
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3388
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3389
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3390
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3391
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3392
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3393
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3394
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3395
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3396
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3397
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3398
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3399
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3400
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3401
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3402
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3403
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3404
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3405
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3406
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3407
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3408
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3409
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3410
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3411
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3412
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3413
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3414
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3415
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3416
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3417
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3418
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3419
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3420
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3421
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3422
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3423
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3424
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3425
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3426
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3427
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3428
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3429
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3430
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3431
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3432
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3433
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3434
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3435
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3436
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3437
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3438
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3439
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3440
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3441
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3442
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3443
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3444
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3445
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3446
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3447
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3448
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3449
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3450
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3451
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3452
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3453
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3454
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3455
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3456
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3457
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3458
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3459
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3460
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3461
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3462
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3463
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3464
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3465
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3466
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3467
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3468
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3469
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3470
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3471
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3472
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3473
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3474
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3475
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3476
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3477
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3478
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3479
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3480
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3481
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3482
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3483
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3484
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3485
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3486
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3487
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3488
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3489
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3490
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3491
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3492
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3493
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3494
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3495
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3496
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3497
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3498
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3499
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3500
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3501
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3502
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3503
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3504
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3505
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3506
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3507
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3508
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3509
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3510
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3511
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3512
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3513
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3514
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3515
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3516
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3517
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3518
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3519
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3520
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3521
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3522
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3523
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3524
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3525
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3526
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3527
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3528
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3529
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3530
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3531
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3532
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3533
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3534
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3535
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3536
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3537
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3538
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3539
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3540
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3541
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3542
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3543
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3544
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3545
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3546
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3547
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3548
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3549
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3550
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3551
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3552
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3553
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3554
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3555
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3556
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3557
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3558
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3559
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3560
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3561
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3562
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3563
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3564
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3565
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3566
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3567
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3568
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3569
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3570
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3571
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3572
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3573
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3574
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3575
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3576
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3577
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3578
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3579
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3580
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3581
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3582
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3583
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3584
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3585
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3586
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3587
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3588
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3589
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3590
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3591
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3592
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3593
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3594
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3595
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3596
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3597
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3598
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3599
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3600
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3601
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3602
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3603
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3604
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3605
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3606
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3607
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3608
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3609
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3610
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3611
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3612
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3613
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3614
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3615
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3616
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3617
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3618
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3619
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3620
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3621
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3622
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3623
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3624
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3625
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3626
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3627
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3628
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3629
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3630
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3631
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3632
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3633
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3634
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3635
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3636
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3637
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3638
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3639
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3640
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3641
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3642
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3643
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3644
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3645
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3646
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3647
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3648
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3649
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3650
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3651
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3652
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3653
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3654
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3655
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3656
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3657
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3658
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3659
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3660
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3661
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3662
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3663
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3664
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3665
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3666
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3667
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3668
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3669
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3670
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3671
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3672
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3673
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3674
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3675
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3676
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3677
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3678
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3679
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3680
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3681
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3682
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3683
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3684
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3685
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3686
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3687
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3688
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3689
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3690
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3691
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3692
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3693
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3694
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3695
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3696
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3697
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3698
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3699
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3700
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3701
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3702
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3703
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3704
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3705
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3706
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3707
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3708
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3709
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3710
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3711
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3712
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3713
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3714
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3715
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3716
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3717
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3718
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3719
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3720
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3721
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3722
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3723
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3724
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3725
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3726
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3727
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3728
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3729
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3730
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3731
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3732
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3733
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3734
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3735
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3736
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3737
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3738
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3739
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3740
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3741
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3742
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3743
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3744
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3745
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3746
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3747
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3748
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3749
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3750
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3751
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3752
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3753
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3754
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3755
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3756
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3757
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3758
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3759
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3760
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3761
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3762
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3763
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3764
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3765
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3766
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3767
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3768
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3769
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3770
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3771
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3772
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3773
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3774
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3775
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3776
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3777
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3778
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3779
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3780
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3781
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3782
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3783
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3784
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3785
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3786
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3787
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3788
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3789
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3790
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3791
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3792
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3793
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3794
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3795
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3796
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3797
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3798
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3799
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3800
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3801
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3802
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3803
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3804
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3805
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3806
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3807
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3808
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3809
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3810
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3811
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3812
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3813
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3814
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3815
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3816
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3817
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3818
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3819
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3820
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3821
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3822
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3823
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3824
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3825
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3826
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3827
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3828
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3829
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3830
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3831
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3832
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3833
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3834
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3835
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3836
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3837
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3838
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3839
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3840
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3841
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3842
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3843
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3844
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3845
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3846
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3847
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3848
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3849
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3850
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3851
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3852
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3853
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3854
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3855
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3856
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3857
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3858
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3859
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3860
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3861
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3862
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3863
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3864
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3865
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3866
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3867
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3868
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3869
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3870
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3871
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3872
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3873
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3874
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3875
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3876
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3877
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3878
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3879
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3880
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3881
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3882
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3883
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3884
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3885
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3886
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3887
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3888
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3889
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3890
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3891
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3892
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3893
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3894
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3895
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3896
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3897
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3898
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3899
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3900
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3901
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3902
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3903
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3904
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3905
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3906
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3907
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3908
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3909
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3910
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3911
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3912
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3913
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3914
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3915
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3916
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3917
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3918
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3919
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3920
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3921
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3922
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3923
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3924
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3925
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3926
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3927
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3928
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3929
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3930
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3931
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3932
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3933
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3934
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3935
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3936
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3937
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3938
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3939
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3940
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3941
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3942
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3943
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3944
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3945
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3946
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3947
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3948
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3949
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3950
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3951
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3952
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3953
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3954
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3955
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3956
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3957
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3958
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3959
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3960
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3961
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3962
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3963
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3964
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3965
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3966
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3967
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3968
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3969
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3970
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3971
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3972
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3973
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3974
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3975
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3976
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3977
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3978
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3979
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3980
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3981
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3982
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3983
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3984
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3985
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3986
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3987
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3988
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3989
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3990
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3991
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3992
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3993
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3994
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3995
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3996
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3997
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3998
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(3999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 3999
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4000
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4001
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4002
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4003
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4004
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4005
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4006
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4007
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4008
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4009
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4010
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4011
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4012
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4013
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4014
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4015
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4016
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4017
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4018
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4019
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4020
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4021
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4022
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4023
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4024
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4025
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4026
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4027
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4028
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4029
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4030
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4031
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4032
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4033
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4034
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4035
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4036
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4037
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4038
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4039
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4040
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4041
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4042
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4043
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4044
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4045
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4046
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4047
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4048
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4049
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4050
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4051
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4052
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4053
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4054
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4055
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4056
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4057
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4058
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4059
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4060
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4061
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4062
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4063
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4064
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4065
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4066
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4067
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4068
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4069
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4070
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4071
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4072
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4073
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4074
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4075
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4076
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4077
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4078
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4079
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4080
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4081
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4082
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4083
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4084
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4085
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4086
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4087
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4088
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4089
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4090
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4091
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4092
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4093
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4094
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4095
Warning (10230): Verilog HDL assignment warning at sin_tab.mem(4096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sin_tab.mem Line: 4096
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(7): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 7
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(8): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 8
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(9): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 9
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(10): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 10
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(11): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 11
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(12): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 12
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(13): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 13
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(14): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 14
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(15): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 15
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(16): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 16
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(17): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 17
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(18): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 18
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(19): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 19
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(20): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 20
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(21): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 21
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(22): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 22
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(23): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 23
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(24): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 24
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(25): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 25
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(26): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 26
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(27): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 27
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(28): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 28
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(29): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 29
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(30): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 30
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(31): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 31
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(32): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 32
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(33): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 33
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(34): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 34
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(35): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 35
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(36): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 36
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(37): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 37
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(38): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 38
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(39): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 39
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(40): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 40
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(41): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 41
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(42): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 42
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(43): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 43
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(44): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 44
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(45): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 45
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(46): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 46
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(47): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 47
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(48): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 48
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(49): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 49
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(50): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 50
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(51): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 51
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(52): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 52
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(53): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 53
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(54): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 54
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(55): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 55
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(56): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 56
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(57): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 57
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(58): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 58
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(59): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 59
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(60): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 60
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(61): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 61
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(62): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 62
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(63): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 63
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(64): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 64
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(65): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 65
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(66): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 66
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(67): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 67
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(68): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 68
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(69): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 69
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(70): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 70
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(71): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 71
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(72): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 72
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(73): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 73
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(74): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 74
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(75): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 75
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(76): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 76
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(77): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 77
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(78): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 78
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(79): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 79
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(80): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 80
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(81): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 81
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(82): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 82
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(83): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 83
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(84): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 84
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(85): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 85
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(86): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 86
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(87): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 87
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(88): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 88
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(89): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 89
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(90): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 90
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(91): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 91
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(92): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 92
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(93): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 93
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(94): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 94
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(95): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 95
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(96): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 96
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(97): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 97
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(98): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 98
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(99): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 99
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 100
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 101
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 102
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 103
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 104
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 105
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 106
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 107
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 108
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 109
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 110
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 111
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 112
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 113
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 114
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 115
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 116
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 117
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 118
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 119
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 120
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 121
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 122
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 123
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 124
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 125
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 126
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 127
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 128
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 129
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 130
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 131
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 132
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 133
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 134
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 135
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 136
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 137
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 138
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 139
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 140
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 141
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 142
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 143
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 144
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 145
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 146
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 147
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 148
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 149
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 150
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 151
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 152
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 153
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 154
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 155
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 156
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 157
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 158
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 159
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 160
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 161
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 162
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 163
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 164
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 165
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 166
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 167
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 168
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 169
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 170
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 171
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 172
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 173
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 174
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 175
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 176
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 177
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 178
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 179
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 180
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 181
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 182
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 183
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 184
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 185
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 186
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 187
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 188
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 189
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 190
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 191
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 192
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 193
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 194
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 195
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 196
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 197
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 198
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 199
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 200
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 201
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 202
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 203
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 204
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 205
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 206
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 207
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 208
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 209
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 210
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 211
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 212
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 213
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 214
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 215
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 216
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 217
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 218
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 219
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 220
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 221
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 222
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 223
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 224
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 225
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 226
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 227
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 228
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 229
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 230
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 231
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 232
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 233
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 234
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 235
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 236
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 237
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 238
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 239
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 240
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 241
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 242
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 243
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 244
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 245
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 246
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 247
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 248
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 249
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 250
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 251
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 252
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 253
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 254
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 255
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 256
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 257
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 258
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 259
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 260
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 261
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 262
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 263
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 264
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 265
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 266
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 267
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 268
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 269
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 270
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 271
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 272
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 273
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 274
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 275
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 276
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 277
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 278
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 279
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 280
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 281
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 282
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 283
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 284
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 285
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 286
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 287
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 288
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 289
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 290
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 291
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 292
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 293
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 294
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 295
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 296
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 297
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 298
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 299
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 300
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 301
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 302
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 303
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 304
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 305
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 306
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 307
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 308
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 309
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 310
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 311
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 312
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 313
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 314
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 315
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 316
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 317
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 318
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 319
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 320
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 321
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 322
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 323
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 324
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 325
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 326
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 327
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 328
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 329
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 330
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 331
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 332
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 333
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 334
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 335
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 336
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 337
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 338
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 339
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 340
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 341
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 342
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 343
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 344
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 345
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 346
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 347
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 348
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 349
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 350
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 351
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 352
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 353
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 354
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 355
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 356
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 357
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 358
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 359
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 360
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 361
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 362
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 363
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 364
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 365
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 366
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 367
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 368
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 369
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 370
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 371
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 372
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 373
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 374
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 375
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 376
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 377
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 378
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 379
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 380
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 381
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 382
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 383
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 384
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 385
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 386
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 387
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 388
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 389
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 390
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 391
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 392
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 393
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 394
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 395
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 396
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 397
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 398
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 399
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 400
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 401
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 402
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 403
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 404
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 405
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 406
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 407
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 408
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 409
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 410
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 411
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 412
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 413
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 414
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 415
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 416
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 417
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 418
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 419
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 420
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 421
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 422
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 423
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 424
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 425
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 426
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 427
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 428
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 429
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 430
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 431
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 432
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 433
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 434
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 435
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 436
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 437
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 438
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 439
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 440
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 441
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 442
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 443
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 444
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 445
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 446
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 447
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 448
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 449
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 450
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 451
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 452
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 453
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 454
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 455
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 456
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 457
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 458
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 459
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 460
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 461
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 462
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 463
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 464
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 465
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 466
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 467
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 468
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 469
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 470
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 471
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 472
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 473
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 474
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 475
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 476
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 477
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 478
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 479
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 480
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 481
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 482
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 483
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 484
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 485
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 486
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 487
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 488
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 489
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 490
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 491
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 492
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 493
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 494
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 495
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 496
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 497
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 498
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 499
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 500
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 501
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 502
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 503
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 504
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 505
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 506
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 507
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 508
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 509
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 510
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 511
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 512
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 513
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 514
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 515
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 516
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 517
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 518
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 519
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 520
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 521
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 522
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 523
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 524
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 525
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 526
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 527
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 528
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 529
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 530
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 531
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 532
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 533
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 534
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 535
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 536
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 537
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 538
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 539
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 540
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 541
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 542
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 543
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 544
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 545
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 546
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 547
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 548
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 549
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 550
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 551
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 552
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 553
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 554
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 555
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 556
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 557
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 558
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 559
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 560
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 561
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 562
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 563
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 564
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 565
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 566
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 567
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 568
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 569
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 570
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 571
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 572
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 573
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 574
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 575
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 576
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 577
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 578
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 579
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 580
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 581
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 582
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 583
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 584
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 585
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 586
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 587
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 588
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 589
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 590
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 591
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 592
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 593
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 594
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 595
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 596
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 597
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 598
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 599
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 600
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 601
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 602
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 603
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 604
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 605
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 606
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 607
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 608
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 609
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 610
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 611
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 612
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 613
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 614
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 615
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 616
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 617
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 618
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 619
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 620
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 621
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 622
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 623
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 624
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 625
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 626
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 627
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 628
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 629
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 630
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 631
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 632
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 633
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 634
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 635
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 636
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 637
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 638
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 639
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 640
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 641
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 642
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 643
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 644
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 645
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 646
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 647
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 648
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 649
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 650
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 651
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 652
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 653
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 654
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 655
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 656
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 657
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 658
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 659
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 660
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 661
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 662
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 663
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 664
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 665
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 666
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 667
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 668
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 669
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 670
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 671
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 672
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 673
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 674
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 675
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 676
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 677
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 678
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 679
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 680
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 681
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 682
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 683
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 684
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 685
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 686
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 687
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 688
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 689
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 690
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 691
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 692
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 693
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 694
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 695
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 696
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 697
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 698
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 699
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 700
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 701
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 702
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 703
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 704
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 705
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 706
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 707
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 708
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 709
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 710
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 711
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 712
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 713
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 714
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 715
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 716
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 717
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 718
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 719
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 720
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 721
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 722
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 723
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 724
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 725
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 726
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 727
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 728
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 729
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 730
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 731
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 732
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 733
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 734
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 735
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 736
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 737
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 738
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 739
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 740
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 741
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 742
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 743
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 744
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 745
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 746
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 747
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 748
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 749
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 750
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 751
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 752
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 753
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 754
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 755
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 756
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 757
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 758
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 759
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 760
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 761
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 762
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 763
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 764
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 765
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 766
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 767
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 768
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 769
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 770
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 771
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 772
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 773
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 774
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 775
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 776
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 777
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 778
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 779
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 780
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 781
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 782
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 783
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 784
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 785
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 786
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 787
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 788
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 789
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 790
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 791
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 792
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 793
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 794
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 795
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 796
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 797
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 798
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 799
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 800
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 801
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 802
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 803
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 804
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 805
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 806
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 807
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 808
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 809
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 810
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 811
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 812
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 813
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 814
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 815
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 816
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 817
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 818
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 819
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 820
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 821
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 822
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 823
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 824
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 825
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 826
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 827
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 828
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 829
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 830
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 831
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 832
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 833
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 834
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 835
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 836
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 837
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 838
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 839
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 840
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 841
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 842
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 843
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 844
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 845
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 846
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 847
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 848
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 849
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 850
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 851
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 852
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 853
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 854
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 855
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 856
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 857
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 858
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 859
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 860
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 861
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 862
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 863
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 864
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 865
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 866
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 867
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 868
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 869
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 870
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 871
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 872
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 873
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 874
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 875
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 876
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 877
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 878
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 879
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 880
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 881
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 882
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 883
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 884
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 885
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 886
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 887
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 888
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 889
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 890
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 891
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 892
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 893
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 894
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 895
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 896
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 897
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 898
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 899
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 900
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 901
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 902
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 903
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 904
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 905
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 906
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 907
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 908
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 909
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 910
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 911
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 912
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 913
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 914
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 915
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 916
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 917
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 918
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 919
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 920
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 921
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 922
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 923
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 924
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 925
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 926
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 927
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 928
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 929
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 930
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 931
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 932
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 933
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 934
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 935
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 936
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 937
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 938
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 939
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 940
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 941
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 942
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 943
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 944
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 945
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 946
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 947
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 948
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 949
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 950
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 951
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 952
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 953
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 954
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 955
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 956
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 957
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 958
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 959
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 960
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 961
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 962
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 963
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 964
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 965
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 966
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 967
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 968
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 969
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 970
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 971
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 972
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 973
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 974
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 975
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 976
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 977
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 978
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 979
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 980
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 981
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 982
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 983
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 984
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 985
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 986
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 987
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 988
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 989
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 990
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 991
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 992
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 993
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 994
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 995
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 996
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 997
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 998
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 999
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1000
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1001
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1002
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1003
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1004
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1005
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1006
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1007
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1008
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1009
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1010
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1011
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1012
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1013
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1014
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1015
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1016
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1017
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1018
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1019
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1020
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1021
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1022
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1023
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1024
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1025
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1026
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1027
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1028
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1029
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1030
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1031
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1032
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1033
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1034
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1035
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1036
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1037
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1038
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1039
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1040
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1041
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1042
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1043
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1044
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1045
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1046
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1047
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1048
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1049
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1050
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1051
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1052
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1053
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1054
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1055
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1056
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1057
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1058
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1059
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1060
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1061
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1062
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1063
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1064
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1065
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1066
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1067
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1068
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1069
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1070
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1071
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1072
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1073
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1074
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1075
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1076
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1077
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1078
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1079
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1080
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1081
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1082
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1083
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1084
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1085
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1086
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1087
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1088
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1089
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1090
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1091
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1092
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1093
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1094
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1095
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1096
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1097): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1097
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1098): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1098
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1099): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1099
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1100
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1101
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1102
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1103
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1104
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1105
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1106
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1107
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1108
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1109
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1110
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1111
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1112
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1113
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1114
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1115
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1116
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1117
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1118
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1119
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1120
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1121
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1122
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1123
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1124
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1125
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1126
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1127
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1128
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1129
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1130
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1131
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1132
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1133
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1134
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1135
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1136
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1137
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1138
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1139
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1140
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1141
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1142
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1143
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1144
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1145
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1146
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1147
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1148
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1149
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1150
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1151
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1152
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1153
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1154
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1155
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1156
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1157
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1158
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1159
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1160
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1161
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1162
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1163
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1164
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1165
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1166
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1167
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1168
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1169
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1170
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1171
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1172
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1173
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1174
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1175
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1176
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1177
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1178
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1179
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1180
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1181
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1182
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1183
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1184
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1185
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1186
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1187
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1188
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1189
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1190
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1191
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1192
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1193
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1194
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1195
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1196
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1197
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1198
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1199
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1200
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1201
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1202
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1203
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1204
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1205
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1206
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1207
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1208
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1209
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1210
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1211
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1212
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1213
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1214
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1215
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1216
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1217
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1218
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1219
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1220
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1221
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1222
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1223
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1224
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1225
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1226
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1227
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1228
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1229
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1230
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1231
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1232
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1233
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1234
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1235
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1236
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1237
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1238
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1239
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1240
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1241
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1242
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1243
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1244
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1245
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1246
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1247
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1248
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1249
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1250
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1251
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1252
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1253
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1254
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1255
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1256
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1257
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1258
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1259
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1260
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1261
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1262
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1263
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1264
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1265
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1266
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1267
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1268
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1269
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1270
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1271
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1272
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1273
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1274
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1275
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1276
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1277
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1278
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1279
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1280
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1281
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1282
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1283
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1284
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1285
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1286
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1287
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1288
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1289
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1290
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1291
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1292
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1293
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1294
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1295
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1296
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1297
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1298
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1299
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1300
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1301
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1302
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1303
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1304
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1305
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1306
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1307
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1308
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1309
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1310
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1311
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1312
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1313
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1314
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1315
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1316
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1317
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1318
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1319
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1320
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1321
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1322
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1323
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1324
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1325
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1326
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1327
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1328
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1329
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1330
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1331
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1332
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1333
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1334
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1335
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1336
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1337
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1338
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1339
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1340
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1341
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1342
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1343
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1344
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1345
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1346
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1347
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1348
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1349
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1350
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1351
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1352
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1353
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1354
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1355
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1356
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1357
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1358
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1359
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1360
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1361
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1362
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1363
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1364
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1365
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1366
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1367
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1368
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1369
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1370
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1371
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1372
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1373
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1374
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1375
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1376
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1377
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1378
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1379
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1380
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1381
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1382
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1383
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1384
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1385
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1386
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1387
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1388
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1389
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1390
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1391
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1392
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1393
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1394
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1395
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1396
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1397
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1398
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1399
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1400
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1401
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1402
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1403
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1404
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1405
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1406
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1407
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1408
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1409
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1410
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1411
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1412
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1413
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1414
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1415
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1416
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1417
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1418
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1419
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1420
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1421
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1422
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1423
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1424
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1425
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1426
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1427
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1428
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1429
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1430
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1431
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1432
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1433
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1434
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1435
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1436
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1437
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1438
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1439
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1440
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1441
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1442
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1443
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1444
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1445
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1446
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1447
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1448
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1449
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1450
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1451
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1452
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1453
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1454
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1455
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1456
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1457
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1458
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1459
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1460
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1461
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1462
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1463
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1464
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1465
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1466
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1467
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1468
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1469
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1470
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1471
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1472
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1473
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1474
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1475
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1476
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1477
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1478
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1479
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1480
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1481
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1482
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1483
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1484
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1485
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1486
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1487
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1488
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1489
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1490
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1491
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1492
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1493
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1494
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1495
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1496
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1497
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1498
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1499
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1500
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1501
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1502
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1503
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1504
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1505
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1506
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1507
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1508
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1509
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1510
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1511
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1512
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1513
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1514
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1515
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1516
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1517
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1518
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1519
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1520
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1521
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1522
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1523
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1524
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1525
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1526
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1527
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1528
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1529
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1530
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1531
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1532
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1533
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1534
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1535
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1536
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1537
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1538
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1539
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1540
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1541
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1542
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1543
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1544
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1545
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1546
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1547
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1548
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1549
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1550
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1551
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1552
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1553
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1554
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1555
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1556
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1557
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1558
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1559
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1560
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1561
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1562
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1563
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1564
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1565
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1566
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1567
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1568
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1569
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1570
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1571
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1572
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1573
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1574
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1575
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1576
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1577
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1578
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1579
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1580
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1581
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1582
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1583
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1584
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1585
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1586
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1587
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1588
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1589
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1590
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1591
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1592
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1593
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1594
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1595
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1596
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1597
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1598
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1599
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1600
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1601
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1602
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1603
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1604
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1605
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1606
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1607
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1608
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1609
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1610
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1611
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1612
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1613
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1614
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1615
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1616
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1617
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1618
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1619
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1620
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1621
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1622
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1623
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1624
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1625
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1626
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1627
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1628
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1629
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1630
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1631
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1632
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1633
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1634
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1635
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1636
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1637
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1638
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1639
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1640
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1641
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1642
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1643
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1644
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1645
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1646
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1647
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1648
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1649
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1650
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1651
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1652
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1653
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1654
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1655
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1656
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1657
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1658
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1659
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1660
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1661
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1662
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1663
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1664
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1665
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1666
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1667
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1668
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1669
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1670
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1671
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1672
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1673
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1674
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1675
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1676
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1677
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1678
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1679
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1680
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1681
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1682
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1683
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1684
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1685
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1686
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1687
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1688
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1689
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1690
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1691
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1692
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1693
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1694
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1695
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1696
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1697
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1698
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1699
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1700
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1701
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1702
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1703
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1704
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1705
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1706
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1707
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1708
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1709
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1710
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1711
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1712
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1713
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1714
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1715
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1716
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1717
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1718
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1719
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1720
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1721
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1722
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1723
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1724
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1725
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1726
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1727
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1728
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1729
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1730
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1731
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1732
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1733
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1734
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1735
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1736
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1737
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1738
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1739
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1740
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1741
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1742
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1743
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1744
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1745
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1746
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1747
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1748
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1749
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1750
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1751
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1752
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1753
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1754
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1755
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1756
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1757
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1758
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1759
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1760
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1761
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1762
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1763
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1764
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1765
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1766
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1767
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1768
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1769
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1770
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1771
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1772
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1773
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1774
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1775
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1776
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1777
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1778
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1779
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1780
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1781
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1782
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1783
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1784
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1785
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1786
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1787
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1788
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1789
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1790
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1791
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1792
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1793
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1794
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1795
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1796
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1797
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1798
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1799
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1800
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1801
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1802
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1803
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1804
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1805
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1806
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1807
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1808
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1809
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1810
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1811
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1812
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1813
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1814
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1815
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1816
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1817
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1818
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1819
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1820
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1821
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1822
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1823
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1824
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1825
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1826
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1827
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1828
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1829
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1830
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1831
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1832
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1833
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1834
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1835
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1836
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1837
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1838
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1839
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1840
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1841
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1842
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1843
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1844
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1845
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1846
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1847
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1848
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1849
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1850
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1851
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1852
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1853
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1854
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1855
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1856
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1857
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1858
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1859
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1860
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1861
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1862
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1863
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1864
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1865
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1866
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1867
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1868
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1869
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1870
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1871
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1872
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1873
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1874
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1875
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1876
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1877
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1878
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1879
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1880
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1881
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1882
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1883
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1884
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1885
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1886
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1887
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1888
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1889
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1890
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1891
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1892
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1893
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1894
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1895
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1896
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1897
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1898
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1899
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1900
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1901
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1902
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1903
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1904
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1905
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1906
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1907
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1908
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1909
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1910
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1911
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1912
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1913
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1914
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1915
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1916
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1917
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1918
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1919
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1920
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1921
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1922
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1923
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1924
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1925
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1926
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1927
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1928
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1929
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1930
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1931
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1932
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1933
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1934
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1935
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1936
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1937
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1938
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1939
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1940
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1941
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1942
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1943
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1944
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1945
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1946
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1947
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1948
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1949
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1950
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1951
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1952
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1953
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1954
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1955
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1956
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1957
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1958
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1959
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1960
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1961
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1962
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1963
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1964
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1965
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1966
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1967
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1968
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1969
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1970
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1971
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1972
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1973
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1974
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1975
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1976
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1977
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1978
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1979
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1980
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1981
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1982
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1983
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1984
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1985
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1986
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1987
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1988
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1989
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1990
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1991
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1992
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1993
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1994
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1995
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1996
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1997
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1998
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(1999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 1999
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2000
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2001
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2002
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2003
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2004
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2005
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2006
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2007
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2008
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2009
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2010
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2011
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2012
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2013
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2014
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2015
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2016
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2017
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2018
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2019
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2020
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2021
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2022
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2023
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2024
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2025
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2026
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2027
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2028
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2029
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2030
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2031
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2032
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2033
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2034
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2035
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2036
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2037
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2038
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2039
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2040
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2041
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2042
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2043
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2044
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2045
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2046
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2047
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2048
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2049
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2050
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2051
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2052
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2053
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2054
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2055
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2056
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2057
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2058
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2059
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2060
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2061
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2062
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2063
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2064
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2065
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2066
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2067
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2068
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2069
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2070
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2071
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2072
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2073
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2074
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2075
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2076
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2077
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2078
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2079
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2080
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2081
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2082
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2083
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2084
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2085
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2086
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2087
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2088
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2089
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2090
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2091
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2092
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2093
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2094
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2095
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2096
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2097): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2097
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2098): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2098
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2099): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2099
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2100
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2101
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2102
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2103
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2104
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2105
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2106
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2107
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2108
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2109
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2110
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2111
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2112
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2113
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2114
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2115
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2116
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2117
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2118
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2119
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2120
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2121
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2122
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2123
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2124
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2125
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2126
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2127
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2128
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2129
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2130
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2131
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2132
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2133
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2134
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2135
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2136
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2137
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2138
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2139
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2140
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2141
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2142
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2143
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2144
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2145
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2146
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2147
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2148
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2149
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2150
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2151
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2152
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2153
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2154
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2155
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2156
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2157
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2158
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2159
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2160
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2161
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2162
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2163
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2164
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2165
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2166
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2167
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2168
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2169
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2170
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2171
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2172
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2173
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2174
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2175
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2176
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2177
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2178
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2179
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2180
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2181
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2182
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2183
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2184
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2185
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2186
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2187
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2188
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2189
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2190
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2191
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2192
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2193
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2194
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2195
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2196
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2197
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2198
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2199
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2200
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2201
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2202
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2203
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2204
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2205
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2206
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2207
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2208
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2209
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2210
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2211
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2212
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2213
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2214
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2215
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2216
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2217
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2218
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2219
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2220
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2221
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2222
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2223
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2224
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2225
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2226
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2227
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2228
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2229
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2230
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2231
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2232
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2233
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2234
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2235
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2236
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2237
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2238
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2239
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2240
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2241
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2242
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2243
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2244
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2245
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2246
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2247
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2248
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2249
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2250
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2251
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2252
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2253
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2254
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2255
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2256
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2257
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2258
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2259
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2260
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2261
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2262
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2263
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2264
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2265
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2266
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2267
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2268
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2269
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2270
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2271
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2272
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2273
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2274
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2275
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2276
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2277
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2278
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2279
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2280
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2281
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2282
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2283
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2284
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2285
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2286
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2287
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2288
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2289
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2290
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2291
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2292
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2293
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2294
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2295
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2296
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2297
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2298
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2299
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2300
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2301
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2302
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2303
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2304
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2305
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2306
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2307
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2308
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2309
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2310
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2311
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2312
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2313
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2314
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2315
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2316
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2317
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2318
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2319
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2320
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2321
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2322
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2323
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2324
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2325
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2326
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2327
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2328
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2329
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2330
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2331
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2332
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2333
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2334
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2335
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2336
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2337
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2338
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2339
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2340
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2341
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2342
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2343
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2344
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2345
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2346
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2347
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2348
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2349
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2350
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2351
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2352
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2353
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2354
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2355
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2356
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2357
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2358
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2359
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2360
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2361
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2362
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2363
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2364
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2365
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2366
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2367
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2368
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2369
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2370
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2371
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2372
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2373
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2374
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2375
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2376
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2377
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2378
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2379
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2380
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2381
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2382
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2383
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2384
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2385
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2386
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2387
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2388
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2389
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2390
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2391
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2392
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2393
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2394
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2395
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2396
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2397
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2398
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2399
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2400
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2401
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2402
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2403
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2404
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2405
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2406
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2407
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2408
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2409
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2410
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2411
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2412
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2413
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2414
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2415
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2416
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2417
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2418
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2419
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2420
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2421
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2422
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2423
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2424
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2425
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2426
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2427
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2428
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2429
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2430
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2431
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2432
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2433
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2434
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2435
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2436
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2437
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2438
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2439
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2440
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2441
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2442
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2443
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2444
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2445
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2446
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2447
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2448
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2449
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2450
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2451
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2452
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2453
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2454
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2455
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2456
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2457
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2458
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2459
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2460
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2461
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2462
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2463
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2464
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2465
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2466
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2467
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2468
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2469
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2470
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2471
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2472
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2473
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2474
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2475
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2476
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2477
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2478
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2479
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2480
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2481
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2482
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2483
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2484
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2485
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2486
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2487
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2488
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2489
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2490
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2491
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2492
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2493
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2494
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2495
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2496
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2497
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2498
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2499
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2500
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2501
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2502
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2503
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2504
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2505
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2506
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2507
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2508
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2509
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2510
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2511
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2512
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2513
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2514
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2515
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2516
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2517
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2518
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2519
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2520
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2521
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2522
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2523
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2524
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2525
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2526
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2527
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2528
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2529
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2530
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2531
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2532
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2533
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2534
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2535
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2536
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2537
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2538
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2539
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2540
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2541
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2542
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2543
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2544
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2545
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2546
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2547
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2548
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2549
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2550
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2551
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2552
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2553
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2554
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2555
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2556
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2557
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2558
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2559
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2560
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2561
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2562
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2563
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2564
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2565
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2566
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2567
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2568
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2569
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2570
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2571
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2572
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2573
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2574
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2575
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2576
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2577
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2578
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2579
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2580
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2581
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2582
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2583
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2584
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2585
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2586
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2587
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2588
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2589
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2590
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2591
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2592
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2593
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2594
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2595
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2596
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2597
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2598
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2599
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2600
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2601
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2602
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2603
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2604
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2605
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2606
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2607
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2608
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2609
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2610
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2611
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2612
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2613
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2614
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2615
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2616
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2617
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2618
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2619
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2620
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2621
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2622
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2623
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2624
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2625
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2626
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2627
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2628
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2629
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2630
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2631
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2632
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2633
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2634
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2635
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2636
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2637
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2638
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2639
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2640
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2641
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2642
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2643
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2644
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2645
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2646
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2647
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2648
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2649
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2650
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2651
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2652
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2653
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2654
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2655
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2656
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2657
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2658
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2659
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2660
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2661
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2662
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2663
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2664
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2665
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2666
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2667
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2668
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2669
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2670
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2671
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2672
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2673
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2674
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2675
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2676
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2677
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2678
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2679
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2680
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2681
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2682
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2683
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2684
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2685
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2686
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2687
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2688
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2689
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2690
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2691
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2692
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2693
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2694
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2695
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2696
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2697
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2698
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2699
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2700
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2701
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2702
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2703
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2704
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2705
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2706
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2707
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2708
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2709
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2710
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2711
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2712
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2713
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2714
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2715
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2716
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2717
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2718
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2719
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2720
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2721
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2722
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2723
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2724
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2725
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2726
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2727
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2728
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2729
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2730
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2731
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2732
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2733
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2734
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2735
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2736
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2737
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2738
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2739
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2740
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2741
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2742
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2743
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2744
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2745
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2746
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2747
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2748
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2749
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2750
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2751
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2752
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2753
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2754
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2755
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2756
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2757
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2758
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2759
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2760
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2761
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2762
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2763
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2764
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2765
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2766
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2767
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2768
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2769
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2770
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2771
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2772
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2773
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2774
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2775
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2776
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2777
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2778
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2779
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2780
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2781
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2782
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2783
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2784
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2785
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2786
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2787
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2788
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2789
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2790
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2791
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2792
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2793
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2794
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2795
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2796
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2797
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2798
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2799
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2800
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2801
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2802
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2803
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2804
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2805
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2806
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2807
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2808
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2809
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2810
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2811
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2812
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2813
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2814
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2815
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2816
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2817
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2818
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2819
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2820
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2821
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2822
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2823
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2824
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2825
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2826
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2827
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2828
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2829
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2830
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2831
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2832
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2833
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2834
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2835
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2836
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2837
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2838
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2839
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2840
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2841
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2842
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2843
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2844
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2845
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2846
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2847
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2848
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2849
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2850
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2851
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2852
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2853
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2854
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2855
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2856
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2857
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2858
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2859
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2860
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2861
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2862
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2863
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2864
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2865
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2866
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2867
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2868
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2869
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2870
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2871
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2872
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2873
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2874
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2875
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2876
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2877
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2878
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2879
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2880
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2881
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2882
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2883
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2884
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2885
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2886
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2887
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2888
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2889
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2890
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2891
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2892
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2893
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2894
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2895
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2896
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2897
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2898
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2899
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2900
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2901
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2902
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2903
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2904
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2905
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2906
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2907
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2908
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2909
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2910
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2911
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2912
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2913
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2914
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2915
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2916
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2917
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2918
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2919
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2920
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2921
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2922
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2923
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2924
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2925
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2926
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2927
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2928
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2929
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2930
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2931
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2932
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2933
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2934
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2935
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2936
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2937
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2938
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2939
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2940
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2941
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2942
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2943
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2944
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2945
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2946
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2947
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2948
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2949
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2950
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2951
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2952
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2953
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2954
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2955
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2956
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2957
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2958
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2959
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2960
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2961
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2962
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2963
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2964
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2965
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2966
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2967
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2968
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2969
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2970
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2971
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2972
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2973
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2974
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2975
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2976
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2977
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2978
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2979
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2980
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2981
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2982
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2983
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2984
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2985
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2986
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2987
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2988
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2989
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2990
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2991
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2992
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2993
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2994
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2995
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2996
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2997
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2998
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(2999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 2999
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3000
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3001
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3002
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3003
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3004
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3005
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3006
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3007
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3008
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3009
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3010
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3011
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3012
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3013
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3014
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3015
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3016
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3017
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3018
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3019
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3020
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3021
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3022
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3023
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3024
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3025
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3026
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3027
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3028
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3029
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3030
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3031
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3032
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3033
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3034
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3035
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3036
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3037
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3038
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3039
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3040
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3041
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3042
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3043
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3044
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3045
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3046
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3047
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3048
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3049
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3050
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3051
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3052
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3053
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3054
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3055
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3056
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3057
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3058
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3059
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3060
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3061
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3062
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3063
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3064
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3065
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3066
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3067
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3068
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3069
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3070
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3071
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3072
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3073
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3074
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3075
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3076
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3077
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3078
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3079
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3080
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3081
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3082
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3083
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3084
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3085
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3086
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3087
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3088
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3089
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3090
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3091
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3092
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3093
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3094
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3095
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3096
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3097): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3097
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3098): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3098
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3099): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3099
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3100
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3101
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3102
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3103
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3104
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3105
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3106
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3107
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3108
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3109
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3110
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3111
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3112
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3113
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3114
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3115
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3116
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3117
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3118
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3119
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3120
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3121
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3122
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3123
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3124
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3125
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3126
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3127
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3128
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3129
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3130
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3131
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3132
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3133
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3134
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3135
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3136
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3137
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3138
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3139
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3140
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3141
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3142
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3143
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3144
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3145
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3146
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3147
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3148
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3149
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3150
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3151
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3152
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3153
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3154
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3155
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3156
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3157
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3158
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3159
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3160
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3161
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3162
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3163
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3164
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3165
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3166
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3167
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3168
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3169
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3170
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3171
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3172
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3173
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3174
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3175
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3176
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3177
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3178
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3179
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3180
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3181
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3182
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3183
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3184
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3185
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3186
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3187
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3188
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3189
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3190
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3191
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3192
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3193
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3194
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3195
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3196
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3197
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3198
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3199
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3200
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3201
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3202
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3203
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3204
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3205
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3206
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3207
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3208
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3209
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3210
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3211
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3212
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3213
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3214
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3215
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3216
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3217
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3218
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3219
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3220
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3221
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3222
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3223
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3224
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3225
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3226
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3227
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3228
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3229
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3230
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3231
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3232
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3233
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3234
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3235
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3236
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3237
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3238
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3239
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3240
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3241
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3242
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3243
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3244
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3245
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3246
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3247
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3248
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3249
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3250
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3251
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3252
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3253
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3254
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3255
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3256
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3257
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3258
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3259
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3260
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3261
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3262
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3263
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3264
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3265
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3266
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3267
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3268
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3269
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3270
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3271
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3272
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3273
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3274
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3275
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3276
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3277
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3278
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3279
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3280
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3281
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3282
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3283
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3284
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3285
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3286
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3287
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3288
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3289
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3290
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3291
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3292
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3293
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3294
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3295
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3296
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3297
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3298
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3299
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3300
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3301
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3302
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3303
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3304
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3305
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3306
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3307
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3308
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3309
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3310
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3311
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3312
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3313
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3314
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3315
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3316
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3317
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3318
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3319
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3320
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3321
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3322
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3323
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3324
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3325
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3326
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3327
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3328
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3329
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3330
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3331
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3332
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3333
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3334
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3335
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3336
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3337
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3338
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3339
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3340
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3341
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3342
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3343
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3344
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3345
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3346
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3347
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3348
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3349
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3350
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3351
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3352
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3353
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3354
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3355
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3356
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3357
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3358
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3359
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3360
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3361
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3362
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3363
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3364
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3365
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3366
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3367
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3368
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3369
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3370
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3371
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3372
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3373
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3374
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3375
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3376
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3377
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3378
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3379
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3380
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3381
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3382
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3383
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3384
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3385
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3386
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3387
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3388
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3389
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3390
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3391
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3392
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3393
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3394
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3395
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3396
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3397
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3398
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3399
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3400
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3401
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3402
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3403
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3404
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3405
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3406
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3407
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3408
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3409
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3410
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3411
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3412
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3413
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3414
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3415
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3416
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3417
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3418
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3419
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3420
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3421
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3422
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3423
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3424
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3425
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3426
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3427
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3428
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3429
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3430
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3431
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3432
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3433
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3434
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3435
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3436
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3437
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3438
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3439
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3440
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3441
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3442
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3443
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3444
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3445
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3446
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3447
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3448
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3449
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3450
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3451
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3452
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3453
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3454
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3455
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3456
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3457
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3458
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3459
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3460
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3461
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3462
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3463
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3464
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3465
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3466
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3467
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3468
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3469
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3470
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3471
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3472
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3473
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3474
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3475
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3476
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3477
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3478
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3479
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3480
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3481
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3482
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3483
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3484
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3485
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3486
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3487
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3488
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3489
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3490
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3491
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3492
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3493
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3494
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3495
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3496
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3497
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3498
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3499
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3500
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3501
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3502
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3503
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3504
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3505
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3506
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3507
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3508
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3509
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3510
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3511
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3512
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3513
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3514
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3515
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3516
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3517
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3518
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3519
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3520
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3521
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3522
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3523
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3524
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3525
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3526
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3527
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3528
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3529
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3530
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3531
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3532
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3533
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3534
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3535
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3536
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3537
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3538
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3539
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3540
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3541
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3542
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3543
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3544
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3545
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3546
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3547
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3548
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3549
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3550
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3551
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3552
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3553
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3554
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3555
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3556
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3557
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3558
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3559
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3560
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3561
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3562
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3563
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3564
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3565
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3566
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3567
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3568
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3569
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3570
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3571
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3572
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3573
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3574
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3575
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3576
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3577
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3578
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3579
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3580
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3581
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3582
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3583
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3584
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3585
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3586
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3587
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3588
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3589
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3590
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3591
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3592
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3593
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3594
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3595
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3596
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3597
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3598
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3599
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3600
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3601
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3602
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3603
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3604
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3605
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3606
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3607
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3608
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3609
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3610
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3611
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3612
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3613
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3614
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3615
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3616
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3617
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3618
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3619
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3620
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3621
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3622
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3623
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3624
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3625
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3626
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3627
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3628
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3629
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3630
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3631
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3632
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3633
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3634
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3635
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3636
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3637
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3638
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3639
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3640
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3641
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3642
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3643
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3644
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3645
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3646
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3647
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3648
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3649
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3650
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3651
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3652
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3653
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3654
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3655
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3656
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3657
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3658
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3659
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3660
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3661
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3662
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3663
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3664
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3665
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3666
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3667
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3668
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3669
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3670
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3671
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3672
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3673
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3674
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3675
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3676
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3677
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3678
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3679
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3680
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3681
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3682
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3683
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3684
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3685
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3686
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3687
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3688
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3689
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3690
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3691
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3692
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3693
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3694
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3695
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3696
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3697
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3698
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3699
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3700
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3701
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3702
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3703
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3704
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3705
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3706
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3707
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3708
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3709
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3710
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3711
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3712
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3713
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3714
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3715
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3716
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3717
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3718
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3719
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3720
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3721
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3722
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3723
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3724
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3725
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3726
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3727
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3728
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3729
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3730
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3731
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3732
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3733
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3734
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3735
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3736
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3737
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3738
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3739
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3740
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3741
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3742
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3743
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3744
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3745
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3746
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3747
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3748
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3749
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3750
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3751
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3752
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3753
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3754
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3755
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3756
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3757
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3758
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3759
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3760
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3761
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3762
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3763
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3764
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3765
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3766
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3767
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3768
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3769
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3770
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3771
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3772
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3773
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3774
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3775
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3776
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3777
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3778
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3779
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3780
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3781
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3782
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3783
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3784
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3785
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3786
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3787
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3788
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3789
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3790
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3791
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3792
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3793
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3794
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3795
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3796
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3797
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3798
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3799
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3800
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3801
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3802
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3803
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3804
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3805
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3806
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3807
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3808
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3809
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3810
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3811
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3812
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3813
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3814
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3815
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3816
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3817
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3818
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3819
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3820
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3821
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3822
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3823
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3824
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3825
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3826
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3827
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3828
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3829
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3830
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3831
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3832
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3833
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3834
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3835
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3836
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3837
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3838
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3839
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3840
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3841
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3842
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3843
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3844
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3845
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3846
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3847
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3848
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3849
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3850
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3851
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3852
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3853
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3854
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3855
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3856
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3857
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3858
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3859
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3860
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3861
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3862
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3863
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3864
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3865
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3866
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3867
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3868
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3869
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3870
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3871
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3872
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3873
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3874
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3875
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3876
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3877
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3878
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3879
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3880
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3881
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3882
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3883
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3884
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3885
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3886
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3887
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3888
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3889
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3890
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3891
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3892
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3893
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3894
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3895
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3896
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3897
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3898
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3899
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3900
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3901
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3902
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3903
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3904
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3905
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3906
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3907
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3908
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3909
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3910
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3911
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3912
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3913
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3914
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3915
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3916
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3917
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3918
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3919
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3920
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3921
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3922
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3923
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3924
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3925
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3926
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3927
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3928
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3929
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3930
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3931
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3932
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3933
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3934
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3935
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3936
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3937
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3938
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3939
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3940
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3941
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3942
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3943
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3944
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3945
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3946
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3947
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3948
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3949
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3950
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3951
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3952
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3953
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3954
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3955
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3956
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3957
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3958
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3959
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3960
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3961
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3962
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3963
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3964
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3965
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3966
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3967
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3968
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3969
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3970
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3971
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3972
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3973
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3974
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3975
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3976
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3977
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3978
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3979
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3980
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3981
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3982
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3983
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3984
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3985
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3986
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3987
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3988
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3989
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3990
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3991
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3992
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3993
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3994
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3995
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3996
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3997
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3998
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(3999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 3999
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4000
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4001
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4002
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4003
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4004
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4005
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4006
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4007
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4008
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4009
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4010
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4011
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4012
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4013
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4014
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4015
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4016
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4017
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4018
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4019
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4020
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4021
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4022
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4023
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4024
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4025
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4026
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4027
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4028
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4029
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4030
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4031
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4032
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4033
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4034
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4035
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4036
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4037
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4038
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4039
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4040
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4041
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4042
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4043
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4044
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4045
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4046
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4047
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4048
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4049
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4050
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4051
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4052
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4053
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4054
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4055
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4056
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4057
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4058
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4059
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4060
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4061
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4062
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4063
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4064
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4065
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4066
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4067
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4068
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4069
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4070
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4071
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4072
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4073
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4074
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4075
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4076
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4077
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4078
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4079
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4080
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4081
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4082
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4083
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4084
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4085
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4086
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4087
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4088
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4089
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4090
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4091
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4092
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4093
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4094
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4095
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4096
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4097): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4097
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4098): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4098
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4099): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4099
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4100
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4101
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4102
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4103
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4104
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4105
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4106
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4107
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4108
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4109
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4110
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4111
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4112
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4113
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4114
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4115
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4116
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4117
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4118
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4119
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4120
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4121
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4122
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4123
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4124
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4125
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4126
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4127
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4128
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4129
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4130
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4131
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4132
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4133
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4134
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4135
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4136
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4137
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4138
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4139
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4140
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4141
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4142
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4143
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4144
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4145
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4146
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4147
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4148
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4149
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4150
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4151
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4152
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4153
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4154
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4155
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4156
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4157
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4158
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4159
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4160
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4161
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4162
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4163
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4164
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4165
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4166
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4167
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4168
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4169
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4170
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4171
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4172
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4173
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4174
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4175
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4176
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4177
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4178
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4179
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4180
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4181
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4182
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4183
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4184
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4185
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4186
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4187
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4188
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4189
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4190
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4191
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4192
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4193
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4194
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4195
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4196
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4197
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4198
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4199
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4200
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4201
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4202
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4203
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4204
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4205
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4206
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4207
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4208
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4209
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4210
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4211
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4212
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4213
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4214
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4215
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4216
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4217
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4218
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4219
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4220
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4221
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4222
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4223
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4224
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4225
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4226
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4227
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4228
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4229
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4230
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4231
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4232
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4233
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4234
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4235
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4236
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4237
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4238
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4239
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4240
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4241
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4242
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4243
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4244
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4245
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4246
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4247
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4248
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4249
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4250
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4251
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4252
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4253
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4254
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4255
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4256
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4257
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4258
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4259
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4260
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4261
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4262
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4263
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4264
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4265
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4266
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4267
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4268
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4269
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4270
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4271
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4272
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4273
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4274
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4275
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4276
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4277
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4278
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4279
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4280
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4281
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4282
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4283
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4284
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4285
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4286
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4287
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4288
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4289
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4290
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4291
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4292
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4293
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4294
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4295
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4296
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4297
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4298
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4299
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4300
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4301
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4302
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4303
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4304
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4305
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4306
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4307
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4308
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4309
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4310
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4311
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4312
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4313
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4314
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4315
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4316
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4317
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4318
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4319
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4320
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4321
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4322
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4323
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4324
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4325
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4326
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4327
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4328
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4329
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4330
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4331
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4332
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4333
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4334
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4335
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4336
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4337
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4338
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4339
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4340
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4341
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4342
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4343
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4344
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4345
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4346
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4347
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4348
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4349
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4350
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4351
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4352
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4353
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4354
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4355
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4356
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4357
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4358
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4359
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4360
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4361
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4362
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4363
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4364
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4365
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4366
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4367
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4368
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4369
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4370
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4371
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4372
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4373
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4374
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4375
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4376
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4377
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4378
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4379
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4380
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4381
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4382
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4383
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4384
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4385
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4386
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4387
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4388
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4389
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4390
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4391
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4392
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4393
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4394
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4395
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4396
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4397
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4398
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4399
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4400
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4401
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4402
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4403
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4404
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4405
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4406
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4407
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4408
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4409
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4410
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4411
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4412
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4413
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4414
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4415
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4416
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4417
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4418
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4419
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4420
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4421
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4422
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4423
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4424
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4425
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4426
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4427
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4428
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4429
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4430
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4431
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4432
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4433
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4434
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4435
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4436
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4437
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4438
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4439
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4440
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4441
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4442
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4443
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4444
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4445
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4446
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4447
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4448
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4449
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4450
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4451
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4452
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4453
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4454
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4455
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4456
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4457
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4458
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4459
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4460
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4461
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4462
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4463
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4464
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4465
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4466
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4467
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4468
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4469
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4470
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4471
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4472
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4473
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4474
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4475
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4476
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4477
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4478
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4479
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4480
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4481
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4482
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4483
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4484
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4485
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4486
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4487
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4488
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4489
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4490
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4491
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4492
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4493
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4494
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4495
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4496
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4497
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4498
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4499
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4500
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4501
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4502
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4503
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4504
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4505
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4506
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4507
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4508
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4509
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4510
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4511
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4512
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4513
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4514
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4515
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4516
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4517
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4518
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4519
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4520
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4521
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4522
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4523
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4524
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4525
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4526
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4527
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4528
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4529
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4530
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4531
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4532
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4533
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4534
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4535
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4536
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4537
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4538
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4539
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4540
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4541
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4542
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4543
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4544
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4545
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4546
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4547
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4548
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4549
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4550
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4551
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4552
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4553
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4554
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4555
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4556
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4557
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4558
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4559
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4560
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4561
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4562
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4563
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4564
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4565
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4566
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4567
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4568
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4569
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4570
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4571
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4572
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4573
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4574
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4575
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4576
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4577
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4578
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4579
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4580
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4581
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4582
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4583
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4584
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4585
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4586
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4587
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4588
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4589
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4590
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4591
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4592
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4593
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4594
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4595
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4596
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4597
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4598
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4599
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4600
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4601
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4602
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4603
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4604
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4605
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4606
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4607
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4608
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4609
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4610
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4611
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4612
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4613
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4614
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4615
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4616
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4617
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4618
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4619
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4620
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4621
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4622
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4623
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4624
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4625
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4626
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4627
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4628
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4629
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4630
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4631
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4632
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4633
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4634
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4635
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4636
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4637
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4638
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4639
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4640
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4641
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4642
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4643
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4644
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4645
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4646
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4647
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4648
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4649
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4650
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4651
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4652
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4653
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4654
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4655
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4656
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4657
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4658
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4659
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4660
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4661
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4662
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4663
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4664
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4665
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4666
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4667
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4668
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4669
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4670
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4671
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4672
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4673
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4674
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4675
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4676
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4677
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4678
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4679
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4680
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4681
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4682
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4683
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4684
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4685
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4686
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4687
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4688
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4689
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4690
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4691
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4692
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4693
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4694
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4695
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4696
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4697
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4698
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4699
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4700
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4701
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4702
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4703
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4704
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4705
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4706
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4707
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4708
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4709
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4710
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4711
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4712
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4713
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4714
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4715
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4716
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4717
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4718
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4719
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4720
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4721
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4722
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4723
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4724
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4725
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4726
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4727
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4728
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4729
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4730
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4731
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4732
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4733
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4734
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4735
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4736
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4737
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4738
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4739
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4740
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4741
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4742
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4743
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4744
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4745
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4746
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4747
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4748
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4749
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4750
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4751
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4752
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4753
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4754
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4755
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4756
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4757
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4758
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4759
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4760
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4761
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4762
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4763
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4764
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4765
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4766
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4767
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4768
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4769
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4770
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4771
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4772
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4773
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4774
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4775
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4776
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4777
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4778
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4779
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4780
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4781
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4782
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4783
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4784
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4785
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4786
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4787
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4788
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4789
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4790
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4791
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4792
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4793
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4794
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4795
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4796
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4797
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4798
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4799
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4800
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4801
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4802
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4803
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4804
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4805
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4806
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4807
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4808
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4809
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4810
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4811
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4812
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4813
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4814
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4815
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4816
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4817
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4818
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4819
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4820
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4821
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4822
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4823
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4824
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4825
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4826
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4827
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4828
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4829
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4830
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4831
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4832
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4833
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4834
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4835
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4836
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4837
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4838
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4839
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4840
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4841
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4842
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4843
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4844
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4845
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4846
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4847
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4848
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4849
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4850
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4851
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4852
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4853
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4854
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4855
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4856
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4857
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4858
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4859
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4860
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4861
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4862
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4863
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4864
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4865
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4866
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4867
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4868
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4869
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4870
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4871
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4872
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4873
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4874
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4875
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4876
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4877
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4878
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4879
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4880
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4881
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4882
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4883
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4884
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4885
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4886
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4887
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4888
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4889
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4890
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4891
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4892
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4893
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4894
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4895
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4896
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4897
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4898
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4899
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4900
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4901
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4902
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4903
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4904
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4905
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4906
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4907
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4908
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4909
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4910
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4911
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4912
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4913
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4914
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4915
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4916
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4917
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4918
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4919
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4920
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4921
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4922
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4923
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4924
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4925
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4926
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4927
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4928
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4929
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4930
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4931
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4932
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4933
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4934
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4935
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4936
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4937
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4938
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4939
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4940
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4941
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4942
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4943
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4944
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4945
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4946
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4947
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4948
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4949
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4950
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4951
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4952
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4953
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4954
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4955
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4956
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4957
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4958
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4959
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4960
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4961
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4962
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4963
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4964
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4965
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4966
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4967
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4968
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4969
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4970
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4971
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4972
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4973
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4974
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4975
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4976
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4977
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4978
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4979
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4980
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4981
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4982
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4983
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4984
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4985
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4986
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4987
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4988
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4989
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4990
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4991
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4992
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4993
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4994
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4995
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4996
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4997
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4998
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(4999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 4999
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5000
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5001
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5002
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5003
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5004
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5005
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5006
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5007
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5008
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5009
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5010
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5011
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5012
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5013
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5014
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5015
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5016
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5017
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5018
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5019
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5020
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5021
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5022
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5023
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5024
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5025
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5026
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5027
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5028
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5029
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5030
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5031
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5032
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5033
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5034
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5035
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5036
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5037
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5038
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5039
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5040
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5041
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5042
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5043
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5044
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5045
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5046
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5047
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5048
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5049
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5050
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5051
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5052
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5053
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5054
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5055
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5056
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5057
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5058
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5059
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5060
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5061
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5062
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5063
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5064
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5065
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5066
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5067
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5068
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5069
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5070
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5071
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5072
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5073
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5074
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5075
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5076
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5077
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5078
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5079
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5080
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5081
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5082
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5083
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5084
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5085
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5086
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5087
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5088
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5089
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5090
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5091
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5092
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5093
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5094
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5095
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5096
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5097): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5097
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5098): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5098
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5099): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5099
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5100
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5101
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5102
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5103
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5104
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5105
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5106
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5107
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5108
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5109
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5110
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5111
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5112
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5113
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5114
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5115
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5116
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5117
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5118
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5119
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5120
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5121
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5122
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5123
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5124
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5125
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5126
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5127
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5128
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5129
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5130
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5131
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5132
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5133
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5134
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5135
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5136
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5137
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5138
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5139
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5140
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5141
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5142
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5143
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5144
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5145
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5146
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5147
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5148
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5149
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5150
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5151
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5152
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5153
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5154
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5155
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5156
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5157
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5158
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5159
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5160
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5161
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5162
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5163
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5164
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5165
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5166
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5167
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5168
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5169
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5170
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5171
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5172
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5173
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5174
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5175
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5176
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5177
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5178
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5179
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5180
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5181
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5182
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5183
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5184
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5185
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5186
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5187
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5188
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5189
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5190
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5191
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5192
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5193
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5194
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5195
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5196
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5197
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5198
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5199
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5200
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5201
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5202
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5203
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5204
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5205
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5206
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5207
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5208
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5209
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5210
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5211
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5212
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5213
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5214
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5215
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5216
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5217
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5218
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5219
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5220
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5221
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5222
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5223
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5224
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5225
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5226
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5227
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5228
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5229
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5230
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5231
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5232
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5233
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5234
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5235
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5236
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5237
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5238
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5239
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5240
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5241
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5242
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5243
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5244
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5245
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5246
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5247
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5248
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5249
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5250
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5251
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5252
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5253
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5254
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5255
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5256
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5257
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5258
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5259
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5260
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5261
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5262
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5263
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5264
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5265
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5266
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5267
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5268
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5269
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5270
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5271
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5272
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5273
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5274
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5275
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5276
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5277
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5278
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5279
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5280
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5281
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5282
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5283
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5284
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5285
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5286
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5287
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5288
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5289
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5290
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5291
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5292
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5293
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5294
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5295
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5296
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5297
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5298
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5299
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5300
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5301
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5302
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5303
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5304
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5305
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5306
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5307
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5308
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5309
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5310
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5311
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5312
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5313
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5314
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5315
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5316
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5317
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5318
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5319
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5320
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5321
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5322
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5323
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5324
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5325
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5326
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5327
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5328
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5329
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5330
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5331
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5332
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5333
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5334
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5335
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5336
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5337
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5338
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5339
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5340
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5341
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5342
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5343
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5344
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5345
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5346
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5347
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5348
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5349
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5350
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5351
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5352
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5353
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5354
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5355
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5356
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5357
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5358
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5359
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5360
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5361
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5362
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5363
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5364
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5365
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5366
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5367
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5368
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5369
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5370
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5371
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5372
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5373
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5374
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5375
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5376
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5377
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5378
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5379
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5380
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5381
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5382
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5383
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5384
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5385
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5386
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5387
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5388
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5389
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5390
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5391
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5392
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5393
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5394
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5395
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5396
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5397
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5398
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5399
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5400
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5401
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5402
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5403
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5404
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5405
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5406
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5407
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5408
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5409
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5410
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5411
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5412
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5413
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5414
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5415
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5416
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5417
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5418
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5419
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5420
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5421
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5422
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5423
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5424
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5425
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5426
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5427
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5428
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5429
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5430
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5431
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5432
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5433
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5434
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5435
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5436
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5437
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5438
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5439
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5440
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5441
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5442
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5443
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5444
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5445
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5446
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5447
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5448
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5449
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5450
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5451
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5452
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5453
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5454
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5455
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5456
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5457
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5458
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5459
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5460
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5461
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5462
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5463
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5464
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5465
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5466
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5467
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5468
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5469
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5470
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5471
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5472
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5473
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5474
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5475
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5476
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5477
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5478
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5479
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5480
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5481
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5482
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5483
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5484
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5485
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5486
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5487
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5488
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5489
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5490
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5491
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5492
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5493
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5494
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5495
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5496
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5497
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5498
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5499
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5500
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5501
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5502
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5503
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5504
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5505
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5506
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5507
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5508
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5509
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5510
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5511
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5512
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5513
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5514
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5515
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5516
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5517
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5518
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5519
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5520
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5521
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5522
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5523
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5524
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5525
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5526
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5527
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5528
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5529
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5530
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5531
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5532
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5533
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5534
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5535
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5536
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5537
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5538
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5539
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5540
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5541
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5542
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5543
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5544
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5545
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5546
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5547
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5548
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5549
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5550
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5551
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5552
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5553
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5554
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5555
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5556
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5557
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5558
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5559
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5560
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5561
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5562
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5563
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5564
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5565
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5566
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5567
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5568
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5569
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5570
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5571
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5572
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5573
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5574
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5575
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5576
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5577
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5578
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5579
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5580
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5581
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5582
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5583
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5584
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5585
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5586
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5587
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5588
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5589
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5590
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5591
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5592
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5593
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5594
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5595
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5596
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5597
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5598
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5599
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5600
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5601
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5602
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5603
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5604
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5605
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5606
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5607
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5608
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5609
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5610
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5611
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5612
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5613
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5614
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5615
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5616
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5617
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5618
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5619
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5620
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5621
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5622
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5623
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5624
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5625
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5626
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5627
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5628
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5629
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5630
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5631
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5632
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5633
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5634
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5635
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5636
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5637
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5638
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5639
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5640
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5641
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5642
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5643
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5644
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5645
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5646
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5647
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5648
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5649
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5650
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5651
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5652
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5653
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5654
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5655
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5656
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5657): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5657
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5658): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5658
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5659): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5659
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5660): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5660
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5661): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5661
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5662): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5662
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5663): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5663
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5664): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5664
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5665): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5665
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5666): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5666
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5667): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5667
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5668): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5668
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5669): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5669
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5670): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5670
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5671): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5671
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5672): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5672
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5673): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5673
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5674): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5674
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5675): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5675
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5676): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5676
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5677): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5677
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5678): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5678
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5679): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5679
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5680): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5680
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5681): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5681
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5682): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5682
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5683): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5683
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5684): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5684
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5685): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5685
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5686): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5686
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5687): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5687
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5688): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5688
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5689): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5689
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5690): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5690
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5691): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5691
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5692): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5692
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5693): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5693
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5694): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5694
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5695): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5695
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5696): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5696
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5697): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5697
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5698): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5698
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5699): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5699
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5700): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5700
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5701): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5701
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5702): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5702
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5703): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5703
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5704): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5704
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5705): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5705
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5706): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5706
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5707): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5707
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5708): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5708
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5709): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5709
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5710): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5710
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5711): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5711
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5712): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5712
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5713): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5713
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5714): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5714
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5715): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5715
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5716): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5716
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5717): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5717
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5718): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5718
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5719): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5719
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5720): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5720
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5721): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5721
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5722): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5722
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5723): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5723
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5724): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5724
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5725): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5725
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5726): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5726
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5727): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5727
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5728): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5728
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5729): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5729
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5730): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5730
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5731): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5731
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5732): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5732
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5733): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5733
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5734): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5734
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5735): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5735
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5736): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5736
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5737): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5737
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5738): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5738
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5739): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5739
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5740): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5740
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5741): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5741
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5742): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5742
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5743): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5743
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5744): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5744
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5745): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5745
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5746): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5746
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5747): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5747
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5748): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5748
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5749): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5749
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5750): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5750
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5751): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5751
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5752): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5752
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5753): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5753
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5754): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5754
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5755): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5755
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5756): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5756
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5757): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5757
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5758): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5758
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5759): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5759
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5760): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5760
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5761): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5761
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5762): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5762
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5763): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5763
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5764): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5764
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5765): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5765
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5766): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5766
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5767): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5767
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5768): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5768
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5769): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5769
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5770): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5770
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5771): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5771
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5772): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5772
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5773): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5773
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5774): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5774
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5775): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5775
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5776): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5776
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5777): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5777
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5778): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5778
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5779): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5779
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5780): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5780
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5781): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5781
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5782): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5782
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5783): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5783
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5784): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5784
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5785): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5785
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5786): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5786
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5787): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5787
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5788): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5788
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5789): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5789
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5790): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5790
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5791): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5791
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5792): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5792
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5793): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5793
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5794): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5794
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5795): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5795
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5796): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5796
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5797): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5797
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5798): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5798
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5799): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5799
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5800): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5800
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5801): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5801
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5802): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5802
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5803): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5803
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5804): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5804
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5805): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5805
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5806): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5806
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5807): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5807
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5808): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5808
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5809): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5809
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5810): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5810
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5811): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5811
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5812): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5812
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5813): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5813
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5814): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5814
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5815): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5815
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5816): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5816
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5817): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5817
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5818): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5818
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5819): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5819
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5820): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5820
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5821): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5821
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5822): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5822
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5823): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5823
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5824): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5824
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5825): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5825
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5826): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5826
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5827): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5827
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5828): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5828
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5829): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5829
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5830): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5830
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5831): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5831
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5832): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5832
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5833): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5833
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5834): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5834
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5835): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5835
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5836): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5836
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5837): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5837
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5838): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5838
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5839): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5839
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5840): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5840
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5841): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5841
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5842): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5842
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5843): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5843
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5844): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5844
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5845): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5845
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5846): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5846
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5847): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5847
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5848): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5848
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5849): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5849
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5850): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5850
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5851): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5851
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5852): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5852
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5853): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5853
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5854): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5854
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5855): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5855
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5856): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5856
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5857): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5857
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5858): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5858
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5859): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5859
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5860): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5860
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5861): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5861
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5862): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5862
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5863): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5863
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5864): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5864
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5865): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5865
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5866): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5866
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5867): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5867
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5868): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5868
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5869): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5869
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5870): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5870
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5871): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5871
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5872): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5872
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5873): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5873
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5874): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5874
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5875): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5875
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5876): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5876
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5877): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5877
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5878): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5878
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5879): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5879
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5880): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5880
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5881): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5881
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5882): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5882
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5883): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5883
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5884): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5884
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5885): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5885
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5886): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5886
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5887): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5887
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5888): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5888
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5889): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5889
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5890): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5890
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5891): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5891
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5892): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5892
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5893): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5893
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5894): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5894
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5895): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5895
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5896): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5896
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5897): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5897
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5898): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5898
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5899): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5899
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5900): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5900
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5901): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5901
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5902): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5902
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5903): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5903
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5904): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5904
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5905): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5905
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5906): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5906
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5907): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5907
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5908): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5908
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5909): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5909
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5910): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5910
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5911): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5911
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5912): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5912
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5913): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5913
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5914): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5914
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5915): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5915
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5916): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5916
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5917): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5917
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5918): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5918
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5919): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5919
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5920): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5920
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5921): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5921
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5922): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5922
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5923): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5923
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5924): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5924
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5925): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5925
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5926): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5926
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5927): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5927
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5928): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5928
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5929): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5929
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5930): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5930
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5931): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5931
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5932): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5932
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5933): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5933
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5934): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5934
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5935): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5935
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5936): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5936
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5937): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5937
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5938): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5938
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5939): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5939
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5940): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5940
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5941): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5941
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5942): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5942
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5943): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5943
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5944): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5944
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5945): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5945
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5946): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5946
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5947): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5947
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5948): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5948
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5949): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5949
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5950): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5950
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5951): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5951
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5952): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5952
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5953): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5953
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5954): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5954
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5955): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5955
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5956): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5956
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5957): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5957
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5958): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5958
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5959): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5959
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5960): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5960
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5961): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5961
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5962): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5962
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5963): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5963
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5964): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5964
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5965): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5965
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5966): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5966
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5967): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5967
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5968): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5968
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5969): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5969
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5970): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5970
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5971): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5971
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5972): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5972
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5973): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5973
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5974): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5974
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5975): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5975
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5976): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5976
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5977): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5977
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5978): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5978
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5979): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5979
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5980): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5980
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5981): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5981
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5982): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5982
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5983): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5983
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5984): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5984
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5985): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5985
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5986): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5986
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5987): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5987
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5988): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5988
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5989): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5989
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5990): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5990
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5991): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5991
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5992): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5992
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5993): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5993
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5994): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5994
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5995): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5995
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5996): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5996
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5997): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5997
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5998): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5998
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(5999): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 5999
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6000): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6000
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6001): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6001
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6002): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6002
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6003): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6003
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6004): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6004
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6005): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6005
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6006): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6006
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6007): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6007
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6008): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6008
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6009): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6009
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6010): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6010
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6011): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6011
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6012): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6012
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6013): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6013
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6014): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6014
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6015): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6015
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6016): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6016
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6017): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6017
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6018): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6018
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6019): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6019
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6020): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6020
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6021): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6021
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6022): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6022
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6023): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6023
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6024): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6024
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6025): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6025
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6026): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6026
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6027): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6027
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6028): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6028
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6029): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6029
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6030): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6030
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6031): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6031
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6032): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6032
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6033): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6033
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6034): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6034
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6035): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6035
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6036): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6036
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6037): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6037
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6038): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6038
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6039): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6039
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6040): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6040
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6041): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6041
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6042): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6042
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6043): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6043
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6044): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6044
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6045): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6045
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6046): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6046
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6047): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6047
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6048): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6048
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6049): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6049
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6050): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6050
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6051): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6051
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6052): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6052
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6053): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6053
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6054): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6054
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6055): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6055
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6056): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6056
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6057): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6057
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6058): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6058
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6059): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6059
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6060): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6060
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6061): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6061
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6062): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6062
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6063): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6063
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6064): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6064
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6065): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6065
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6066): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6066
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6067): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6067
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6068): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6068
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6069): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6069
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6070): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6070
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6071): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6071
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6072): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6072
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6073): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6073
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6074): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6074
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6075): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6075
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6076): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6076
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6077): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6077
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6078): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6078
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6079): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6079
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6080): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6080
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6081): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6081
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6082): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6082
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6083): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6083
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6084): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6084
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6085): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6085
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6086): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6086
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6087): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6087
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6088): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6088
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6089): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6089
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6090): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6090
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6091): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6091
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6092): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6092
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6093): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6093
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6094): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6094
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6095): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6095
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6096): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6096
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6097): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6097
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6098): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6098
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6099): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6099
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6100): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6100
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6101): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6101
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6102): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6102
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6103): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6103
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6104): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6104
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6105): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6105
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6106): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6106
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6107): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6107
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6108): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6108
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6109): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6109
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6110): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6110
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6111): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6111
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6112): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6112
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6113): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6113
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6114): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6114
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6115): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6115
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6116): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6116
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6117): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6117
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6118): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6118
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6119): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6119
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6120): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6120
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6121): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6121
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6122): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6122
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6123): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6123
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6124): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6124
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6125): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6125
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6126): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6126
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6127): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6127
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6128): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6128
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6129): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6129
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6130): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6130
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6131): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6131
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6132): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6132
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6133): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6133
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6134): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6134
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6135): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6135
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6136): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6136
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6137): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6137
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6138): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6138
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6139): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6139
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6140): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6140
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6141): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6141
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6142): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6142
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6143): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6143
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6144): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6144
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6145): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6145
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6146): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6146
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6147): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6147
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6148): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6148
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6149): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6149
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6150): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6150
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6151): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6151
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6152): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6152
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6153): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6153
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6154): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6154
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6155): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6155
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6156): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6156
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6157): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6157
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6158): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6158
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6159): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6159
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6160): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6160
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6161): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6161
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6162): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6162
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6163): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6163
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6164): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6164
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6165): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6165
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6166): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6166
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6167): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6167
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6168): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6168
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6169): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6169
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6170): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6170
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6171): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6171
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6172): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6172
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6173): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6173
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6174): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6174
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6175): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6175
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6176): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6176
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6177): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6177
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6178): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6178
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6179): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6179
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6180): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6180
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6181): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6181
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6182): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6182
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6183): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6183
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6184): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6184
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6185): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6185
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6186): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6186
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6187): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6187
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6188): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6188
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6189): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6189
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6190): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6190
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6191): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6191
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6192): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6192
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6193): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6193
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6194): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6194
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6195): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6195
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6196): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6196
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6197): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6197
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6198): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6198
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6199): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6199
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6200): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6200
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6201): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6201
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6202): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6202
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6203): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6203
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6204): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6204
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6205): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6205
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6206): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6206
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6207): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6207
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6208): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6208
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6209): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6209
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6210): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6210
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6211): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6211
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6212): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6212
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6213): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6213
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6214): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6214
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6215): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6215
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6216): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6216
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6217): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6217
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6218): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6218
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6219): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6219
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6220): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6220
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6221): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6221
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6222): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6222
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6223): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6223
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6224): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6224
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6225): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6225
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6226): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6226
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6227): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6227
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6228): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6228
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6229): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6229
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6230): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6230
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6231): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6231
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6232): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6232
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6233): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6233
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6234): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6234
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6235): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6235
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6236): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6236
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6237): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6237
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6238): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6238
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6239): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6239
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6240): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6240
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6241): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6241
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6242): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6242
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6243): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6243
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6244): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6244
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6245): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6245
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6246): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6246
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6247): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6247
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6248): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6248
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6249): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6249
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6250): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6250
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6251): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6251
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6252): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6252
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6253): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6253
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6254): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6254
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6255): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6255
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6256): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6256
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6257): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6257
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6258): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6258
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6259): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6259
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6260): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6260
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6261): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6261
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6262): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6262
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6263): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6263
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6264): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6264
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6265): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6265
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6266): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6266
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6267): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6267
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6268): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6268
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6269): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6269
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6270): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6270
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6271): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6271
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6272): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6272
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6273): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6273
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6274): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6274
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6275): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6275
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6276): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6276
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6277): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6277
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6278): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6278
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6279): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6279
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6280): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6280
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6281): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6281
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6282): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6282
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6283): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6283
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6284): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6284
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6285): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6285
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6286): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6286
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6287): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6287
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6288): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6288
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6289): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6289
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6290): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6290
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6291): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6291
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6292): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6292
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6293): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6293
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6294): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6294
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6295): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6295
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6296): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6296
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6297): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6297
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6298): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6298
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6299): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6299
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6300): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6300
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6301): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6301
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6302): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6302
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6303): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6303
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6304): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6304
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6305): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6305
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6306): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6306
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6307): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6307
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6308): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6308
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6309): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6309
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6310): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6310
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6311): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6311
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6312): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6312
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6313): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6313
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6314): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6314
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6315): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6315
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6316): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6316
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6317): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6317
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6318): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6318
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6319): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6319
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6320): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6320
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6321): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6321
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6322): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6322
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6323): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6323
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6324): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6324
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6325): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6325
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6326): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6326
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6327): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6327
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6328): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6328
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6329): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6329
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6330): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6330
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6331): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6331
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6332): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6332
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6333): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6333
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6334): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6334
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6335): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6335
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6336): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6336
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6337): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6337
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6338): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6338
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6339): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6339
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6340): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6340
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6341): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6341
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6342): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6342
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6343): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6343
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6344): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6344
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6345): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6345
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6346): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6346
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6347): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6347
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6348): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6348
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6349): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6349
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6350): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6350
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6351): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6351
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6352): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6352
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6353): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6353
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6354): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6354
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6355): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6355
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6356): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6356
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6357): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6357
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6358): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6358
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6359): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6359
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6360): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6360
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6361): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6361
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6362): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6362
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6363): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6363
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6364): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6364
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6365): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6365
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6366): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6366
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6367): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6367
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6368): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6368
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6369): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6369
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6370): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6370
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6371): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6371
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6372): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6372
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6373): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6373
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6374): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6374
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6375): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6375
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6376): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6376
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6377): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6377
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6378): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6378
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6379): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6379
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6380): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6380
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6381): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6381
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6382): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6382
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6383): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6383
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6384): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6384
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6385): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6385
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6386): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6386
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6387): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6387
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6388): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6388
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6389): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6389
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6390): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6390
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6391): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6391
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6392): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6392
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6393): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6393
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6394): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6394
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6395): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6395
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6396): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6396
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6397): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6397
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6398): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6398
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6399): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6399
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6400): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6400
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6401): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6401
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6402): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6402
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6403): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6403
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6404): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6404
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6405): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6405
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6406): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6406
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6407): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6407
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6408): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6408
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6409): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6409
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6410): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6410
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6411): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6411
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6412): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6412
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6413): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6413
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6414): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6414
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6415): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6415
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6416): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6416
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6417): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6417
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6418): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6418
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6419): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6419
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6420): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6420
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6421): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6421
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6422): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6422
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6423): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6423
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6424): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6424
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6425): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6425
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6426): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6426
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6427): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6427
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6428): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6428
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6429): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6429
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6430): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6430
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6431): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6431
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6432): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6432
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6433): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6433
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6434): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6434
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6435): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6435
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6436): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6436
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6437): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6437
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6438): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6438
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6439): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6439
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6440): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6440
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6441): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6441
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6442): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6442
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6443): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6443
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6444): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6444
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6445): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6445
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6446): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6446
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6447): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6447
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6448): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6448
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6449): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6449
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6450): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6450
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6451): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6451
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6452): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6452
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6453): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6453
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6454): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6454
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6455): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6455
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6456): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6456
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6457): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6457
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6458): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6458
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6459): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6459
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6460): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6460
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6461): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6461
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6462): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6462
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6463): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6463
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6464): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6464
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6465): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6465
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6466): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6466
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6467): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6467
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6468): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6468
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6469): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6469
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6470): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6470
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6471): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6471
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6472): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6472
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6473): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6473
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6474): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6474
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6475): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6475
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6476): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6476
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6477): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6477
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6478): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6478
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6479): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6479
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6480): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6480
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6481): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6481
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6482): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6482
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6483): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6483
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6484): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6484
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6485): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6485
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6486): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6486
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6487): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6487
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6488): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6488
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6489): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6489
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6490): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6490
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6491): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6491
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6492): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6492
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6493): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6493
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6494): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6494
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6495): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6495
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6496): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6496
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6497): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6497
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6498): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6498
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6499): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6499
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6500): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6500
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6501): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6501
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6502): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6502
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6503): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6503
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6504): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6504
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6505): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6505
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6506): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6506
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6507): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6507
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6508): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6508
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6509): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6509
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6510): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6510
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6511): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6511
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6512): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6512
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6513): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6513
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6514): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6514
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6515): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6515
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6516): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6516
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6517): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6517
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6518): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6518
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6519): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6519
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6520): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6520
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6521): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6521
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6522): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6522
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6523): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6523
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6524): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6524
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6525): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6525
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6526): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6526
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6527): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6527
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6528): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6528
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6529): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6529
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6530): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6530
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6531): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6531
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6532): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6532
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6533): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6533
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6534): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6534
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6535): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6535
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6536): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6536
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6537): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6537
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6538): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6538
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6539): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6539
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6540): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6540
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6541): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6541
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6542): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6542
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6543): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6543
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6544): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6544
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6545): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6545
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6546): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6546
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6547): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6547
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6548): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6548
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6549): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6549
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6550): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6550
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6551): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6551
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6552): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6552
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6553): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6553
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6554): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6554
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6555): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6555
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6556): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6556
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6557): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6557
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6558): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6558
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6559): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6559
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6560): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6560
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6561): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6561
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6562): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6562
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6563): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6563
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6564): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6564
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6565): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6565
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6566): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6566
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6567): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6567
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6568): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6568
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6569): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6569
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6570): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6570
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6571): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6571
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6572): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6572
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6573): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6573
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6574): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6574
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6575): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6575
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6576): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6576
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6577): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6577
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6578): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6578
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6579): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6579
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6580): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6580
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6581): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6581
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6582): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6582
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6583): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6583
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6584): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6584
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6585): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6585
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6586): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6586
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6587): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6587
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6588): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6588
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6589): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6589
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6590): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6590
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6591): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6591
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6592): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6592
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6593): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6593
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6594): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6594
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6595): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6595
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6596): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6596
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6597): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6597
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6598): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6598
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6599): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6599
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6600): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6600
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6601): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6601
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6602): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6602
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6603): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6603
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6604): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6604
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6605): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6605
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6606): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6606
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6607): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6607
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6608): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6608
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6609): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6609
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6610): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6610
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6611): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6611
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6612): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6612
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6613): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6613
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6614): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6614
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6615): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6615
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6616): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6616
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6617): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6617
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6618): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6618
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6619): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6619
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6620): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6620
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6621): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6621
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6622): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6622
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6623): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6623
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6624): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6624
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6625): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6625
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6626): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6626
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6627): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6627
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6628): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6628
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6629): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6629
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6630): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6630
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6631): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6631
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6632): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6632
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6633): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6633
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6634): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6634
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6635): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6635
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6636): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6636
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6637): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6637
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6638): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6638
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6639): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6639
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6640): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6640
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6641): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6641
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6642): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6642
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6643): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6643
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6644): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6644
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6645): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6645
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6646): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6646
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6647): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6647
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6648): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6648
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6649): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6649
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6650): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6650
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6651): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6651
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6652): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6652
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6653): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6653
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6654): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6654
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6655): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6655
Warning (10230): Verilog HDL assignment warning at exp_tab.mem(6656): truncated value with size 16 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/exp_tab.mem Line: 6656
Warning (10230): Verilog HDL assignment warning at opl3seq.v(475): truncated value with size 32 to match size of target (13) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 475
Warning (10030): Net "sin_tab.data_a" at opl3seq.v(465) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 465
Warning (10030): Net "sin_tab.waddr_a" at opl3seq.v(465) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 465
Warning (10030): Net "exp_tab.data_a" at opl3seq.v(468) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 468
Warning (10030): Net "exp_tab.waddr_a" at opl3seq.v(468) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 468
Warning (10030): Net "sin_tab.we_a" at opl3seq.v(465) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 465
Warning (10030): Net "exp_tab.we_a" at opl3seq.v(468) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 468
Info (12128): Elaborating entity "NextZ80" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3.v Line: 136
Warning (10230): Verilog HDL assignment warning at NextZ80CPU.v(116): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 116
Warning (10027): Verilog HDL or VHDL warning at the NextZ80CPU.v(262): index expression is not wide enough to address all of the elements in the array File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 262
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(262): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 262
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(278): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 278
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(304): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 304
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(409): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 409
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(445): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 445
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(516): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 516
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(576): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 576
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(613): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 613
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(635): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 635
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(658): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 658
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(683): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 683
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(699): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 699
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(726): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 726
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(768): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 768
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(801): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 801
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(837): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 837
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(859): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 859
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(904): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 904
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(918): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 918
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(960): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 960
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1067): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 1067
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1117): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 1117
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1287): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 1287
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1318): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 1318
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1355): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 1355
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(1454): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 1454
Warning (10270): Verilog HDL Case Statement warning at NextZ80CPU.v(226): incomplete case statement has no default case item File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 226
Info (12128): Elaborating entity "Z80Reg" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 143
Warning (10230): Verilog HDL assignment warning at NextZ80Reg.v(114): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 114
Info (12128): Elaborating entity "RAM16X8D_regs" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 94
Info (12128): Elaborating entity "RegSelect" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RegSelect:WSelectW" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 147
Warning (10027): Verilog HDL or VHDL warning at the NextZ80Reg.v(164): index expression is not wide enough to address all of the elements in the array File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 164
Warning (10027): Verilog HDL or VHDL warning at the NextZ80Reg.v(167): index expression is not wide enough to address all of the elements in the array File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 167
Info (12128): Elaborating entity "ALU8" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 155
Warning (10230): Verilog HDL assignment warning at NextZ80ALU.v(105): truncated value with size 32 to match size of target (8) File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80ALU.v Line: 105
Info (12128): Elaborating entity "daa" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU8:CPU_ALU8|daa:daa_adjust" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80ALU.v Line: 100
Info (12128): Elaborating entity "ALU16" for hierarchy "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|ALU16:CPU_ALU16" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80CPU.v Line: 162
Info (12128): Elaborating entity "i2c_master_byte" for hierarchy "system:sys_inst|i2c_master_byte:i2cmb" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 817
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 55
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a1" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 97
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a2" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 139
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a3" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 181
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a4" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 223
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a5" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 265
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a6" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 307
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a7" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 349
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a8" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 391
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a9" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 433
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a10" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 475
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a11" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 517
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a12" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 559
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a13" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 601
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a14" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 643
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a15" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 685
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a16" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 727
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a17" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 769
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a18" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 811
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a19" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 853
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a20" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 895
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a21" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 937
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a22" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 979
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a23" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1021
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a24" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1063
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a25" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1105
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a26" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1147
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a27" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1189
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a28" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1231
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a29" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1273
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a30" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1315
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a31" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1357
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a32" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1399
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a33" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1441
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a34" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1483
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a35" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1525
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a36" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1567
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a37" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1609
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a38" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1651
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a39" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1693
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a40" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1735
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a41" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1777
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a42" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1819
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a43" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1861
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a44" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1903
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a45" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1945
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a46" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 1987
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a47" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2029
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a48" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2071
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a49" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2113
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a50" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2155
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a51" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2197
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a52" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2239
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a53" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2281
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a54" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2323
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a55" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2365
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a56" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2407
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a57" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2449
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a58" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2491
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a59" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2533
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a60" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2575
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a61" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2617
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a62" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2659
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a63" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_bkn2.tdf Line: 2701
Warning (276027): Inferred dual-clock RAM node "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276004): RAM logic "system:sys_inst|SDRAM_16bit:SDR|actLine" is uninferred due to inappropriate RAM size File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/sdram.v Line: 82
    Info (276004): RAM logic "system:sys_inst|VGA_DAC:dac|egapal" is uninferred due to inappropriate RAM size File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/vga.v Line: 181
    Info (276007): RAM logic "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_hi|data" is uninferred due to asynchronous read logic File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 192
    Info (276007): RAM logic "system:sys_inst|opl3:opl3_inst|NextZ80:Z80|Z80Reg:CPU_REGS|RAM16X8D_regs:regs_lo|data" is uninferred due to asynchronous read logic File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/NextZ80/NextZ80Reg.v Line: 192
    Info (276004): RAM logic "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lfo_pm_table" is uninferred due to inappropriate RAM size File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 151
    Info (276004): RAM logic "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|eg_inc_tab" is uninferred due to inappropriate RAM size File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 158
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/Next186_SoC.ram2_opl3seq_84abd2ad.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (210) in the Memory Initialization File "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/Next186_SoC.ram0_opl3seq_84abd2ad.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|exp_tab_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 13
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 6656
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Next186_SoC.ram1_sampler_705dd160.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|sin_tab_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 13
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Next186_SoC.ram0_sampler_705dd160.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system:sys_inst|DSP32:DSP32_inst|Mult0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 98
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mult0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v Line: 137
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|Mult0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 132
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsd1.tdf
    Info (12023): Found entity 1: altsyncram_qsd1 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_qsd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6656"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram1_sampler_705dd160.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aa71.tdf
    Info (12023): Found entity 1: altsyncram_aa71 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram0_sampler_705dd160.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a71.tdf
    Info (12023): Found entity 1: altsyncram_4a71 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 98
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/DSP32.v Line: 98
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mult_46t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v Line: 137
Info (12133): Instantiated megafunction "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186/Next186_ALU.v Line: 137
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mult_76t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lpm_mult:Mult0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 132
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|lpm_mult:Mult0" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/opl3seq.v Line: 132
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4dt.tdf
    Info (12023): Found entity 1: mult_4dt File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mult_4dt.tdf Line: 28
Info (270021): Converted the following 2 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a9" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 223
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a8" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 202
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a7" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 181
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a6" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 160
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a5" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 139
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a4" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 118
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a10" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 244
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a11" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 265
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a12" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 286
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 34
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a1" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 55
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a2" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 76
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|ram_block1a3" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 97
    Info (270020): Converted the following logical RAM block "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a7" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 181
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a6" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 160
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a5" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 139
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a4" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 118
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a3" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 97
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a2" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 76
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a1" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 55
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 34
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a12" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 286
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a11" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 265
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a10" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 244
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a9" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 223
        Info (270019): RAM block slice "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|ram_block1a8" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 202
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 34
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_4a71:auto_generated|altsyncram:ram_block1a0" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_4a71.tdf Line: 34
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram0_sampler_705dd160.hdl.mif"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vaa3.tdf
    Info (12023): Found entity 1: altsyncram_vaa3 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_vaa3.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/decode_f8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mux_iob.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0" File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 34
Info (12133): Instantiated megafunction "system:sys_inst|opl3:opl3_inst|opl3seq:opl3seq_inst|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_aa71:auto_generated|altsyncram:ram_block1a0" with the following parameter: File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_aa71.tdf Line: 34
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6656"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram1_sampler_705dd160.hdl.mif"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ba3.tdf
    Info (12023): Found entity 1: altsyncram_5ba3 File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/altsyncram_5ba3.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_j8a.tdf
    Info (12023): Found entity 1: decode_j8a File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/decode_j8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mob.tdf
    Info (12023): Found entity 1: mux_mob File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/mux_mob.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 248 buffer(s)
    Info (13019): Ignored 248 SOFT buffer(s)
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "system:sys_inst|i2c_master_byte:i2cmb|SDA" to the node "system:sys_inst|i2c_master_byte:i2cmb|b0" into a wire File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/i2c_master_byte.v Line: 31
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[7]" to the node "system:sys_inst|GPIOData[7]" into an OR gate File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[0]" to the node "system:sys_inst|GPIOData[0]" into an OR gate File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[6]" to the node "system:sys_inst|GPIOData[6]" into an OR gate File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[5]" to the node "system:sys_inst|GPIOData[5]" into an OR gate File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[4]" to the node "system:sys_inst|GPIOData[4]" into an OR gate File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[3]" to the node "system:sys_inst|GPIOData[3]" into an OR gate File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[2]" to the node "system:sys_inst|GPIOData[2]" into an OR gate File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[1]" to the node "system:sys_inst|GPIOData[1]" into an OR gate File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/ddr_186.v Line: 188
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v Line: 20
    Warning (13410): Pin "HLLED" is stuck at VCC File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v Line: 35
    Warning (13410): Pin "SYLED" is stuck at GND File: E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_60f1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_h09:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_g09:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_6qf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_bmg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_emf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_f09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_ote1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'Next186_SoC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 296 -multiply_by 149 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]} {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]} {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -phase 212.14 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]} {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 656 -multiply_by 149 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]} {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 504 -multiply_by 149 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]} {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 9 -duty_cycle 50.00 -name {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]} {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 9 -duty_cycle 50.00 -name {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]} {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 8 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   11.111 sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   11.111 sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   39.731 sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    7.516 sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    7.516 sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   88.053 sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):   67.651 sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 794 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 799 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:16
Info (144001): Generated suppressed messages file E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 16233 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 15764 logic cells
    Info (21064): Implemented 378 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11238 warnings
    Info: Peak virtual memory: 4986 megabytes
    Info: Processing ended: Sat Nov 10 18:20:10 2018
    Info: Elapsed time: 00:01:49
    Info: Total CPU time (on all processors): 00:01:56


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186_SoC.map.smsg.


