verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../fft_pj.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../fft_pj.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../fft_pj.gen/sources_1/bd/design_1/ipshared/8fcd/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/8fcd/hdl/fft_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/8fcd/hdl/fft_v1_0.v" \
"../../../bd/design_1/ipshared/8fcd/src/butterfly_n2.v" \
"../../../bd/design_1/ipshared/8fcd/src/butterfly_n8.v" \
"../../../bd/design_1/ipshared/8fcd/src/fft_n16.v" \
"../../../bd/design_1/ipshared/8fcd/src/fft_n16_top.v" \
"../../../bd/design_1/ipshared/8fcd/src/twiddle.v" \
"../../../bd/design_1/ip/design_1_fft_0_0/sim/design_1_fft_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
