Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin32) Build 932637 Wed Jun 11 13:08:21 MDT 2014
| Date         : Thu Apr 14 10:13:55 2016
| Host         : david-desktop running 32-bit Ubuntu 12.04.5 LTS
| Command      : report_control_sets -verbose -file siggen_control_sets_placed.rpt
| Design       : siggen
| Device       : xc7vx485t
-----------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    66 |
| Minimum Number of register sites lost to control set restrictions |   274 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             838 |          346 |
| No           | No                    | Yes                    |              91 |           25 |
| No           | Yes                   | No                     |              62 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              77 |           20 |
| Yes          | Yes                   | No                     |           39330 |        14437 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                      Enable Signal                                      |                                           Set/Reset Signal                                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+----------------+
|  CW/CW/bin2cw/n_2_cw_rst_reg_i_2                      |                                                                                         |                                                                                                     |                1 |              1 |
|  n_2_cw_start_reg_i_2                                 |                                                                                         |                                                                                                     |                1 |              1 |
|  n_2_hw_sel_reg_i_2                                   |                                                                                         |                                                                                                     |                1 |              1 |
|  xlnx_opt__1                                          |                                                                                         | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                       |                1 |              1 |
|  xlnx_opt__1                                          |                                                                                         | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1       |                1 |              1 |
|  CW/CW/bin2cw/n_2_delta_rst_reg_i_2                   |                                                                                         |                                                                                                     |                1 |              1 |
|  CW/CW/bin2cw/n_2_decodefd_done_reg_i_2               |                                                                                         |                                                                                                     |                1 |              1 |
|  CW/CW/bin2cw/n_2_clr_reg_i_2                         |                                                                                         |                                                                                                     |                1 |              1 |
|  CW/CW/bin2cw/n_2_cw_sel_reg_i_2                      |                                                                                         |                                                                                                     |                1 |              1 |
|  xlnx_opt__1                                          |                                                                                         | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                             |                1 |              1 |
|  CW/CW/bin2cw/n_2_readfifo_reg_i_2                    |                                                                                         |                                                                                                     |                1 |              1 |
|  xlnx_opt__1                                          |                                                                                         | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                               |                1 |              1 |
|  xlnx_opt__1                                          | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                  | CW/CW/bin2cw/O2                                                                                     |                1 |              1 |
|  xlnx_opt__1                                          | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                  | CW/CW/bin2cw/O2                                                                                     |                1 |              1 |
|  xlnx_opt__1                                          | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                        | CW/fifo_rst                                                                                         |                1 |              1 |
|  xlnx_opt__1                                          | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                        | CW/fifo_rst                                                                                         |                1 |              1 |
|  n_2_offset_sel_reg_i_2                               |                                                                                         |                                                                                                     |                1 |              1 |
|  xlnx_opt__1                                          |                                                                                         | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              2 |
|  n_2_mem_sel_reg[1]_i_2                               |                                                                                         |                                                                                                     |                2 |              2 |
|  xlnx_opt__1                                          |                                                                                         | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                         |                1 |              2 |
|  xlnx_opt__1                                          |                                                                                         | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1       |                1 |              2 |
|  CW/n_2_err_valid_reg[1]_i_2                          |                                                                                         |                                                                                                     |                1 |              2 |
|  n_2_cnt3_sel_reg[1]_i_2                              |                                                                                         |                                                                                                     |                1 |              2 |
|  CW/CW/bin2cw/n_2_read0_jmp_sel_reg[1]_i_2            |                                                                                         |                                                                                                     |                1 |              2 |
|  CW/CW/bin2cw/n_2_read_one_reg_i_2                    |                                                                                         |                                                                                                     |                1 |              2 |
|  CW/CW/bin2cw/n_2_read1_jmp_sel_reg[1]_i_2            |                                                                                         |                                                                                                     |                1 |              2 |
|  CW/CW/bin2cw/n_2_delta_sel_reg[1]_i_2                |                                                                                         |                                                                                                     |                1 |              2 |
|  CW/CW/bin2cw/n_2_i_rst_reg_i_2                       |                                                                                         |                                                                                                     |                1 |              2 |
|  xlnx_opt__1                                          |                                                                                         | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              3 |
|  xlnx_opt__1                                          |                                                                                         | CW/fifo_rst                                                                                         |                1 |              4 |
|  xlnx_opt__1                                          |                                                                                         | CW/CW/bin2cw/clr                                                                                    |                2 |              4 |
|  xlnx_opt__1                                          | n_2_cnt2[4]_i_2                                                                         | n_2_cnt2[4]_i_1                                                                                     |                2 |              5 |
|  xlnx_opt__1                                          | CW/CW/bin2cw/t_sel                                                                      | CW/CW/bin2cw/t_rst                                                                                  |                2 |              5 |
|  xlnx_opt__1                                          |                                                                                         | CW/n_2_timer[4]_i_1                                                                                 |                2 |              5 |
|  CW/CW/bin2cw/n_2_rdy_sel_reg_i_1                     |                                                                                         |                                                                                                     |                2 |              5 |
|  CW/CW/bin2cw/n_2_FSM_onehot_next_state_reg[6]_i_2__0 |                                                                                         |                                                                                                     |                2 |              6 |
|  xlnx_opt__1                                          |                                                                                         | clear                                                                                               |                2 |              6 |
|  xlnx_opt__1                                          | offset_sel                                                                              | CW/O4                                                                                               |                2 |              6 |
|  xlnx_opt__1                                          | CW/cnt_sel                                                                              | CW/O4                                                                                               |                2 |              6 |
|  xlnx_opt__1                                          | n_2_cnt3[7]_i_2                                                                         | n_2_cnt3[7]_i_1                                                                                     |                2 |              8 |
|  xlnx_opt__1                                          | hw_sel                                                                                  | CW/O4                                                                                               |                1 |              8 |
|  xlnx_opt__1                                          | CW/n_2_msg_hash_reg[183]_i_1                                                            | CW/n_2_msg_hash_reg[7]_i_1                                                                          |                4 |              8 |
|  xlnx_opt__1                                          | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                2 |             10 |
|  xlnx_opt__1                                          | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                               |                2 |             10 |
|  xlnx_opt__1                                          |                                                                                         | CW/CW/bin2cw/O2                                                                                     |                3 |             10 |
|  xlnx_opt__1                                          | CW/CW/bin2cw/shift_sel                                                                  | CW/CW/bin2cw/i_rst                                                                                  |                3 |             12 |
|  xlnx_opt__1                                          | CW/CW/bin2cw/cw_sel                                                                     | CW/CW/bin2cw/t_rst                                                                                  |                4 |             13 |
|  xlnx_opt__1                                          | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]       | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                               |                3 |             13 |
|  xlnx_opt__1                                          | CW/CW/bin2cw/n_2_n[12]_i_1                                                              | CW/CW/bin2cw/t_rst                                                                                  |                4 |             13 |
|  xlnx_opt__1                                          | CW/CW/bin2cw/n_2_delta[0]_i_1                                                           | CW/CW/bin2cw/delta_rst                                                                              |                4 |             13 |
|  CW/n_2_FSM_onehot_next_state_reg[5]_i_2__0           |                                                                                         |                                                                                                     |                7 |             14 |
|  xlnx_opt__1                                          | n_2_mem_addr[14]_i_1                                                                    | CW/O4                                                                                               |                5 |             15 |
|  xlnx_opt__1                                          | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                         |                4 |             16 |
|  xlnx_opt__1                                          | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]       |                                                                                                     |                3 |             24 |
|  xlnx_opt__1                                          | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                        |                5 |             24 |
|  xlnx_opt__1                                          |                                                                                         | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                        |                6 |             32 |
|  xlnx_opt__1                                          |                                                                                         | CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                7 |             32 |
|  xlnx_opt__1                                          | PRNG/n_2_prng_seed_reg[31]_i_1__0                                                       | CW/O4                                                                                               |                7 |             32 |
|  xlnx_opt__1                                          |                                                                                         | CW/O4                                                                                               |               17 |             47 |
|  n_0_31487_BUFG                                       |                                                                                         |                                                                                                     |               45 |             70 |
|  xlnx_opt__1                                          | CW/n_2_msg_hash_reg[183]_i_1                                                            | CW/O4                                                                                               |               45 |            176 |
|  xlnx_opt__1                                          |                                                                                         |                                                                                                     |              274 |            730 |
|  xlnx_opt__1                                          | vec_generator/n_2_tmp_reg[1]_i_2                                                        | vec_generator/n_2_tmp_reg[1]_i_1                                                                    |             4061 |           9697 |
|  xlnx_opt__1                                          | vec_generator/tmp_buff_sel                                                              | vec_generator/n_2_tmp_reg[1]_i_1                                                                    |             3159 |           9713 |
|  xlnx_opt__1                                          | n_2_tmp_reg[0]_i_2                                                                      | CW/O4                                                                                               |             3700 |           9800 |
|  xlnx_opt__1                                          | add_sel                                                                                 | CW/O4                                                                                               |             3430 |           9800 |
+-------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+----------------+


