{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710938321894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710938321894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 08:38:41 2024 " "Processing started: Wed Mar 20 08:38:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710938321894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938321894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938321894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710938322079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710938322080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Types " "Found design unit 1: CPU_Types" {  } { { "CPU_Types.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/CPU_Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_cla4_adder-structural " "Found design unit 1: nBit_cla4_adder-structural" {  } { { "nBit_cla4_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_cla4_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327310 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_cla4_adder " "Found entity 1: nBit_cla4_adder" {  } { { "nBit_cla4_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_cla4_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_adder-structural " "Found design unit 1: cla4_adder-structural" {  } { { "cla4_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/cla4_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327311 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4_adder " "Found entity 1: cla4_adder" {  } { { "cla4_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/cla4_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/half_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327311 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-structural " "Found design unit 1: tristate_buffer-structural" {  } { { "tristate_buffer.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/tristate_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327312 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-structural " "Found design unit 1: nBit_mux2-structural" {  } { { "nBit_mux2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327313 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2powmbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2powMBits-rtl " "Found design unit 1: mux_2powMBits-rtl" {  } { { "mux_2powMBits.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mux_2powMBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327313 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2powMBits " "Found entity 1: mux_2powMBits" {  } { { "mux_2powMBits.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mux_2powMBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327314 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipc_risk_simplecpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mipc_risk_simplecpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_inc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_inc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_inc1-structural " "Found design unit 1: nBit_inc1-structural" {  } { { "nBit_inc1.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_inc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327315 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_inc1 " "Found entity 1: nBit_inc1" {  } { { "nBit_inc1.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_inc1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-structural " "Found design unit 1: nBit_reg-structural" {  } { { "nBit_reg.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327315 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg_en-structural " "Found design unit 1: nBit_reg_en-structural" {  } { { "nBit_reg_en.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327316 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg_en " "Found entity 1: nBit_reg_en" {  } { { "nBit_reg_en.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg_en.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-structural " "Found design unit 1: d_flipflop-structural" {  } { { "d_flipflop.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327317 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-structural " "Found design unit 1: d_latch-structural" {  } { { "d_latch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327317 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_en-structural " "Found design unit 1: d_flipflop_en-structural" {  } { { "d_flipflop_en.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327318 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_en " "Found entity 1: d_flipflop_en" {  } { { "d_flipflop_en.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_decoder-structural " "Found design unit 1: nBit_decoder-structural" {  } { { "nBit_decoder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327318 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_decoder " "Found entity 1: nBit_decoder" {  } { { "nBit_decoder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_tristate_buffer-structural " "Found design unit 1: nBit_tristate_buffer-structural" {  } { { "nBit_tristate_buffer.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_tristate_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327319 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_tristate_buffer " "Found entity 1: nBit_tristate_buffer" {  } { { "nBit_tristate_buffer.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327319 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "nBit_mux_2powMBits.vhd " "Can't analyze file -- file nBit_mux_2powMBits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1710938327321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Simple-structural " "Found design unit 1: ALU_Simple-structural" {  } { { "ALU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327321 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Simple " "Found entity 1: ALU_Simple" {  } { { "ALU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AU_Simple-structural " "Found design unit 1: AU_Simple-structural" {  } { { "AU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327322 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_Simple " "Found entity 1: AU_Simple" {  } { { "AU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LU_Simple-structural " "Found design unit 1: LU_Simple-structural" {  } { { "LU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/LU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327322 ""} { "Info" "ISGN_ENTITY_NAME" "1 LU_Simple " "Found entity 1: LU_Simple" {  } { { "LU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/LU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder_subtraction_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_adder_subtraction_block-structural " "Found design unit 1: nBit_adder_subtraction_block-structural" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_adder_subtraction_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327323 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_adder_subtraction_block " "Found entity 1: nBit_adder_subtraction_block" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_adder_subtraction_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_instruction_breakdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown-structural " "Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-structural" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327324 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown " "Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem_wizard-SYN " "Found design unit 1: dmem_wizard-SYN" {  } { { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327324 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMEM_wizard " "Found entity 1: DMEM_wizard" {  } { { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_vars.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_risk_singlecycle_vars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_VARS " "Found design unit 1: MIPS_RISK_SingleCycle_VARS" {  } { { "MIPS_RISK_SingleCycle_VARS.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MIPS_RISK_SingleCycle_VARS.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-structural " "Found design unit 1: PC_reg-structural" {  } { { "PC_reg.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327326 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PC_reg.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC_inc-structural " "Found design unit 1: IF_PC_inc-structural" {  } { { "PC_inc.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_inc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327326 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_inc " "Found entity 1: IF_PC_inc" {  } { { "PC_inc.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_inc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ctrl_reg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file id_ctrl_reg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_alu_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_ALU-structural " "Found design unit 1: EX_ALU-structural" {  } { { "EX_ALU_Branch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/EX_ALU_Branch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327327 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU_Branch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/EX_ALU_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_Branch-structural " "Found design unit 1: MEM_Branch-structural" {  } { { "MEM_Branch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MEM_Branch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327328 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch " "Found entity 1: MEM_Branch" {  } { { "MEM_Branch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MEM_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-Structural " "Found design unit 1: ALUControlUnit-Structural" {  } { { "ALUControlUnit.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327329 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maincontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainControlUnit-Structural " "Found design unit 1: MainControlUnit-Structural" {  } { { "MainControlUnit.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MainControlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327329 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainControlUnit " "Found entity 1: MainControlUnit" {  } { { "MainControlUnit.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MainControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_block_r2w1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_block_r2w1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-structural " "Found design unit 1: register_file-structural" {  } { { "reg_block_r2w1.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/reg_block_r2w1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327330 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "reg_block_r2w1.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/reg_block_r2w1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Structural " "Found design unit 1: SignExtend-Structural" {  } { { "SignExtend.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327330 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/SignExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2-Structural " "Found design unit 1: ShiftLeft2-Structural" {  } { { "ShiftLeft2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ShiftLeft2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327331 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ShiftLeft2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpaddressextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jumpaddressextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JumpAddressExtend-Behavioral " "Found design unit 1: JumpAddressExtend-Behavioral" {  } { { "JumpAddressExtend.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/JumpAddressExtend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327332 ""} { "Info" "ISGN_ENTITY_NAME" "1 JumpAddressExtend " "Found entity 1: JumpAddressExtend" {  } { { "JumpAddressExtend.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/JumpAddressExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_registers-structural " "Found design unit 1: mips_registers-structural" {  } { { "mips_registers.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mips_registers.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327332 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mips_registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710938327352 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "DMEM " "Undeclared parameter DMEM" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327354 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE DMEM " "Can't find a definition for parameter LPM_FILE -- assuming DMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1710938327354 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "IMEM " "Undeclared parameter IMEM" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327354 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE IMEM " "Can't find a definition for parameter LPM_FILE -- assuming IMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1710938327354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:DMEM " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "DMEM" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:DMEM " "Instantiated megafunction \"LPM_RAM_DQ:DMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE DMEM " "Parameter \"LPM_FILE\" = \"DMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327422 ""}  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710938327422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:DMEM\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327447 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327450 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ea91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ea91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ea91 " "Found entity 1: altsyncram_ea91" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ea91 LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_ea91:auto_generated " "Elaborating entity \"altsyncram_ea91\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_ea91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainControlUnit MainControlUnit:inst4 " "Elaborating entity \"MainControlUnit\" for hierarchy \"MainControlUnit:inst4\"" {  } { { "top_level.bdf" "inst4" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 592 1432 1656 800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:IMEM " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "IMEM" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:IMEM " "Instantiated megafunction \"LPM_ROM:IMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE IMEM " "Parameter \"LPM_FILE\" = \"IMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938327648 ""}  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710938327648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:IMEM\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rnv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rnv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rnv " "Found entity 1: altsyncram_rnv" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938327736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938327736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rnv LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_rnv:auto_generated " "Elaborating entity \"altsyncram_rnv\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_rnv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:inst1 " "Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:inst1\"" {  } { { "top_level.bdf" "inst1" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 424 288 488 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg PC_reg:inst1\|nBit_reg:PC_reg A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\"" {  } { { "PC_reg.vhd" "PC_reg" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_reg.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\"" {  } { { "nBit_reg.vhd" "\\loop0:0:dff" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_latch PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master A:structural " "Elaborating entity \"d_latch\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master\"" {  } { { "d_flipflop.vhd" "master" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 nBit_mux2:inst12 " "Elaborating entity \"nBit_mux2\" for hierarchy \"nBit_mux2:inst12\"" {  } { { "top_level.bdf" "inst12" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 256 1928 2112 368 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer nBit_mux2:inst12\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"nBit_mux2:inst12\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tristate_buffer nBit_mux2:inst12\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb A:structural " "Elaborating entity \"tristate_buffer\" using architecture \"A:structural\" for hierarchy \"nBit_mux2:inst12\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\"" {  } { { "nBit_tristate_buffer.vhd" "\\loop0:0:tsb" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_tristate_buffer.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Simple ALU_Simple:inst5 " "Elaborating entity \"ALU_Simple\" for hierarchy \"ALU_Simple:inst5\"" {  } { { "top_level.bdf" "inst5" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 992 1208 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AU_Simple ALU_Simple:inst5\|AU_Simple:AU A:structural " "Elaborating entity \"AU_Simple\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\"" {  } { { "ALU_Simple.vhd" "AU" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_in_sub AU_Simple.vhd(19) " "Verilog HDL or VHDL warning at AU_Simple.vhd(19): object \"c_in_sub\" assigned a value but never read" {  } { { "AU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710938327853 "|top_level|ALU_Simple:inst5|AU_Simple:AU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_adder_subtraction_block ALU_Simple:inst5\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block A:structural " "Elaborating entity \"nBit_adder_subtraction_block\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block\"" {  } { { "AU_Simple.vhd" "sub_block" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_cla4_adder ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode A:structural " "Elaborating entity \"nBit_cla4_adder\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\"" {  } { { "AU_Simple.vhd" "decode" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4_adder ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst " "Elaborating entity \"cla4_adder\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\"" {  } { { "nBit_cla4_adder.vhd" "\\loop0:0:cla4_adder_inst" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_cla4_adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst " "Elaborating entity \"half_adder\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst\"" {  } { { "cla4_adder.vhd" "\\loop0:0:half_adder_inst" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/cla4_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LU_Simple ALU_Simple:inst5\|LU_Simple:LU A:structural " "Elaborating entity \"LU_Simple\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|LU_Simple:LU\"" {  } { { "ALU_Simple.vhd" "LU" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder ALU_Simple:inst5\|LU_Simple:LU\|nBit_decoder:dec2 A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|LU_Simple:LU\|nBit_decoder:dec2\"" {  } { { "LU_Simple.vhd" "dec2" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/LU_Simple.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 ALU_Simple:inst5\|nBit_mux2:mux2 A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|nBit_mux2:mux2\"" {  } { { "ALU_Simple.vhd" "mux2" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:inst69 " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:inst69\"" {  } { { "top_level.bdf" "inst69" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 608 840 576 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938327930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder mips_registers:inst69\|nBit_decoder:decode A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"mips_registers:inst69\|nBit_decoder:decode\"" {  } { { "mips_registers.vhd" "decode" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mips_registers.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938328011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg_en mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg A:structural " "Elaborating entity \"nBit_reg_en\" using architecture \"A:structural\" for hierarchy \"mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\"" {  } { { "mips_registers.vhd" "\\loop0:0:reg" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mips_registers.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938328014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop_en mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop_en\" using architecture \"A:structural\" for hierarchy \"mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\"" {  } { { "nBit_reg_en.vhd" "\\loop0:0:dff" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg_en.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938328021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux " "Elaborating entity \"mux2\" for hierarchy \"mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\"" {  } { { "d_flipflop_en.vhd" "mux" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop_en.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938328024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 nBit_mux2:inst9 " "Elaborating entity \"nBit_mux2\" for hierarchy \"nBit_mux2:inst9\"" {  } { { "top_level.bdf" "inst9" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 600 296 480 712 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer nBit_mux2:inst9\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"nBit_mux2:inst9\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM_wizard DMEM_wizard:inst13 " "Elaborating entity \"DMEM_wizard\" for hierarchy \"DMEM_wizard:inst13\"" {  } { { "top_level.bdf" "inst13" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DMEM_wizard:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\"" {  } { { "DMEM_wizard.vhd" "altsyncram_component" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMEM_wizard:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\"" {  } { { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMEM_wizard:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DMEM.mif " "Parameter \"init_file\" = \"DMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329588 ""}  } { { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710938329588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ciq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ciq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ciq3 " "Found entity 1: altsyncram_ciq3" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938329615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938329615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ciq3 DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated " "Elaborating entity \"altsyncram_ciq3\" for hierarchy \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:inst " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 728 624 840 808 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlUnit ALUControlUnit:inst3 " "Elaborating entity \"ALUControlUnit\" for hierarchy \"ALUControlUnit:inst3\"" {  } { { "top_level.bdf" "inst3" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 720 1776 2016 800 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_cla4_adder nBit_cla4_adder:inst17 " "Elaborating entity \"nBit_cla4_adder\" for hierarchy \"nBit_cla4_adder:inst17\"" {  } { { "top_level.bdf" "inst17" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 216 640 816 328 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst21 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst21\"" {  } { { "top_level.bdf" "inst21" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 232 448 560 280 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst21 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst21\"" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 232 448 560 280 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst21 " "Instantiated megafunction \"LPM_CONSTANT:inst21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938329667 ""}  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 232 448 560 280 "inst21" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710938329667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4j4 " "Found entity 1: lpm_constant_4j4" {  } { { "db/lpm_constant_4j4.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/lpm_constant_4j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938329672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938329672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4j4 LPM_CONSTANT:inst21\|lpm_constant_4j4:ag " "Elaborating entity \"lpm_constant_4j4\" for hierarchy \"LPM_CONSTANT:inst21\|lpm_constant_4j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:inst19 " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:inst19\"" {  } { { "top_level.bdf" "inst19" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 72 808 1032 152 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpAddressExtend JumpAddressExtend:inst22 " "Elaborating entity \"JumpAddressExtend\" for hierarchy \"JumpAddressExtend:inst22\"" {  } { { "top_level.bdf" "inst22" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 112 1448 1728 192 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938329686 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[31\] nBit_mux2:inst8\|inp1\[31\] " "Net \"MEM_read_data\[31\]\", which fans out to \"nBit_mux2:inst8\|inp1\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[31\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[31\]\"" {  } { { "lpm_ram_dq.tdf" "q\[31\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[31\] " "Net is fed by \"DMEM_wizard:inst13\|q\[31\]\"" {  } { { "DMEM_wizard.vhd" "q\[31\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331041 ""}  } { { "nBit_mux2.vhd" "inp1\[31\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[30\] nBit_mux2:inst8\|inp1\[30\] " "Net \"MEM_read_data\[30\]\", which fans out to \"nBit_mux2:inst8\|inp1\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[30\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[30\]\"" {  } { { "lpm_ram_dq.tdf" "q\[30\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[30\] " "Net is fed by \"DMEM_wizard:inst13\|q\[30\]\"" {  } { { "DMEM_wizard.vhd" "q\[30\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331041 ""}  } { { "nBit_mux2.vhd" "inp1\[30\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[29\] nBit_mux2:inst8\|inp1\[29\] " "Net \"MEM_read_data\[29\]\", which fans out to \"nBit_mux2:inst8\|inp1\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[29\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[29\]\"" {  } { { "lpm_ram_dq.tdf" "q\[29\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[29\] " "Net is fed by \"DMEM_wizard:inst13\|q\[29\]\"" {  } { { "DMEM_wizard.vhd" "q\[29\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331041 ""}  } { { "nBit_mux2.vhd" "inp1\[29\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[28\] nBit_mux2:inst8\|inp1\[28\] " "Net \"MEM_read_data\[28\]\", which fans out to \"nBit_mux2:inst8\|inp1\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[28\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[28\]\"" {  } { { "lpm_ram_dq.tdf" "q\[28\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331041 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[28\] " "Net is fed by \"DMEM_wizard:inst13\|q\[28\]\"" {  } { { "DMEM_wizard.vhd" "q\[28\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331041 ""}  } { { "nBit_mux2.vhd" "inp1\[28\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331041 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[27\] nBit_mux2:inst8\|inp1\[27\] " "Net \"MEM_read_data\[27\]\", which fans out to \"nBit_mux2:inst8\|inp1\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[27\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[27\]\"" {  } { { "lpm_ram_dq.tdf" "q\[27\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[27\] " "Net is fed by \"DMEM_wizard:inst13\|q\[27\]\"" {  } { { "DMEM_wizard.vhd" "q\[27\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[27\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[26\] nBit_mux2:inst8\|inp1\[26\] " "Net \"MEM_read_data\[26\]\", which fans out to \"nBit_mux2:inst8\|inp1\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[26\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[26\]\"" {  } { { "lpm_ram_dq.tdf" "q\[26\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[26\] " "Net is fed by \"DMEM_wizard:inst13\|q\[26\]\"" {  } { { "DMEM_wizard.vhd" "q\[26\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[26\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[25\] nBit_mux2:inst8\|inp1\[25\] " "Net \"MEM_read_data\[25\]\", which fans out to \"nBit_mux2:inst8\|inp1\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[25\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[25\]\"" {  } { { "lpm_ram_dq.tdf" "q\[25\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[25\] " "Net is fed by \"DMEM_wizard:inst13\|q\[25\]\"" {  } { { "DMEM_wizard.vhd" "q\[25\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[25\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[24\] nBit_mux2:inst8\|inp1\[24\] " "Net \"MEM_read_data\[24\]\", which fans out to \"nBit_mux2:inst8\|inp1\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[24\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[24\]\"" {  } { { "lpm_ram_dq.tdf" "q\[24\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[24\] " "Net is fed by \"DMEM_wizard:inst13\|q\[24\]\"" {  } { { "DMEM_wizard.vhd" "q\[24\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[24\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[23\] nBit_mux2:inst8\|inp1\[23\] " "Net \"MEM_read_data\[23\]\", which fans out to \"nBit_mux2:inst8\|inp1\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[23\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[23\]\"" {  } { { "lpm_ram_dq.tdf" "q\[23\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[23\] " "Net is fed by \"DMEM_wizard:inst13\|q\[23\]\"" {  } { { "DMEM_wizard.vhd" "q\[23\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[23\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[22\] nBit_mux2:inst8\|inp1\[22\] " "Net \"MEM_read_data\[22\]\", which fans out to \"nBit_mux2:inst8\|inp1\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[22\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[22\]\"" {  } { { "lpm_ram_dq.tdf" "q\[22\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[22\] " "Net is fed by \"DMEM_wizard:inst13\|q\[22\]\"" {  } { { "DMEM_wizard.vhd" "q\[22\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[22\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[21\] nBit_mux2:inst8\|inp1\[21\] " "Net \"MEM_read_data\[21\]\", which fans out to \"nBit_mux2:inst8\|inp1\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[21\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[21\]\"" {  } { { "lpm_ram_dq.tdf" "q\[21\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[21\] " "Net is fed by \"DMEM_wizard:inst13\|q\[21\]\"" {  } { { "DMEM_wizard.vhd" "q\[21\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[21\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[20\] nBit_mux2:inst8\|inp1\[20\] " "Net \"MEM_read_data\[20\]\", which fans out to \"nBit_mux2:inst8\|inp1\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[20\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[20\]\"" {  } { { "lpm_ram_dq.tdf" "q\[20\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[20\] " "Net is fed by \"DMEM_wizard:inst13\|q\[20\]\"" {  } { { "DMEM_wizard.vhd" "q\[20\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[20\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[19\] nBit_mux2:inst8\|inp1\[19\] " "Net \"MEM_read_data\[19\]\", which fans out to \"nBit_mux2:inst8\|inp1\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[19\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[19\]\"" {  } { { "lpm_ram_dq.tdf" "q\[19\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[19\] " "Net is fed by \"DMEM_wizard:inst13\|q\[19\]\"" {  } { { "DMEM_wizard.vhd" "q\[19\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[19\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[18\] nBit_mux2:inst8\|inp1\[18\] " "Net \"MEM_read_data\[18\]\", which fans out to \"nBit_mux2:inst8\|inp1\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[18\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[18\]\"" {  } { { "lpm_ram_dq.tdf" "q\[18\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[18\] " "Net is fed by \"DMEM_wizard:inst13\|q\[18\]\"" {  } { { "DMEM_wizard.vhd" "q\[18\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[18\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[17\] nBit_mux2:inst8\|inp1\[17\] " "Net \"MEM_read_data\[17\]\", which fans out to \"nBit_mux2:inst8\|inp1\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[17\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[17\]\"" {  } { { "lpm_ram_dq.tdf" "q\[17\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[17\] " "Net is fed by \"DMEM_wizard:inst13\|q\[17\]\"" {  } { { "DMEM_wizard.vhd" "q\[17\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[17\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[16\] nBit_mux2:inst8\|inp1\[16\] " "Net \"MEM_read_data\[16\]\", which fans out to \"nBit_mux2:inst8\|inp1\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[16\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[16\]\"" {  } { { "lpm_ram_dq.tdf" "q\[16\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[16\] " "Net is fed by \"DMEM_wizard:inst13\|q\[16\]\"" {  } { { "DMEM_wizard.vhd" "q\[16\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[16\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[15\] nBit_mux2:inst8\|inp1\[15\] " "Net \"MEM_read_data\[15\]\", which fans out to \"nBit_mux2:inst8\|inp1\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[15\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[15\]\"" {  } { { "lpm_ram_dq.tdf" "q\[15\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[15\] " "Net is fed by \"DMEM_wizard:inst13\|q\[15\]\"" {  } { { "DMEM_wizard.vhd" "q\[15\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[15\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[14\] nBit_mux2:inst8\|inp1\[14\] " "Net \"MEM_read_data\[14\]\", which fans out to \"nBit_mux2:inst8\|inp1\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[14\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[14\]\"" {  } { { "lpm_ram_dq.tdf" "q\[14\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[14\] " "Net is fed by \"DMEM_wizard:inst13\|q\[14\]\"" {  } { { "DMEM_wizard.vhd" "q\[14\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[14\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[13\] nBit_mux2:inst8\|inp1\[13\] " "Net \"MEM_read_data\[13\]\", which fans out to \"nBit_mux2:inst8\|inp1\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[13\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[13\]\"" {  } { { "lpm_ram_dq.tdf" "q\[13\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[13\] " "Net is fed by \"DMEM_wizard:inst13\|q\[13\]\"" {  } { { "DMEM_wizard.vhd" "q\[13\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[13\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[12\] nBit_mux2:inst8\|inp1\[12\] " "Net \"MEM_read_data\[12\]\", which fans out to \"nBit_mux2:inst8\|inp1\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[12\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[12\]\"" {  } { { "lpm_ram_dq.tdf" "q\[12\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[12\] " "Net is fed by \"DMEM_wizard:inst13\|q\[12\]\"" {  } { { "DMEM_wizard.vhd" "q\[12\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[12\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[11\] nBit_mux2:inst8\|inp1\[11\] " "Net \"MEM_read_data\[11\]\", which fans out to \"nBit_mux2:inst8\|inp1\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[11\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[11\]\"" {  } { { "lpm_ram_dq.tdf" "q\[11\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[11\] " "Net is fed by \"DMEM_wizard:inst13\|q\[11\]\"" {  } { { "DMEM_wizard.vhd" "q\[11\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[11\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[10\] nBit_mux2:inst8\|inp1\[10\] " "Net \"MEM_read_data\[10\]\", which fans out to \"nBit_mux2:inst8\|inp1\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[10\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[10\]\"" {  } { { "lpm_ram_dq.tdf" "q\[10\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[10\] " "Net is fed by \"DMEM_wizard:inst13\|q\[10\]\"" {  } { { "DMEM_wizard.vhd" "q\[10\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[10\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[9\] nBit_mux2:inst8\|inp1\[9\] " "Net \"MEM_read_data\[9\]\", which fans out to \"nBit_mux2:inst8\|inp1\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[9\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[9\]\"" {  } { { "lpm_ram_dq.tdf" "q\[9\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[9\] " "Net is fed by \"DMEM_wizard:inst13\|q\[9\]\"" {  } { { "DMEM_wizard.vhd" "q\[9\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[9\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[8\] nBit_mux2:inst8\|inp1\[8\] " "Net \"MEM_read_data\[8\]\", which fans out to \"nBit_mux2:inst8\|inp1\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[8\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[8\]\"" {  } { { "lpm_ram_dq.tdf" "q\[8\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[8\] " "Net is fed by \"DMEM_wizard:inst13\|q\[8\]\"" {  } { { "DMEM_wizard.vhd" "q\[8\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[8\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[7\] nBit_mux2:inst8\|inp1\[7\] " "Net \"MEM_read_data\[7\]\", which fans out to \"nBit_mux2:inst8\|inp1\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[7\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[7\]\"" {  } { { "lpm_ram_dq.tdf" "q\[7\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[7\] " "Net is fed by \"DMEM_wizard:inst13\|q\[7\]\"" {  } { { "DMEM_wizard.vhd" "q\[7\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[7\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[6\] nBit_mux2:inst8\|inp1\[6\] " "Net \"MEM_read_data\[6\]\", which fans out to \"nBit_mux2:inst8\|inp1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[6\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[6\]\"" {  } { { "lpm_ram_dq.tdf" "q\[6\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[6\] " "Net is fed by \"DMEM_wizard:inst13\|q\[6\]\"" {  } { { "DMEM_wizard.vhd" "q\[6\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[6\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[5\] nBit_mux2:inst8\|inp1\[5\] " "Net \"MEM_read_data\[5\]\", which fans out to \"nBit_mux2:inst8\|inp1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[5\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[5\]\"" {  } { { "lpm_ram_dq.tdf" "q\[5\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[5\] " "Net is fed by \"DMEM_wizard:inst13\|q\[5\]\"" {  } { { "DMEM_wizard.vhd" "q\[5\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[5\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[4\] nBit_mux2:inst8\|inp1\[4\] " "Net \"MEM_read_data\[4\]\", which fans out to \"nBit_mux2:inst8\|inp1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[4\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[4\]\"" {  } { { "lpm_ram_dq.tdf" "q\[4\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[4\] " "Net is fed by \"DMEM_wizard:inst13\|q\[4\]\"" {  } { { "DMEM_wizard.vhd" "q\[4\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[4\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[3\] nBit_mux2:inst8\|inp1\[3\] " "Net \"MEM_read_data\[3\]\", which fans out to \"nBit_mux2:inst8\|inp1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[3\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[3\]\"" {  } { { "lpm_ram_dq.tdf" "q\[3\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[3\] " "Net is fed by \"DMEM_wizard:inst13\|q\[3\]\"" {  } { { "DMEM_wizard.vhd" "q\[3\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[3\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[2\] nBit_mux2:inst8\|inp1\[2\] " "Net \"MEM_read_data\[2\]\", which fans out to \"nBit_mux2:inst8\|inp1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[2\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[2\]\"" {  } { { "lpm_ram_dq.tdf" "q\[2\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[2\] " "Net is fed by \"DMEM_wizard:inst13\|q\[2\]\"" {  } { { "DMEM_wizard.vhd" "q\[2\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[2\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[1\] nBit_mux2:inst8\|inp1\[1\] " "Net \"MEM_read_data\[1\]\", which fans out to \"nBit_mux2:inst8\|inp1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[1\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[1\]\"" {  } { { "lpm_ram_dq.tdf" "q\[1\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[1\] " "Net is fed by \"DMEM_wizard:inst13\|q\[1\]\"" {  } { { "DMEM_wizard.vhd" "q\[1\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331042 ""}  } { { "nBit_mux2.vhd" "inp1\[1\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "MEM_read_data\[0\] nBit_mux2:inst8\|inp1\[0\] " "Net \"MEM_read_data\[0\]\", which fans out to \"nBit_mux2:inst8\|inp1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "lpm_ram_dq:DMEM\|q\[0\] " "Net is fed by \"lpm_ram_dq:DMEM\|q\[0\]\"" {  } { { "lpm_ram_dq.tdf" "q\[0\]" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 68 2 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331043 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DMEM_wizard:inst13\|q\[0\] " "Net is fed by \"DMEM_wizard:inst13\|q\[0\]\"" {  } { { "DMEM_wizard.vhd" "q\[0\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938331043 ""}  } { { "nBit_mux2.vhd" "inp1\[0\]" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1710938331043 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a0 " "WYSIWYG RAM primitive \"ram_block1a0\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331063 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a1 " "WYSIWYG RAM primitive \"ram_block1a1\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331063 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a2 " "WYSIWYG RAM primitive \"ram_block1a2\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331063 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a3 " "WYSIWYG RAM primitive \"ram_block1a3\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331063 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a4 " "WYSIWYG RAM primitive \"ram_block1a4\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a5 " "WYSIWYG RAM primitive \"ram_block1a5\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a6 " "WYSIWYG RAM primitive \"ram_block1a6\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a7 " "WYSIWYG RAM primitive \"ram_block1a7\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a8 " "WYSIWYG RAM primitive \"ram_block1a8\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a9 " "WYSIWYG RAM primitive \"ram_block1a9\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a10 " "WYSIWYG RAM primitive \"ram_block1a10\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a11 " "WYSIWYG RAM primitive \"ram_block1a11\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a12 " "WYSIWYG RAM primitive \"ram_block1a12\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a13 " "WYSIWYG RAM primitive \"ram_block1a13\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a14 " "WYSIWYG RAM primitive \"ram_block1a14\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a15 " "WYSIWYG RAM primitive \"ram_block1a15\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a16 " "WYSIWYG RAM primitive \"ram_block1a16\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a17 " "WYSIWYG RAM primitive \"ram_block1a17\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a18 " "WYSIWYG RAM primitive \"ram_block1a18\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a19 " "WYSIWYG RAM primitive \"ram_block1a19\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a20 " "WYSIWYG RAM primitive \"ram_block1a20\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a21 " "WYSIWYG RAM primitive \"ram_block1a21\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a22 " "WYSIWYG RAM primitive \"ram_block1a22\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a23 " "WYSIWYG RAM primitive \"ram_block1a23\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a24 " "WYSIWYG RAM primitive \"ram_block1a24\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a25 " "WYSIWYG RAM primitive \"ram_block1a25\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a26 " "WYSIWYG RAM primitive \"ram_block1a26\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a27 " "WYSIWYG RAM primitive \"ram_block1a27\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a28 " "WYSIWYG RAM primitive \"ram_block1a28\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a29 " "WYSIWYG RAM primitive \"ram_block1a29\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a30 " "WYSIWYG RAM primitive \"ram_block1a30\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a31 " "WYSIWYG RAM primitive \"ram_block1a31\" must have the Port A, Address port connected" {  } { { "db/altsyncram_rnv.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_rnv.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 416 2688 2800 512 "IMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a0 " "WYSIWYG RAM primitive \"ram_block1a0\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a1 " "WYSIWYG RAM primitive \"ram_block1a1\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a2 " "WYSIWYG RAM primitive \"ram_block1a2\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a3 " "WYSIWYG RAM primitive \"ram_block1a3\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331064 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a4 " "WYSIWYG RAM primitive \"ram_block1a4\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a5 " "WYSIWYG RAM primitive \"ram_block1a5\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a6 " "WYSIWYG RAM primitive \"ram_block1a6\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a7 " "WYSIWYG RAM primitive \"ram_block1a7\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a8 " "WYSIWYG RAM primitive \"ram_block1a8\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a9 " "WYSIWYG RAM primitive \"ram_block1a9\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a10 " "WYSIWYG RAM primitive \"ram_block1a10\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a11 " "WYSIWYG RAM primitive \"ram_block1a11\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a12 " "WYSIWYG RAM primitive \"ram_block1a12\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a13 " "WYSIWYG RAM primitive \"ram_block1a13\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a14 " "WYSIWYG RAM primitive \"ram_block1a14\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a15 " "WYSIWYG RAM primitive \"ram_block1a15\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a16 " "WYSIWYG RAM primitive \"ram_block1a16\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a17 " "WYSIWYG RAM primitive \"ram_block1a17\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a18 " "WYSIWYG RAM primitive \"ram_block1a18\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a19 " "WYSIWYG RAM primitive \"ram_block1a19\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a20 " "WYSIWYG RAM primitive \"ram_block1a20\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a21 " "WYSIWYG RAM primitive \"ram_block1a21\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a22 " "WYSIWYG RAM primitive \"ram_block1a22\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a23 " "WYSIWYG RAM primitive \"ram_block1a23\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a24 " "WYSIWYG RAM primitive \"ram_block1a24\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a25 " "WYSIWYG RAM primitive \"ram_block1a25\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331065 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a26 " "WYSIWYG RAM primitive \"ram_block1a26\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331066 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a27 " "WYSIWYG RAM primitive \"ram_block1a27\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331066 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a28 " "WYSIWYG RAM primitive \"ram_block1a28\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331066 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a29 " "WYSIWYG RAM primitive \"ram_block1a29\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331066 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a30 " "WYSIWYG RAM primitive \"ram_block1a30\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331066 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a31 " "WYSIWYG RAM primitive \"ram_block1a31\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_ea91.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ea91.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 296 2680 2800 408 "DMEM" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1710938331066 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 160 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 160 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710938331667 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 20 08:38:51 2024 " "Processing ended: Wed Mar 20 08:38:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710938331667 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710938331667 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710938331667 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938331667 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 162 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 162 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938332304 ""}
