

================================================================
== Vitis HLS Report for 'load_graph_Pipeline_VITIS_LOOP_109_1'
================================================================
* Date:           Fri May  3 00:16:00 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.059 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       21|       21|  69.993 ns|  69.993 ns|   21|   21|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1  |       19|       19|         1|          1|          1|    19|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %full_pe_degree_tables"   --->   Operation 5 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 6 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_5 = load i32 %i" [example-4/src/load_inputs.cc:109]   --->   Operation 9 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp_eq  i32 %i_5, i32 %num_of_nodes_read" [example-4/src/load_inputs.cc:109]   --->   Operation 11 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%add_ln109 = add i32 %i_5, i32 1" [example-4/src/load_inputs.cc:109]   --->   Operation 12 'add' 'add_ln109' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %.split10, void %._crit_edge68.loopexit.preheader.exitStub" [example-4/src/load_inputs.cc:109]   --->   Operation 13 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i32 %i_5" [example-4/src/load_inputs.cc:109]   --->   Operation 14 'zext' 'i_cast' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19" [example-4/src/load_inputs.cc:109]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [example-4/src/load_inputs.cc:109]   --->   Operation 16 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%degree_table_1_addr = getelementptr i32 %degree_table_1, i64 0, i64 %i_cast" [example-4/src/load_inputs.cc:112]   --->   Operation 17 'getelementptr' 'degree_table_1_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.19ns)   --->   "%store_ln112 = store i32 0, i9 %degree_table_1_addr" [example-4/src/load_inputs.cc:112]   --->   Operation 18 'store' 'store_ln112' <Predicate = (!icmp_ln109)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%full_pe_degree_tables_addr = getelementptr i128 %full_pe_degree_tables, i64 0, i64 %i_cast" [example-4/src/load_inputs.cc:118]   --->   Operation 19 'getelementptr' 'full_pe_degree_tables_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.20ns)   --->   "%store_ln118 = store void @_ssdm_op_Write.bram.i128, i9 %full_pe_degree_tables_addr, i128 0, i16 65535" [example-4/src/load_inputs.cc:118]   --->   Operation 20 'store' 'store_ln118' <Predicate = (!icmp_ln109)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 500> <RAM>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln109 = store i32 %add_ln109, i32 %i" [example-4/src/load_inputs.cc:109]   --->   Operation 21 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.06ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', example-4/src/load_inputs.cc:109) on local variable 'i' [10]  (0 ns)
	'add' operation ('add_ln109', example-4/src/load_inputs.cc:109) [13]  (0.88 ns)
	'store' operation ('store_ln109', example-4/src/load_inputs.cc:109) of variable 'add_ln109', example-4/src/load_inputs.cc:109 on local variable 'i' [23]  (0.387 ns)
	blocking operation 0.792 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
