#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 10 14:57:15 2022
# Process ID: 3358
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.xpr
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0.xci' referenced by design 'nn' could not be found.
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1.xci' referenced by design 'nn' could not be found.
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_pc_0_1/nn_auto_pc_0.xci' referenced by design 'nn' could not be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 7288.836 ; gain = 144.383 ; free physical = 26881 ; free virtual = 31755
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
Reading block design file </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: nn_auto_us_0 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: nn_auto_us_1 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: nn_auto_pc_0 
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dx
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_x
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_y
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_y
Adding component instance block -- xilinx.com:hls:conv_combined:1.0 - conv_combined_0
Adding component instance block -- xilinx.com:hls:relu_combined:1.0 - relu_combined_0
Adding component instance block -- xilinx.com:hls:fcc_combined:1.0 - fcc_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_y
Successfully read diagram <nn> from block design file </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 7721.043 ; gain = 0.000 ; free physical = 26654 ; free virtual = 31592
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_dx]
endgroup
delete_bd_objs [get_bd_intf_nets fcc_combined_0_dx_PORTA]
connect_bd_intf_net [get_bd_intf_pins fcc_combined_0/dx_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTB]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] nn_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] nn_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
set_property location {3 839 27} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTA]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_cdma_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/M_AXI]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_cdma_0/Data' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x44A0_0000 [ 64K ]>.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_cdma_0/M_AXI} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_cdma_0/Data' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0xC000_0000 [ 8K ]>.
regenerate_bd_layout
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_x]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] nn_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] nn_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
delete_bd_objs [get_bd_cells axi_bram_ctrl_1]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_x" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_x]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /axi_bram_ctrl_0/BRAM_PORTB(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 9191.598 ; gain = 0.000 ; free physical = 26410 ; free virtual = 31387
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells relu_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_intf_nets relu_combined_0_y_PORTA]
delete_bd_objs [get_bd_intf_nets relu_combined_0_dy_PORTA]
connect_bd_intf_net [get_bd_intf_pins relu_combined_0/y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins relu_combined_0/dy_PORTA]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
delete_bd_objs [get_bd_intf_nets relu_combined_0_y_PORTA]
connect_bd_intf_net [get_bd_intf_pins relu_combined_0/y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTA]
delete_bd_objs [get_bd_intf_nets relu_combined_0_dy_PORTA]
connect_bd_intf_net [get_bd_intf_pins relu_combined_0/dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTA]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_bd_cells relu_y]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] nn_axi_bram_ctrl_1_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] nn_axi_bram_ctrl_1_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_cdma_0/M_AXI} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/axi_cdma_0/Data' at <0xC200_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem' at <0xC200_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0xC200_0000 [ 8K ]>.
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/relu_dy' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/relu_dy' with propagated value(16). Command ignored
divide by zero
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: divide by zero
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 68
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/relu_y' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/relu_y' with propagated value(16). Command ignored
divide by zero
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /axi_bram_ctrl_0/BRAM_PORTB(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 9206.656 ; gain = 0.000 ; free physical = 26323 ; free virtual = 31314
INFO: [Coretcl 2-12] '/processing_system7_0/M_AXI_GP0' selected.
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
reset_run nn_xbar_0_synth_1
reset_run nn_xbar_1_synth_1
reset_run nn_relu_combined_0_bram_0_synth_1
reset_run nn_relu_combined_0_bram_0_0_synth_1
reset_run nn_fcc_combined_0_bram_0_synth_1
reset_run nn_fcc_combined_0_bram_1_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [BD 41-1662] The design 'nn.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(11) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(11) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/fcc_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(11) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(11) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(11) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(12) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(11) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(12) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dinb'(16) to pin: '/axi_bram_ctrl_0/bram_wrdata_b'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_b'(32) to pin: '/fcc_x/doutb'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/axi_bram_ctrl_0/bram_we_b'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(4) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(4) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(11) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(11) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/fcc_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(11) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(11) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(11) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(12) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(11) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(12) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dinb'(16) to pin: '/axi_bram_ctrl_0/bram_wrdata_b'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_b'(32) to pin: '/fcc_x/doutb'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/axi_bram_ctrl_0/bram_we_b'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(4) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(4) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/sim/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hdl/nn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_0_1/nn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_0/nn_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_ds_1/nn_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_1_1/nn_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
Exporting to file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_axi_bram_ctrl_1_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_axi_cdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_fcc_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_fcc_combined_0_bram_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_relu_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_relu_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_xbar_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_pc_1, cache-ID = 63fe06e46bd5fc87; cache size = 43.960 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 43.960 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 43.960 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 43.960 MB.
[Tue May 10 15:14:00 2022] Launched nn_xbar_0_synth_1, nn_xbar_1_synth_1, nn_relu_combined_0_bram_0_synth_1, nn_relu_combined_0_bram_0_0_synth_1, nn_fcc_combined_0_bram_0_synth_1, nn_fcc_combined_0_bram_1_0_synth_1, nn_axi_cdma_0_0_synth_1, nn_axi_bram_ctrl_0_0_synth_1, nn_axi_bram_ctrl_1_1_synth_1, nn_auto_ds_1_synth_1, nn_auto_pc_0_synth_1, nn_auto_ds_0_synth_1...
Run output will be captured here:
nn_xbar_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_xbar_0_synth_1/runme.log
nn_xbar_1_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_xbar_1_synth_1/runme.log
nn_relu_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_relu_combined_0_bram_0_synth_1/runme.log
nn_relu_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_relu_combined_0_bram_0_0_synth_1/runme.log
nn_fcc_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_bram_0_synth_1/runme.log
nn_fcc_combined_0_bram_1_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_bram_1_0_synth_1/runme.log
nn_axi_cdma_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_axi_cdma_0_0_synth_1/runme.log
nn_axi_bram_ctrl_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_axi_bram_ctrl_0_0_synth_1/runme.log
nn_axi_bram_ctrl_1_1_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_axi_bram_ctrl_1_1_synth_1/runme.log
nn_auto_ds_1_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_ds_1_synth_1/runme.log
nn_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_pc_0_synth_1/runme.log
nn_auto_ds_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_ds_0_synth_1/runme.log
[Tue May 10 15:14:00 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 9537.203 ; gain = 245.668 ; free physical = 26104 ; free virtual = 31119
launch_runs impl_1 -jobs 10
[Tue May 10 15:16:30 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue May 10 15:19:25 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v2/nn_v2/nnv2.bit
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
INFO: [Coretcl 2-12] '/axi_bram_ctrl_0/S_AXI' selected.
set_property offset 0xC0000000 [get_bd_addr_segs {fcc_combined_0/Data_m_axi_gmem/SEG_axi_bram_ctrl_0_Mem0}]
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells fcc_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
