module RegistroALU
#(parameter n = 8)
(
    input logic [n-1:0] D,
    input logic CLK,
    input logic RST,
    output logic [n-1:0] Q
    );
    always_ff @ ( posedge CLK iff RST == 1 or negedge RST)
    if (~RST)
    begin
        Q <= 1'b0;
    end
    else 
    begin
        Q <= D;
    end
    
endmodule
