{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545468163150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545468163201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 16:42:42 2018 " "Processing started: Sat Dec 22 16:42:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545468163201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468163201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off migong -c migong " "Command: quartus_map --read_settings_files=on --write_settings_files=off migong -c migong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468163201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545468165562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545468165562 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "migong.v(185) " "Verilog HDL information at migong.v(185): always construct contains both blocking and non-blocking assignments" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 185 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545468191520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "migong.v 4 4 " "Found 4 design units, including 4 entities, in source file migong.v" { { "Info" "ISGN_ENTITY_NAME" "1 migong " "Found entity 1: migong" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545468191530 ""} { "Info" "ISGN_ENTITY_NAME" "2 frequency_divider " "Found entity 2: frequency_divider" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545468191530 ""} { "Info" "ISGN_ENTITY_NAME" "3 debounce " "Found entity 3: debounce" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545468191530 ""} { "Info" "ISGN_ENTITY_NAME" "4 debounce1 " "Found entity 4: debounce1" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545468191530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "migong " "Elaborating entity \"migong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545468191600 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g_row_info migong.v(229) " "Verilog HDL or VHDL warning at migong.v(229): object \"g_row_info\" assigned a value but never read" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545468191600 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 migong.v(118) " "Verilog HDL assignment warning at migong.v(118): truncated value with size 32 to match size of target (7)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191600 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 migong.v(119) " "Verilog HDL assignment warning at migong.v(119): truncated value with size 32 to match size of target (3)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191600 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 migong.v(126) " "Verilog HDL assignment warning at migong.v(126): truncated value with size 32 to match size of target (7)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 migong.v(127) " "Verilog HDL assignment warning at migong.v(127): truncated value with size 32 to match size of target (3)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 migong.v(134) " "Verilog HDL assignment warning at migong.v(134): truncated value with size 32 to match size of target (7)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 migong.v(135) " "Verilog HDL assignment warning at migong.v(135): truncated value with size 32 to match size of target (3)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 migong.v(142) " "Verilog HDL assignment warning at migong.v(142): truncated value with size 32 to match size of target (7)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 migong.v(143) " "Verilog HDL assignment warning at migong.v(143): truncated value with size 32 to match size of target (3)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_cnt migong.v(101) " "Verilog HDL Always Construct warning at migong.v(101): inferring latch(es) for variable \"step_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "location_row_num migong.v(101) " "Verilog HDL Always Construct warning at migong.v(101): inferring latch(es) for variable \"location_row_num\", which holds its previous value in one or more paths through the always construct" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "location_col_num migong.v(101) " "Verilog HDL Always Construct warning at migong.v(101): inferring latch(es) for variable \"location_col_num\", which holds its previous value in one or more paths through the always construct" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 migong.v(167) " "Verilog HDL assignment warning at migong.v(167): truncated value with size 32 to match size of target (25)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 migong.v(178) " "Verilog HDL assignment warning at migong.v(178): truncated value with size 32 to match size of target (20)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 migong.v(187) " "Verilog HDL assignment warning at migong.v(187): truncated value with size 32 to match size of target (4)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 migong.v(238) " "Verilog HDL assignment warning at migong.v(238): truncated value with size 32 to match size of target (20)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191610 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "location_col_num\[0\] migong.v(101) " "Inferred latch for \"location_col_num\[0\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191640 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "location_col_num\[1\] migong.v(101) " "Inferred latch for \"location_col_num\[1\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "location_col_num\[2\] migong.v(101) " "Inferred latch for \"location_col_num\[2\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "location_row_num\[0\] migong.v(101) " "Inferred latch for \"location_row_num\[0\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "location_row_num\[1\] migong.v(101) " "Inferred latch for \"location_row_num\[1\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "location_row_num\[2\] migong.v(101) " "Inferred latch for \"location_row_num\[2\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_cnt\[0\] migong.v(101) " "Inferred latch for \"step_cnt\[0\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_cnt\[1\] migong.v(101) " "Inferred latch for \"step_cnt\[1\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_cnt\[2\] migong.v(101) " "Inferred latch for \"step_cnt\[2\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_cnt\[3\] migong.v(101) " "Inferred latch for \"step_cnt\[3\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_cnt\[4\] migong.v(101) " "Inferred latch for \"step_cnt\[4\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_cnt\[5\] migong.v(101) " "Inferred latch for \"step_cnt\[5\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_cnt\[6\] migong.v(101) " "Inferred latch for \"step_cnt\[6\]\" at migong.v(101)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191650 "|migong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:m4 " "Elaborating entity \"debounce\" for hierarchy \"debounce:m4\"" {  } { { "migong.v" "m4" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545468191710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 migong.v(512) " "Verilog HDL assignment warning at migong.v(512): truncated value with size 32 to match size of target (20)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191710 "|migong|debounce:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce1 debounce1:m5 " "Elaborating entity \"debounce1\" for hierarchy \"debounce1:m5\"" {  } { { "migong.v" "m5" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545468191730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u1\"" {  } { { "migong.v" "u1" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time1_temp migong.v(446) " "Verilog HDL or VHDL warning at migong.v(446): object \"time1_temp\" assigned a value but never read" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "time1 migong.v(454) " "Verilog HDL Always Construct warning at migong.v(454): variable \"time1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 migong.v(454) " "Verilog HDL assignment warning at migong.v(454): truncated value with size 32 to match size of target (5)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "time1 migong.v(448) " "Verilog HDL Always Construct warning at migong.v(448): inferring latch(es) for variable \"time1\", which holds its previous value in one or more paths through the always construct" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a migong.v(460) " "Verilog HDL Always Construct warning at migong.v(460): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 460 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "time1 migong.v(484) " "Verilog HDL Event Control warning at migong.v(484): posedge or negedge of vector \"time1\" depends solely on its least-significant bit" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 484 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a migong.v(460) " "Inferred latch for \"a\" at migong.v(460)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 460 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time1\[0\] migong.v(448) " "Inferred latch for \"time1\[0\]\" at migong.v(448)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time1\[1\] migong.v(448) " "Inferred latch for \"time1\[1\]\" at migong.v(448)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time1\[2\] migong.v(448) " "Inferred latch for \"time1\[2\]\" at migong.v(448)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time1\[3\] migong.v(448) " "Inferred latch for \"time1\[3\]\" at migong.v(448)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time1\[4\] migong.v(448) " "Inferred latch for \"time1\[4\]\" at migong.v(448)" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468191760 "|migong|frequency_divider:u1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step_cnt\[3\] " "Latch step_cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce1:m5\|key_pulse\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce1:m5\|key_pulse\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 528 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step_cnt\[4\] " "Latch step_cnt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce1:m5\|key_pulse\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce1:m5\|key_pulse\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 528 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step_cnt\[6\] " "Latch step_cnt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce1:m5\|key_pulse\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce1:m5\|key_pulse\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 528 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step_cnt\[5\] " "Latch step_cnt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce1:m5\|key_pulse\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce1:m5\|key_pulse\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 528 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step_cnt\[2\] " "Latch step_cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce1:m5\|key_pulse\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce1:m5\|key_pulse\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 528 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step_cnt\[1\] " "Latch step_cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce1:m5\|key_pulse\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce1:m5\|key_pulse\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 528 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "location_col_num\[0\] " "Latch location_col_num\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA terminal_point_col\[0\] " "Ports D and ENA on the latch are fed by the same signal terminal_point_col\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "location_col_num\[1\] " "Latch location_col_num\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA location_col_num\[1\] " "Ports D and ENA on the latch are fed by the same signal location_col_num\[1\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "location_col_num\[2\] " "Latch location_col_num\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA location_col_num\[2\] " "Ports D and ENA on the latch are fed by the same signal location_col_num\[2\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "location_row_num\[1\] " "Latch location_row_num\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA location_row_num\[0\] " "Ports D and ENA on the latch are fed by the same signal location_row_num\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "location_row_num\[2\] " "Latch location_row_num\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA location_row_num\[2\] " "Ports D and ENA on the latch are fed by the same signal location_row_num\[2\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "location_row_num\[0\] " "Latch location_row_num\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA terminal_point_col\[0\] " "Ports D and ENA on the latch are fed by the same signal terminal_point_col\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frequency_divider:u1\|time1\[4\] " "Latch frequency_divider:u1\|time1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE frequency_divider:u1\|WideOr0 " "Ports ENA and PRE on the latch are fed by the same signal frequency_divider:u1\|WideOr0" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frequency_divider:u1\|time1\[3\] " "Latch frequency_divider:u1\|time1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE frequency_divider:u1\|WideOr0 " "Ports ENA and PRE on the latch are fed by the same signal frequency_divider:u1\|WideOr0" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frequency_divider:u1\|time1\[2\] " "Latch frequency_divider:u1\|time1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE frequency_divider:u1\|WideOr0 " "Ports ENA and PRE on the latch are fed by the same signal frequency_divider:u1\|WideOr0" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frequency_divider:u1\|time1\[1\] " "Latch frequency_divider:u1\|time1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE frequency_divider:u1\|WideOr0 " "Ports ENA and PRE on the latch are fed by the same signal frequency_divider:u1\|WideOr0" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 448 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step_cnt\[0\] " "Latch step_cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce1:m5\|key_pulse\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce1:m5\|key_pulse\[0\]" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 528 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545468193040 ""}  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545468193040 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 572 -1 0 } } { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 581 -1 0 } } { "migong.v" "" { Text "D:/intelFPGA_lite/18.0/migong/migong.v" 543 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545468195390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "617 " "Implemented 617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545468196870 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545468196870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "568 " "Implemented 568 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545468196870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545468196870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.0/migong/output_files/migong.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.0/migong/output_files/migong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468197040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545468197120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 16:43:17 2018 " "Processing ended: Sat Dec 22 16:43:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545468197120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545468197120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545468197120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545468197120 ""}
