// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/15/2016 00:52:39"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIOSystem_tb (
	CLK,
	SDRAM_CKE,
	SDRAM_CLK,
	SDRAM_CS_N,
	SDRAM_WE_N,
	SDRAM_CAS_N,
	SDRAM_RAS_N,
	SDRAM_A0,
	SDRAM_A1,
	SDRAM_A2,
	SDRAM_A3,
	SDRAM_A4,
	SDRAM_A5,
	SDRAM_A6,
	SDRAM_A7,
	SDRAM_A8,
	SDRAM_A9,
	SDRAM_A10,
	SDRAM_A11,
	SDRAM_A12,
	SDRAM_BA0,
	SDRAM_BA1,
	SDRAM_DQML,
	SDRAM_DQMH,
	SDRAM_DQ0,
	SDRAM_DQ1,
	SDRAM_DQ2,
	SDRAM_DQ3,
	SDRAM_DQ4,
	SDRAM_DQ5,
	SDRAM_DQ6,
	SDRAM_DQ7,
	SDRAM_DQ8,
	SDRAM_DQ9,
	SDRAM_DQ10,
	SDRAM_DQ11,
	SDRAM_DQ12,
	SDRAM_DQ13,
	SDRAM_DQ14,
	SDRAM_DQ15,
	RXD,
	TXD,
	DS_DP,
	DS_G,
	DS_C,
	DS_D);
input 	CLK;
output 	SDRAM_CKE;
output 	SDRAM_CLK;
output 	SDRAM_CS_N;
output 	SDRAM_WE_N;
output 	SDRAM_CAS_N;
output 	SDRAM_RAS_N;
output 	SDRAM_A0;
output 	SDRAM_A1;
output 	SDRAM_A2;
output 	SDRAM_A3;
output 	SDRAM_A4;
output 	SDRAM_A5;
output 	SDRAM_A6;
output 	SDRAM_A7;
output 	SDRAM_A8;
output 	SDRAM_A9;
output 	SDRAM_A10;
output 	SDRAM_A11;
output 	SDRAM_A12;
output 	SDRAM_BA0;
output 	SDRAM_BA1;
output 	SDRAM_DQML;
output 	SDRAM_DQMH;
inout 	SDRAM_DQ0;
inout 	SDRAM_DQ1;
inout 	SDRAM_DQ2;
inout 	SDRAM_DQ3;
inout 	SDRAM_DQ4;
inout 	SDRAM_DQ5;
inout 	SDRAM_DQ6;
inout 	SDRAM_DQ7;
inout 	SDRAM_DQ8;
inout 	SDRAM_DQ9;
inout 	SDRAM_DQ10;
inout 	SDRAM_DQ11;
inout 	SDRAM_DQ12;
inout 	SDRAM_DQ13;
inout 	SDRAM_DQ14;
inout 	SDRAM_DQ15;
output 	RXD;
input 	TXD;
output 	DS_DP;
output 	DS_G;
output 	DS_C;
output 	DS_D;

// Design Ports Information
// SDRAM_CKE	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CLK	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CS_N	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_WE_N	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CAS_N	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_RAS_N	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A0	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A1	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A2	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A3	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A4	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A5	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A6	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A7	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A8	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A9	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A10	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A11	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A12	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA0	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA1	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQML	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQMH	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RXD	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_DP	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_G	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_C	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_D	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ0	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ1	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ2	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ3	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ4	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ5	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ6	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ7	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ8	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ9	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ10	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ11	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ12	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ13	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ14	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ15	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TXD	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \SDRAM_DQ0~input_o ;
wire \SDRAM_DQ1~input_o ;
wire \SDRAM_DQ2~input_o ;
wire \SDRAM_DQ3~input_o ;
wire \SDRAM_DQ4~input_o ;
wire \SDRAM_DQ5~input_o ;
wire \SDRAM_DQ6~input_o ;
wire \SDRAM_DQ7~input_o ;
wire \SDRAM_DQ8~input_o ;
wire \SDRAM_DQ9~input_o ;
wire \SDRAM_DQ10~input_o ;
wire \SDRAM_DQ11~input_o ;
wire \SDRAM_DQ12~input_o ;
wire \SDRAM_DQ13~input_o ;
wire \SDRAM_DQ14~input_o ;
wire \SDRAM_DQ15~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \state.s_init_pll~feeder_combout ;
wire \state.s_init_pll~q ;
wire \state.s_init~0_combout ;
wire \state.s_init~q ;
wire \DRAM_Controller1|Add0~0_combout ;
wire \state.s_idle~feeder_combout ;
wire \Selector4~0_combout ;
wire \state.s_idle~q ;
wire \Selector5~0_combout ;
wire \restart_system~feeder_combout ;
wire \restart_system~q ;
wire \DRAM_Controller1|Add0~47_combout ;
wire \DRAM_Controller1|Add0~1 ;
wire \DRAM_Controller1|Add0~2_combout ;
wire \DRAM_Controller1|Add0~45_combout ;
wire \DRAM_Controller1|Add0~3 ;
wire \DRAM_Controller1|Add0~4_combout ;
wire \DRAM_Controller1|Add0~6_combout ;
wire \DRAM_Controller1|Add0~5 ;
wire \DRAM_Controller1|Add0~7_combout ;
wire \DRAM_Controller1|Add0~46_combout ;
wire \DRAM_Controller1|Add0~8 ;
wire \DRAM_Controller1|Add0~9_combout ;
wire \DRAM_Controller1|Add0~11_combout ;
wire \DRAM_Controller1|Add0~10 ;
wire \DRAM_Controller1|Add0~12_combout ;
wire \DRAM_Controller1|Add0~14_combout ;
wire \DRAM_Controller1|Add0~13 ;
wire \DRAM_Controller1|Add0~15_combout ;
wire \DRAM_Controller1|Add0~17_combout ;
wire \DRAM_Controller1|Add0~16 ;
wire \DRAM_Controller1|Add0~18_combout ;
wire \DRAM_Controller1|Add0~23_combout ;
wire \DRAM_Controller1|Add0~19 ;
wire \DRAM_Controller1|Add0~20_combout ;
wire \DRAM_Controller1|Add0~22_combout ;
wire \DRAM_Controller1|Equal2~0_combout ;
wire \DRAM_Controller1|Equal1~0_combout ;
wire \DRAM_Controller1|Add0~21 ;
wire \DRAM_Controller1|Add0~24_combout ;
wire \DRAM_Controller1|Add0~26_combout ;
wire \DRAM_Controller1|Add0~25 ;
wire \DRAM_Controller1|Add0~27_combout ;
wire \DRAM_Controller1|Add0~29_combout ;
wire \DRAM_Controller1|Add0~28 ;
wire \DRAM_Controller1|Add0~30_combout ;
wire \DRAM_Controller1|Add0~32_combout ;
wire \DRAM_Controller1|Add0~31 ;
wire \DRAM_Controller1|Add0~33_combout ;
wire \DRAM_Controller1|Add0~35_combout ;
wire \DRAM_Controller1|Equal2~1_combout ;
wire \DRAM_Controller1|Add0~34 ;
wire \DRAM_Controller1|Add0~36_combout ;
wire \DRAM_Controller1|Add0~38_combout ;
wire \DRAM_Controller1|Add0~37 ;
wire \DRAM_Controller1|Add0~39_combout ;
wire \DRAM_Controller1|Add0~41_combout ;
wire \DRAM_Controller1|Add0~40 ;
wire \DRAM_Controller1|Add0~42_combout ;
wire \DRAM_Controller1|Add0~44_combout ;
wire \DRAM_Controller1|Equal2~2_combout ;
wire \DRAM_Controller1|Equal1~1_combout ;
wire \DRAM_Controller1|Equal5~0_combout ;
wire \DRAM_Controller1|state~44_combout ;
wire \DRAM_Controller1|state.s_startup~q ;
wire \DRAM_Controller1|Selector40~0_combout ;
wire \DRAM_Controller1|ready_for_new~q ;
wire \Selector3~0_combout ;
wire \state.s_init_wait~q ;
wire \Selector0~0_combout ;
wire \pll_reset~q ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \DRAM_Controller1|iob_cke~0_combout ;
wire \DRAM_Controller1|iob_cke~q ;
wire \DRAM_Controller1|Equal4~0_combout ;
wire \DRAM_Controller1|Equal3~0_combout ;
wire \DRAM_Controller1|Equal3~1_combout ;
wire \DRAM_Controller1|Selector2~0_combout ;
wire \DRAM_Controller1|Equal1~2_combout ;
wire \DRAM_Controller1|Selector2~1_combout ;
wire \DRAM_Controller1|Add1~0_combout ;
wire \DRAM_Controller1|Add1~1 ;
wire \DRAM_Controller1|Add1~2_combout ;
wire \DRAM_Controller1|refresh_count~1_combout ;
wire \DRAM_Controller1|Add1~3 ;
wire \DRAM_Controller1|Add1~4_combout ;
wire \DRAM_Controller1|refresh_count~0_combout ;
wire \DRAM_Controller1|Add1~5 ;
wire \DRAM_Controller1|Add1~6_combout ;
wire \DRAM_Controller1|Equal0~0_combout ;
wire \DRAM_Controller1|Add1~7 ;
wire \DRAM_Controller1|Add1~8_combout ;
wire \DRAM_Controller1|Add1~9 ;
wire \DRAM_Controller1|Add1~10_combout ;
wire \DRAM_Controller1|Add1~11 ;
wire \DRAM_Controller1|Add1~12_combout ;
wire \DRAM_Controller1|Add1~13 ;
wire \DRAM_Controller1|Add1~14_combout ;
wire \DRAM_Controller1|refresh_count~2_combout ;
wire \DRAM_Controller1|Add1~15 ;
wire \DRAM_Controller1|Add1~16_combout ;
wire \DRAM_Controller1|refresh_count~3_combout ;
wire \DRAM_Controller1|Equal0~1_combout ;
wire \DRAM_Controller1|Add1~17 ;
wire \DRAM_Controller1|Add1~18_combout ;
wire \DRAM_Controller1|Equal0~2_combout ;
wire \DRAM_Controller1|state~50_combout ;
wire \DRAM_Controller1|state.s_idle_in_6~q ;
wire \DRAM_Controller1|state~49_combout ;
wire \DRAM_Controller1|state.s_idle_in_5~q ;
wire \DRAM_Controller1|state~48_combout ;
wire \DRAM_Controller1|state.s_idle_in_4~q ;
wire \DRAM_Controller1|state~47_combout ;
wire \DRAM_Controller1|state.s_idle_in_3~q ;
wire \DRAM_Controller1|state~46_combout ;
wire \DRAM_Controller1|state.s_idle_in_2~q ;
wire \DRAM_Controller1|state~45_combout ;
wire \DRAM_Controller1|state.s_idle_in_1~q ;
wire \DRAM_Controller1|Selector29~0_combout ;
wire \DRAM_Controller1|Selector29~1_combout ;
wire \DRAM_Controller1|state.s_idle~q ;
wire \DRAM_Controller1|Selector18~0_combout ;
wire \DRAM_Controller1|pending_refresh~q ;
wire \DRAM_Controller1|Selector1~0_combout ;
wire \DRAM_Controller1|Selector1~1_combout ;
wire \DRAM_Controller1|iob_command~0_combout ;
wire \DRAM_Controller1|Selector0~0_combout ;
wire \DRAM_Controller1|Selector15~0_combout ;
wire \DRAM_Controller1|Selector5~0_combout ;
wire \DRAM_Controller1|iob_dqm[1]~feeder_combout ;
wire \DRAM_Controller1|iob_dqm[0]~feeder_combout ;
wire \UART_Controller1|rx_baud_counter[0]~6_combout ;
wire \UART_Controller1|rx_baud_counter[2]~11 ;
wire \UART_Controller1|rx_baud_counter[3]~12_combout ;
wire \UART_Controller1|rx_baud_counter[3]~13 ;
wire \UART_Controller1|rx_baud_counter[4]~15_combout ;
wire \UART_Controller1|rx_baud_counter[4]~16 ;
wire \UART_Controller1|rx_baud_counter[5]~17_combout ;
wire \UART_Controller1|rx_baud_counter[2]~14_combout ;
wire \UART_Controller1|rx_baud_counter[0]~7 ;
wire \UART_Controller1|rx_baud_counter[1]~8_combout ;
wire \UART_Controller1|rx_baud_counter[1]~9 ;
wire \UART_Controller1|rx_baud_counter[2]~10_combout ;
wire \UART_Controller1|Equal0~0_combout ;
wire \UART_Controller1|rx_baud_tick~0_combout ;
wire \UART_Controller1|rx_baud_tick~q ;
wire \TXD~input_o ;
wire \UART_Controller1|uart_rx_data_sr~1_combout ;
wire \UART_Controller1|uart_rx_bit~1_combout ;
wire \UART_Controller1|uart_rx_data_sr~0_combout ;
wire \UART_Controller1|uart_rx_filter~0_combout ;
wire \UART_Controller1|uart_rx_filter~1_combout ;
wire \UART_Controller1|uart_rx_filter~2_combout ;
wire \UART_Controller1|uart_rx_bit~0_combout ;
wire \UART_Controller1|uart_rx_bit~q ;
wire \UART_Controller1|uart_rx_data_vec~2_combout ;
wire \UART_Controller1|uart_rx_count~1_combout ;
wire \UART_Controller1|uart_rx_count~2_combout ;
wire \UART_Controller1|uart_rx_count~0_combout ;
wire \UART_Controller1|uart_rx_state~11_combout ;
wire \UART_Controller1|uart_rx_state~9_combout ;
wire \UART_Controller1|uart_rx_state~12_combout ;
wire \UART_Controller1|uart_rx_state.rx_get_stop_bit~q ;
wire \UART_Controller1|uart_rx_data_out_stb~0_combout ;
wire \UART_Controller1|uart_rx_state~13_combout ;
wire \UART_Controller1|uart_rx_state.rx_get_start_bit~q ;
wire \UART_Controller1|uart_rx_bit_spacing~3_combout ;
wire \UART_Controller1|uart_rx_bit_spacing~4_combout ;
wire \UART_Controller1|Add3~0_combout ;
wire \UART_Controller1|uart_rx_bit_spacing~2_combout ;
wire \UART_Controller1|uart_rx_bit_spacing~1_combout ;
wire \UART_Controller1|uart_rx_bit_tick~0_combout ;
wire \UART_Controller1|uart_rx_bit_tick~1_combout ;
wire \UART_Controller1|uart_rx_bit_tick~q ;
wire \UART_Controller1|uart_rx_state~7_combout ;
wire \UART_Controller1|uart_rx_state~8_combout ;
wire \UART_Controller1|uart_rx_state~10_combout ;
wire \UART_Controller1|uart_rx_state.rx_get_data~q ;
wire \UART_Controller1|uart_rx_data_vec[6]~1_combout ;
wire \UART_Controller1|uart_rx_data_vec~8_combout ;
wire \UART_Controller1|uart_rx_data_vec~5_combout ;
wire \UART_Controller1|uart_rx_data_vec~4_combout ;
wire \UART_Controller1|uart_rx_data_vec~7_combout ;
wire \UART_Controller1|uart_rx_data_vec~3_combout ;
wire \UART_Link1|Equal4~0_combout ;
wire \UART_Controller1|uart_rx_data_vec~6_combout ;
wire \UART_Controller1|uart_rx_data_vec~0_combout ;
wire \UART_Link1|Equal4~1_combout ;
wire \UART_Link1|Equal4~2_combout ;
wire \UART_Link1|data_buffer_fill_ctr[0]~32_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[0]~32_combout ;
wire \UART_Link1|state~25_combout ;
wire \uart_link_enable~feeder_combout ;
wire \uart_link_enable~q ;
wire \UART_Controller1|uart_rx_data_out_stb~q ;
wire \UART_Link1|carrier_magic_ctr~0_combout ;
wire \UART_Link1|carrier_buffer[0][1]~0_combout ;
wire \UART_Link1|carrier_magic_ctr~1_combout ;
wire \UART_Link1|comm_parse~0_combout ;
wire \UART_Link1|carrier_magic_ctr~2_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[1]~35 ;
wire \UART_Link1|carrier_buffer_fill_ctr[2]~36_combout ;
wire \~GND~combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ;
wire \UART_Link1|Add0~1 ;
wire \UART_Link1|Add0~3 ;
wire \UART_Link1|Add0~5 ;
wire \UART_Link1|Add0~7 ;
wire \UART_Link1|Add0~8_combout ;
wire \UART_Link1|Add0~9 ;
wire \UART_Link1|Add0~11 ;
wire \UART_Link1|Add0~13 ;
wire \UART_Link1|Add0~14_combout ;
wire \UART_Link1|Add0~10_combout ;
wire \UART_Link1|Add0~12_combout ;
wire \UART_Link1|comm_parse~5_combout ;
wire \UART_Link1|Add0~6_combout ;
wire \UART_Link1|Add0~4_combout ;
wire \UART_Link1|Add0~0_combout ;
wire \UART_Link1|Add0~2_combout ;
wire \UART_Link1|comm_parse~4_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[0]~41_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[0]~42_combout ;
wire \UART_Controller1|tx_baud_counter[0]~10_combout ;
wire \UART_Controller1|tx_baud_counter[0]~18_combout ;
wire \UART_Controller1|tx_baud_counter[0]~11 ;
wire \UART_Controller1|tx_baud_counter[1]~12_combout ;
wire \UART_Controller1|tx_baud_counter[1]~13 ;
wire \UART_Controller1|tx_baud_counter[2]~14_combout ;
wire \UART_Controller1|tx_baud_counter[2]~15 ;
wire \UART_Controller1|tx_baud_counter[3]~16_combout ;
wire \UART_Controller1|tx_baud_counter[3]~17 ;
wire \UART_Controller1|tx_baud_counter[4]~19_combout ;
wire \UART_Controller1|tx_baud_counter[4]~20 ;
wire \UART_Controller1|tx_baud_counter[5]~21_combout ;
wire \UART_Controller1|tx_baud_counter[5]~22 ;
wire \UART_Controller1|tx_baud_counter[6]~23_combout ;
wire \UART_Controller1|tx_baud_counter[6]~24 ;
wire \UART_Controller1|tx_baud_counter[7]~25_combout ;
wire \UART_Controller1|Equal4~1_combout ;
wire \UART_Controller1|tx_baud_counter[7]~26 ;
wire \UART_Controller1|tx_baud_counter[8]~27_combout ;
wire \UART_Controller1|Equal4~0_combout ;
wire \UART_Controller1|tx_baud_counter[8]~28 ;
wire \UART_Controller1|tx_baud_counter[9]~29_combout ;
wire \UART_Controller1|Equal4~2_combout ;
wire \UART_Controller1|tx_baud_tick~0_combout ;
wire \UART_Controller1|tx_baud_tick~q ;
wire \UART_Controller1|uart_tx_state~11_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_data~q ;
wire \UART_Controller1|uart_tx_count[0]~3_combout ;
wire \UART_Controller1|uart_tx_count~4_combout ;
wire \UART_Controller1|uart_tx_count[0]~1_combout ;
wire \UART_Controller1|uart_tx_count~5_combout ;
wire \UART_Controller1|Add6~0_combout ;
wire \UART_Controller1|uart_tx_count~2_combout ;
wire \UART_Controller1|uart_tx_state~8_combout ;
wire \UART_Controller1|uart_tx_state~12_combout ;
wire \UART_Controller1|uart_tx_state~13_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_stop_bit~q ;
wire \UART_Controller1|uart_tx_state~9_combout ;
wire \UART_Controller1|uart_tx_state~10_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_start_bit~q ;
wire \UART_Controller1|uart_tx_count[0]~0_combout ;
wire \UART_Controller1|uart_rx_data_in_ack~feeder_combout ;
wire \UART_Controller1|uart_rx_data_in_ack~q ;
wire \UART_Link1|LessThan2~19_combout ;
wire \UART_Link1|LessThan2~18_combout ;
wire \UART_Link1|LessThan2~17_combout ;
wire \UART_Link1|LessThan2~16_combout ;
wire \UART_Link1|LessThan2~20_combout ;
wire \UART_Link1|data_buffer_fill_ctr[29]~91 ;
wire \UART_Link1|data_buffer_fill_ctr[30]~92_combout ;
wire \UART_Link1|data_buffer_fill_ctr[30]~98_combout ;
wire \UART_Link1|data_buffer_fill_ctr[31]~99_combout ;
wire \UART_Link1|data_buffer_fill_ctr[31]~100_combout ;
wire \UART_Link1|data_buffer_fill_ctr[30]~93 ;
wire \UART_Link1|data_buffer_fill_ctr[31]~94_combout ;
wire \UART_Link1|Mux258~5_combout ;
wire \UART_Link1|carrier_buffer[0][1]~1_combout ;
wire \UART_Link1|carrier_buffer[0][1]~2_combout ;
wire \UART_Link1|carrier_buffer[0][5]~q ;
wire \UART_Link1|carrier_buffer[0][4]~q ;
wire \UART_Link1|carrier_buffer[0][3]~q ;
wire \UART_Link1|carrier_buffer[0][2]~q ;
wire \UART_Link1|carrier_buffer[0][0]~q ;
wire \UART_Link1|carrier_buffer[0][1]~q ;
wire \UART_Link1|Add3~1 ;
wire \UART_Link1|Add3~3 ;
wire \UART_Link1|Add3~5 ;
wire \UART_Link1|Add3~7 ;
wire \UART_Link1|Add3~8_combout ;
wire \UART_Link1|Add3~6_combout ;
wire \UART_Link1|Mux258~2_combout ;
wire \UART_Link1|carrier_buffer[0][6]~q ;
wire \UART_Link1|Add3~9 ;
wire \UART_Link1|Add3~10_combout ;
wire \UART_Link1|carrier_buffer[0][7]~q ;
wire \UART_Link1|Add3~11 ;
wire \UART_Link1|Add3~12_combout ;
wire \UART_Link1|Mux258~3_combout ;
wire \UART_Link1|Add3~2_combout ;
wire \UART_Link1|Add3~4_combout ;
wire \UART_Link1|Mux258~1_combout ;
wire \UART_Link1|Add3~0_combout ;
wire \UART_Link1|Mux258~0_combout ;
wire \UART_Link1|Mux258~4_combout ;
wire \UART_Link1|Mux258~6_combout ;
wire \UART_Link1|Mux258~7_combout ;
wire \UART_Link1|tx_token[1]~0_combout ;
wire \UART_Link1|Mux257~0_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[0]~40_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[2]~37 ;
wire \UART_Link1|carrier_buffer_fill_ctr[3]~44_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[3]~45 ;
wire \UART_Link1|carrier_buffer_fill_ctr[4]~46_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[4]~47 ;
wire \UART_Link1|carrier_buffer_fill_ctr[5]~48_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[5]~49 ;
wire \UART_Link1|carrier_buffer_fill_ctr[6]~50_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[6]~51 ;
wire \UART_Link1|carrier_buffer_fill_ctr[7]~52_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[7]~53 ;
wire \UART_Link1|carrier_buffer_fill_ctr[8]~54_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[8]~55 ;
wire \UART_Link1|carrier_buffer_fill_ctr[9]~56_combout ;
wire \UART_Link1|Equal5~1_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[9]~57 ;
wire \UART_Link1|carrier_buffer_fill_ctr[10]~58_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[10]~59 ;
wire \UART_Link1|carrier_buffer_fill_ctr[11]~60_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[11]~61 ;
wire \UART_Link1|carrier_buffer_fill_ctr[12]~62_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[12]~63 ;
wire \UART_Link1|carrier_buffer_fill_ctr[13]~64_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[13]~65 ;
wire \UART_Link1|carrier_buffer_fill_ctr[14]~66_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[14]~67 ;
wire \UART_Link1|carrier_buffer_fill_ctr[15]~68_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[15]~69 ;
wire \UART_Link1|carrier_buffer_fill_ctr[16]~70_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[16]~71 ;
wire \UART_Link1|carrier_buffer_fill_ctr[17]~72_combout ;
wire \UART_Link1|Equal5~3_combout ;
wire \UART_Link1|Equal5~2_combout ;
wire \UART_Link1|Equal5~0_combout ;
wire \UART_Link1|Equal5~4_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[17]~73 ;
wire \UART_Link1|carrier_buffer_fill_ctr[18]~74_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[18]~75 ;
wire \UART_Link1|carrier_buffer_fill_ctr[19]~76_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[19]~77 ;
wire \UART_Link1|carrier_buffer_fill_ctr[20]~78_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[20]~79 ;
wire \UART_Link1|carrier_buffer_fill_ctr[21]~80_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[21]~81 ;
wire \UART_Link1|carrier_buffer_fill_ctr[22]~82_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[22]~83 ;
wire \UART_Link1|carrier_buffer_fill_ctr[23]~84_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[23]~85 ;
wire \UART_Link1|carrier_buffer_fill_ctr[24]~86_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[24]~87 ;
wire \UART_Link1|carrier_buffer_fill_ctr[25]~88_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[25]~89 ;
wire \UART_Link1|carrier_buffer_fill_ctr[26]~90_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[26]~91 ;
wire \UART_Link1|carrier_buffer_fill_ctr[27]~92_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[27]~93 ;
wire \UART_Link1|carrier_buffer_fill_ctr[28]~94_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[28]~95 ;
wire \UART_Link1|carrier_buffer_fill_ctr[29]~96_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[29]~97 ;
wire \UART_Link1|carrier_buffer_fill_ctr[30]~98_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[30]~99 ;
wire \UART_Link1|carrier_buffer_fill_ctr[31]~100_combout ;
wire \UART_Link1|Equal5~8_combout ;
wire \UART_Link1|Equal5~7_combout ;
wire \UART_Link1|Equal5~6_combout ;
wire \UART_Link1|Equal5~5_combout ;
wire \UART_Link1|Equal5~9_combout ;
wire \UART_Link1|carrier_magic_ctr~3_combout ;
wire \UART_Link1|Equal5~10_combout ;
wire \UART_Link1|data_buffer~0_combout ;
wire \UART_Link1|carrier_magic_ctr~4_combout ;
wire \UART_Link1|carrier_magic_ctr~q ;
wire \UART_Link1|comm_parse~1_combout ;
wire \UART_Link1|state~16_combout ;
wire \UART_Link1|state~17_combout ;
wire \UART_Link1|state~18_combout ;
wire \UART_Link1|state~14_combout ;
wire \UART_Link1|state~19_combout ;
wire \UART_Link1|comm_parse~2_combout ;
wire \UART_Link1|comm_parse~3_combout ;
wire \UART_Link1|state~24_combout ;
wire \UART_Link1|state.s_act~q ;
wire \UART_Link1|state~20_combout ;
wire \UART_Link1|state.s_act_wait~q ;
wire \UART_Link1|state.s_txing~q ;
wire \UART_Link1|carrier_buffer_fill_ctr[17]~38_combout ;
wire \UART_Link1|carrier_buffer_fill_ctr[0]~33 ;
wire \UART_Link1|carrier_buffer_fill_ctr[1]~34_combout ;
wire \UART_Link1|Equal5~11_combout ;
wire \UART_Link1|Mux121~0_combout ;
wire \UART_Link1|state~15_combout ;
wire \UART_Link1|Selector2~0_combout ;
wire \UART_Link1|Selector2~1_combout ;
wire \UART_Link1|Selector2~2_combout ;
wire \UART_Link1|state.s_rxing~q ;
wire \UART_Link1|data_buffer_fill_ctr[30]~96_combout ;
wire \UART_Link1|data_buffer_fill_ctr[30]~97_combout ;
wire \UART_Link1|data_buffer_fill_ctr[0]~33 ;
wire \UART_Link1|data_buffer_fill_ctr[1]~34_combout ;
wire \UART_Link1|data_buffer_fill_ctr[1]~35 ;
wire \UART_Link1|data_buffer_fill_ctr[2]~36_combout ;
wire \UART_Link1|data_buffer_fill_ctr[2]~37 ;
wire \UART_Link1|data_buffer_fill_ctr[3]~38_combout ;
wire \UART_Link1|data_buffer_fill_ctr[3]~39 ;
wire \UART_Link1|data_buffer_fill_ctr[4]~40_combout ;
wire \UART_Link1|data_buffer_fill_ctr[4]~41 ;
wire \UART_Link1|data_buffer_fill_ctr[5]~42_combout ;
wire \UART_Link1|data_buffer_fill_ctr[5]~43 ;
wire \UART_Link1|data_buffer_fill_ctr[6]~44_combout ;
wire \UART_Link1|data_buffer_fill_ctr[6]~45 ;
wire \UART_Link1|data_buffer_fill_ctr[7]~46_combout ;
wire \UART_Link1|data_buffer_fill_ctr[7]~47 ;
wire \UART_Link1|data_buffer_fill_ctr[8]~48_combout ;
wire \UART_Link1|data_buffer_fill_ctr[8]~49 ;
wire \UART_Link1|data_buffer_fill_ctr[9]~50_combout ;
wire \UART_Link1|data_buffer_fill_ctr[9]~51 ;
wire \UART_Link1|data_buffer_fill_ctr[10]~52_combout ;
wire \UART_Link1|data_buffer_fill_ctr[10]~53 ;
wire \UART_Link1|data_buffer_fill_ctr[11]~54_combout ;
wire \UART_Link1|data_buffer_fill_ctr[11]~55 ;
wire \UART_Link1|data_buffer_fill_ctr[12]~56_combout ;
wire \UART_Link1|data_buffer_fill_ctr[12]~57 ;
wire \UART_Link1|data_buffer_fill_ctr[13]~58_combout ;
wire \UART_Link1|data_buffer_fill_ctr[13]~59 ;
wire \UART_Link1|data_buffer_fill_ctr[14]~60_combout ;
wire \UART_Link1|data_buffer_fill_ctr[14]~61 ;
wire \UART_Link1|data_buffer_fill_ctr[15]~62_combout ;
wire \UART_Link1|data_buffer_fill_ctr[15]~63 ;
wire \UART_Link1|data_buffer_fill_ctr[16]~64_combout ;
wire \UART_Link1|data_buffer_fill_ctr[16]~65 ;
wire \UART_Link1|data_buffer_fill_ctr[17]~66_combout ;
wire \UART_Link1|data_buffer_fill_ctr[17]~67 ;
wire \UART_Link1|data_buffer_fill_ctr[18]~68_combout ;
wire \UART_Link1|data_buffer_fill_ctr[18]~69 ;
wire \UART_Link1|data_buffer_fill_ctr[19]~70_combout ;
wire \UART_Link1|data_buffer_fill_ctr[19]~71 ;
wire \UART_Link1|data_buffer_fill_ctr[20]~72_combout ;
wire \UART_Link1|data_buffer_fill_ctr[20]~73 ;
wire \UART_Link1|data_buffer_fill_ctr[21]~74_combout ;
wire \UART_Link1|data_buffer_fill_ctr[21]~75 ;
wire \UART_Link1|data_buffer_fill_ctr[22]~76_combout ;
wire \UART_Link1|data_buffer_fill_ctr[22]~77 ;
wire \UART_Link1|data_buffer_fill_ctr[23]~78_combout ;
wire \UART_Link1|data_buffer_fill_ctr[23]~79 ;
wire \UART_Link1|data_buffer_fill_ctr[24]~80_combout ;
wire \UART_Link1|data_buffer_fill_ctr[24]~81 ;
wire \UART_Link1|data_buffer_fill_ctr[25]~82_combout ;
wire \UART_Link1|data_buffer_fill_ctr[25]~83 ;
wire \UART_Link1|data_buffer_fill_ctr[26]~84_combout ;
wire \UART_Link1|data_buffer_fill_ctr[26]~85 ;
wire \UART_Link1|data_buffer_fill_ctr[27]~86_combout ;
wire \UART_Link1|data_buffer_fill_ctr[27]~87 ;
wire \UART_Link1|data_buffer_fill_ctr[28]~88_combout ;
wire \UART_Link1|data_buffer_fill_ctr[28]~89 ;
wire \UART_Link1|data_buffer_fill_ctr[29]~90_combout ;
wire \UART_Link1|LessThan2~21_combout ;
wire \UART_Link1|LessThan2~22_combout ;
wire \UART_Link1|data_buffer_sz_latch[0]~0_combout ;
wire \UART_Link1|LessThan2~1_cout ;
wire \UART_Link1|LessThan2~3_cout ;
wire \UART_Link1|LessThan2~5_cout ;
wire \UART_Link1|LessThan2~7_cout ;
wire \UART_Link1|LessThan2~9_cout ;
wire \UART_Link1|LessThan2~11_cout ;
wire \UART_Link1|LessThan2~13_cout ;
wire \UART_Link1|LessThan2~14_combout ;
wire \UART_Link1|LessThan2~23_combout ;
wire \UART_Link1|Mux120~0_combout ;
wire \UART_Link1|state~22_combout ;
wire \UART_Link1|state~21_combout ;
wire \UART_Link1|state~23_combout ;
wire \UART_Link1|state.s_listen~q ;
wire \UART_Link1|Selector0~0_combout ;
wire \UART_Link1|Selector0~1_combout ;
wire \UART_Link1|iob_uart_write~q ;
wire \UART_Controller1|uart_tx_data~0_combout ;
wire \UART_Link1|Mux139~0_combout ;
wire \UART_Link1|data_buffer[0][4]~feeder_combout ;
wire \UART_Link1|data_buffer[0][0]~2_combout ;
wire \UART_Link1|data_buffer[0][0]~1_combout ;
wire \UART_Link1|data_buffer[0][0]~3_combout ;
wire \UART_Link1|data_buffer[0][4]~q ;
wire \UART_Link1|data_buffer[1][0]~4_combout ;
wire \UART_Link1|data_buffer[1][4]~q ;
wire \UART_Link1|iob_uart_writedata[4]~2_combout ;
wire \UART_Link1|carrier_buffer[1][0]~5_combout ;
wire \UART_Link1|carrier_buffer[1][4]~q ;
wire \UART_Link1|Mux251~0_combout ;
wire \UART_Link1|carrier_buffer[3][0]~6_combout ;
wire \UART_Link1|carrier_buffer[3][4]~q ;
wire \UART_Link1|carrier_buffer[2][4]~feeder_combout ;
wire \UART_Link1|carrier_buffer[2][0]~4_combout ;
wire \UART_Link1|carrier_buffer[2][4]~q ;
wire \UART_Link1|Mux251~1_combout ;
wire \UART_Link1|iob_uart_writedata[1]~5_combout ;
wire \UART_Link1|carrier_buffer[4][0]~7_combout ;
wire \UART_Link1|carrier_buffer[4][4]~q ;
wire \UART_Link1|iob_uart_writedata[1]~6_combout ;
wire \UART_Link1|Mux251~2_combout ;
wire \UART_Link1|carrier_buffer[5][0]~3_combout ;
wire \UART_Link1|carrier_buffer[5][4]~q ;
wire \UART_Link1|carrier_buffer[6][0]~8_combout ;
wire \UART_Link1|carrier_buffer[6][4]~q ;
wire \UART_Link1|Mux251~3_combout ;
wire \UART_Link1|Mux253~4_combout ;
wire \UART_Link1|carrier_buffer[2][7]~q ;
wire \UART_Link1|Mux248~1_combout ;
wire \UART_Link1|carrier_buffer[3][7]~feeder_combout ;
wire \UART_Link1|carrier_buffer[3][7]~q ;
wire \UART_Link1|carrier_buffer[1][7]~q ;
wire \UART_Link1|Mux248~2_combout ;
wire \UART_Link1|carrier_buffer[6][7]~q ;
wire \UART_Link1|carrier_buffer[5][7]~q ;
wire \UART_Link1|carrier_buffer[4][7]~q ;
wire \UART_Link1|Mux248~3_combout ;
wire \UART_Link1|Mux248~4_combout ;
wire \UART_Link1|Mux136~0_combout ;
wire \UART_Link1|data_buffer[1][7]~q ;
wire \UART_Link1|data_buffer[0][7]~q ;
wire \UART_Link1|Mux248~0_combout ;
wire \UART_Link1|Mux248~5_combout ;
wire \UART_Controller1|uart_tx_data_vec~7_combout ;
wire \UART_Link1|Mux137~0_combout ;
wire \UART_Link1|data_buffer[1][6]~q ;
wire \UART_Link1|data_buffer[0][6]~feeder_combout ;
wire \UART_Link1|data_buffer[0][6]~q ;
wire \UART_Link1|iob_uart_writedata[6]~4_combout ;
wire \UART_Link1|carrier_buffer[5][6]~q ;
wire \UART_Link1|carrier_buffer[1][6]~q ;
wire \UART_Link1|Mux249~0_combout ;
wire \UART_Link1|carrier_buffer[3][6]~q ;
wire \UART_Link1|carrier_buffer[2][6]~q ;
wire \UART_Link1|Mux249~1_combout ;
wire \UART_Link1|carrier_buffer[4][6]~q ;
wire \UART_Link1|Mux249~2_combout ;
wire \UART_Link1|carrier_buffer[6][6]~q ;
wire \UART_Link1|Mux249~3_combout ;
wire \UART_Controller1|uart_tx_data_vec~6_combout ;
wire \UART_Link1|Mux138~0_combout ;
wire \UART_Link1|data_buffer[1][5]~q ;
wire \UART_Link1|data_buffer[0][5]~q ;
wire \UART_Link1|iob_uart_writedata[5]~3_combout ;
wire \UART_Link1|carrier_buffer[5][5]~q ;
wire \UART_Link1|carrier_buffer[4][5]~q ;
wire \UART_Link1|Mux250~2_combout ;
wire \UART_Link1|carrier_buffer[6][5]~q ;
wire \UART_Link1|carrier_buffer[2][5]~q ;
wire \UART_Link1|Mux250~0_combout ;
wire \UART_Link1|carrier_buffer[1][5]~feeder_combout ;
wire \UART_Link1|carrier_buffer[1][5]~q ;
wire \UART_Link1|carrier_buffer[3][5]~q ;
wire \UART_Link1|Mux250~1_combout ;
wire \UART_Link1|Mux250~3_combout ;
wire \UART_Controller1|uart_tx_data_vec~5_combout ;
wire \UART_Controller1|uart_tx_data_vec~4_combout ;
wire \UART_Link1|Mux140~0_combout ;
wire \UART_Link1|data_buffer[1][3]~q ;
wire \UART_Link1|data_buffer[0][3]~feeder_combout ;
wire \UART_Link1|data_buffer[0][3]~q ;
wire \UART_Link1|iob_uart_writedata[3]~1_combout ;
wire \UART_Link1|carrier_buffer[5][3]~q ;
wire \UART_Link1|carrier_buffer[4][3]~q ;
wire \UART_Link1|Mux252~2_combout ;
wire \UART_Link1|carrier_buffer[6][3]~q ;
wire \UART_Link1|carrier_buffer[2][3]~q ;
wire \UART_Link1|Mux252~0_combout ;
wire \UART_Link1|carrier_buffer[3][3]~q ;
wire \UART_Link1|carrier_buffer[1][3]~q ;
wire \UART_Link1|Mux252~1_combout ;
wire \UART_Link1|Mux252~3_combout ;
wire \UART_Controller1|uart_tx_data_vec~3_combout ;
wire \UART_Link1|Mux141~0_combout ;
wire \UART_Link1|data_buffer[0][2]~feeder_combout ;
wire \UART_Link1|data_buffer[0][2]~q ;
wire \UART_Link1|data_buffer[1][2]~q ;
wire \UART_Link1|iob_uart_writedata[2]~0_combout ;
wire \UART_Link1|carrier_buffer[1][2]~q ;
wire \UART_Link1|Mux253~0_combout ;
wire \UART_Link1|carrier_buffer[3][2]~q ;
wire \UART_Link1|carrier_buffer[2][2]~feeder_combout ;
wire \UART_Link1|carrier_buffer[2][2]~q ;
wire \UART_Link1|Mux253~1_combout ;
wire \UART_Link1|carrier_buffer[4][2]~q ;
wire \UART_Link1|Mux253~2_combout ;
wire \UART_Link1|carrier_buffer[6][2]~q ;
wire \UART_Link1|carrier_buffer[5][2]~q ;
wire \UART_Link1|Mux253~3_combout ;
wire \UART_Controller1|uart_tx_data_vec~2_combout ;
wire \UART_Link1|Mux142~0_combout ;
wire \UART_Link1|data_buffer[1][1]~q ;
wire \UART_Link1|data_buffer[0][1]~q ;
wire \UART_Link1|Mux254~4_combout ;
wire \UART_Link1|carrier_buffer[5][1]~q ;
wire \UART_Link1|carrier_buffer[4][1]~q ;
wire \UART_Link1|Mux254~2_combout ;
wire \UART_Link1|carrier_buffer[6][1]~q ;
wire \UART_Link1|carrier_buffer[3][1]~q ;
wire \UART_Link1|carrier_buffer[1][1]~q ;
wire \UART_Link1|carrier_buffer[2][1]~q ;
wire \UART_Link1|Mux254~0_combout ;
wire \UART_Link1|Mux254~1_combout ;
wire \UART_Link1|Mux254~3_combout ;
wire \UART_Link1|Mux254~5_combout ;
wire \UART_Controller1|uart_tx_data_vec~1_combout ;
wire \UART_Link1|carrier_buffer[1][0]~q ;
wire \UART_Link1|Mux255~0_combout ;
wire \UART_Link1|carrier_buffer[3][0]~q ;
wire \UART_Link1|carrier_buffer[2][0]~feeder_combout ;
wire \UART_Link1|carrier_buffer[2][0]~q ;
wire \UART_Link1|Mux255~1_combout ;
wire \UART_Link1|carrier_buffer[4][0]~q ;
wire \UART_Link1|Mux255~2_combout ;
wire \UART_Link1|carrier_buffer[5][0]~q ;
wire \UART_Link1|carrier_buffer[6][0]~q ;
wire \UART_Link1|Mux255~3_combout ;
wire \UART_Link1|Mux143~0_combout ;
wire \UART_Link1|data_buffer[1][0]~q ;
wire \UART_Link1|data_buffer[0][0]~q ;
wire \UART_Link1|Mux255~4_combout ;
wire \UART_Link1|Mux255~5_combout ;
wire \UART_Controller1|uart_tx_data_vec~0_combout ;
wire \UART_Controller1|uart_tx_data~1_combout ;
wire \UART_Controller1|uart_tx_data~2_combout ;
wire \UART_Controller1|uart_tx_data~q ;
wire \UART_Link1|leds[0]~feeder_combout ;
wire \UART_Link1|leds[0]~0_combout ;
wire \UART_Link1|leds[1]~feeder_combout ;
wire \UART_Link1|leds[2]~feeder_combout ;
wire \UART_Link1|leds[3]~feeder_combout ;
wire [9:0] \DRAM_Controller1|refresh_count ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [5:0] \UART_Controller1|rx_baud_counter ;
wire [7:0] \UART_Controller1|uart_tx_data_vec ;
wire [9:0] \UART_Controller1|tx_baud_counter ;
wire [2:0] \UART_Controller1|uart_rx_count ;
wire [31:0] \UART_Link1|carrier_buffer_fill_ctr ;
wire [31:0] \UART_Link1|data_buffer_fill_ctr ;
wire [7:0] \UART_Link1|iob_uart_writedata ;
wire [3:0] \DRAM_Controller1|iob_command ;
wire [12:0] \DRAM_Controller1|iob_address ;
wire [1:0] \DRAM_Controller1|iob_dqm ;
wire [3:0] \UART_Link1|leds ;
wire [15:0] \DRAM_Controller1|startup_wait_count ;
wire [1:0] \UART_Link1|tx_token ;
wire [2:0] \UART_Controller1|uart_tx_count ;
wire [7:0] \UART_Controller1|uart_rx_data_vec ;
wire [1:0] \UART_Link1|rx_dst ;
wire [31:0] \UART_Link1|data_buffer_sz_latch ;
wire [3:0] \UART_Controller1|uart_rx_bit_spacing ;
wire [1:0] \UART_Controller1|uart_rx_filter ;
wire [1:0] \UART_Controller1|uart_rx_data_sr ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \SDRAM_CKE~output (
	.i(\DRAM_Controller1|iob_cke~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CKE),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \SDRAM_CLK~output (
	.i(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CLK),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \SDRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CS_N~output .bus_hold = "false";
defparam \SDRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SDRAM_WE_N~output (
	.i(!\DRAM_Controller1|iob_command [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_WE_N~output .bus_hold = "false";
defparam \SDRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SDRAM_CAS_N~output (
	.i(!\DRAM_Controller1|iob_command [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CAS_N~output .bus_hold = "false";
defparam \SDRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \SDRAM_RAS_N~output (
	.i(!\DRAM_Controller1|iob_command [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_RAS_N~output .bus_hold = "false";
defparam \SDRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \SDRAM_A0~output (
	.i(\DRAM_Controller1|iob_address [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A0),
	.obar());
// synopsys translate_off
defparam \SDRAM_A0~output .bus_hold = "false";
defparam \SDRAM_A0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \SDRAM_A1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A1),
	.obar());
// synopsys translate_off
defparam \SDRAM_A1~output .bus_hold = "false";
defparam \SDRAM_A1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \SDRAM_A2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A2),
	.obar());
// synopsys translate_off
defparam \SDRAM_A2~output .bus_hold = "false";
defparam \SDRAM_A2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \SDRAM_A3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A3),
	.obar());
// synopsys translate_off
defparam \SDRAM_A3~output .bus_hold = "false";
defparam \SDRAM_A3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \SDRAM_A4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A4),
	.obar());
// synopsys translate_off
defparam \SDRAM_A4~output .bus_hold = "false";
defparam \SDRAM_A4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \SDRAM_A5~output (
	.i(\DRAM_Controller1|iob_address [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A5),
	.obar());
// synopsys translate_off
defparam \SDRAM_A5~output .bus_hold = "false";
defparam \SDRAM_A5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \SDRAM_A6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A6),
	.obar());
// synopsys translate_off
defparam \SDRAM_A6~output .bus_hold = "false";
defparam \SDRAM_A6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \SDRAM_A7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A7),
	.obar());
// synopsys translate_off
defparam \SDRAM_A7~output .bus_hold = "false";
defparam \SDRAM_A7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \SDRAM_A8~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A8),
	.obar());
// synopsys translate_off
defparam \SDRAM_A8~output .bus_hold = "false";
defparam \SDRAM_A8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \SDRAM_A9~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A9),
	.obar());
// synopsys translate_off
defparam \SDRAM_A9~output .bus_hold = "false";
defparam \SDRAM_A9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \SDRAM_A10~output (
	.i(\DRAM_Controller1|iob_address [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A10),
	.obar());
// synopsys translate_off
defparam \SDRAM_A10~output .bus_hold = "false";
defparam \SDRAM_A10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \SDRAM_A11~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A11),
	.obar());
// synopsys translate_off
defparam \SDRAM_A11~output .bus_hold = "false";
defparam \SDRAM_A11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \SDRAM_A12~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A12),
	.obar());
// synopsys translate_off
defparam \SDRAM_A12~output .bus_hold = "false";
defparam \SDRAM_A12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \SDRAM_BA0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA0),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA0~output .bus_hold = "false";
defparam \SDRAM_BA0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \SDRAM_BA1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA1),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA1~output .bus_hold = "false";
defparam \SDRAM_BA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SDRAM_DQML~output (
	.i(\DRAM_Controller1|iob_dqm [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQML),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQML~output .bus_hold = "false";
defparam \SDRAM_DQML~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SDRAM_DQMH~output (
	.i(\DRAM_Controller1|iob_dqm [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQMH),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQMH~output .bus_hold = "false";
defparam \SDRAM_DQMH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \RXD~output (
	.i(!\UART_Controller1|uart_tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RXD),
	.obar());
// synopsys translate_off
defparam \RXD~output .bus_hold = "false";
defparam \RXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DS_DP~output (
	.i(!\UART_Link1|leds [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_DP),
	.obar());
// synopsys translate_off
defparam \DS_DP~output .bus_hold = "false";
defparam \DS_DP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \DS_G~output (
	.i(!\UART_Link1|leds [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_G),
	.obar());
// synopsys translate_off
defparam \DS_G~output .bus_hold = "false";
defparam \DS_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \DS_C~output (
	.i(!\UART_Link1|leds [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_C),
	.obar());
// synopsys translate_off
defparam \DS_C~output .bus_hold = "false";
defparam \DS_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \DS_D~output (
	.i(!\UART_Link1|leds [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_D),
	.obar());
// synopsys translate_off
defparam \DS_D~output .bus_hold = "false";
defparam \DS_D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ0),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ1),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ2),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ3),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ4),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ5),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ6),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ7),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ8),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ9),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ10),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ11),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ12),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ13),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ14),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ15),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N18
cycloneive_lcell_comb \state.s_init_pll~feeder (
// Equation(s):
// \state.s_init_pll~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_init_pll~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init_pll~feeder .lut_mask = 16'hFFFF;
defparam \state.s_init_pll~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N19
dffeas \state.s_init_pll (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_init_pll~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init_pll~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init_pll .is_wysiwyg = "true";
defparam \state.s_init_pll .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N24
cycloneive_lcell_comb \state.s_init~0 (
// Equation(s):
// \state.s_init~0_combout  = !\state.s_init_pll~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.s_init_pll~q ),
	.cin(gnd),
	.combout(\state.s_init~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init~0 .lut_mask = 16'h00FF;
defparam \state.s_init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N25
dffeas \state.s_init (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init .is_wysiwyg = "true";
defparam \state.s_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneive_lcell_comb \DRAM_Controller1|Add0~0 (
// Equation(s):
// \DRAM_Controller1|Add0~0_combout  = \DRAM_Controller1|startup_wait_count [0] $ (VCC)
// \DRAM_Controller1|Add0~1  = CARRY(\DRAM_Controller1|startup_wait_count [0])

	.dataa(\DRAM_Controller1|startup_wait_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~0_combout ),
	.cout(\DRAM_Controller1|Add0~1 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~0 .lut_mask = 16'h55AA;
defparam \DRAM_Controller1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N28
cycloneive_lcell_comb \state.s_idle~feeder (
// Equation(s):
// \state.s_idle~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_idle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_idle~feeder .lut_mask = 16'hFFFF;
defparam \state.s_idle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N26
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\DRAM_Controller1|ready_for_new~q  & \state.s_init_wait~q )

	.dataa(\DRAM_Controller1|ready_for_new~q ),
	.datab(gnd),
	.datac(\state.s_init_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hA0A0;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N29
dffeas \state.s_idle (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_idle~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_idle .is_wysiwyg = "true";
defparam \state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N26
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.s_init~q ) # ((\restart_system~q  & ((\state.s_idle~q ) # (!\state.s_init_pll~q ))))

	.dataa(\state.s_init_pll~q ),
	.datab(\state.s_idle~q ),
	.datac(\restart_system~q ),
	.datad(\state.s_init~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hFFD0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N30
cycloneive_lcell_comb \restart_system~feeder (
// Equation(s):
// \restart_system~feeder_combout  = \Selector5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\restart_system~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \restart_system~feeder .lut_mask = 16'hFF00;
defparam \restart_system~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N31
dffeas restart_system(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\restart_system~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\restart_system~q ),
	.prn(vcc));
// synopsys translate_off
defparam restart_system.is_wysiwyg = "true";
defparam restart_system.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~47 (
// Equation(s):
// \DRAM_Controller1|Add0~47_combout  = (\DRAM_Controller1|Add0~0_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~0_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~47 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N29
dffeas \DRAM_Controller1|startup_wait_count[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneive_lcell_comb \DRAM_Controller1|Add0~2 (
// Equation(s):
// \DRAM_Controller1|Add0~2_combout  = (\DRAM_Controller1|startup_wait_count [1] & (\DRAM_Controller1|Add0~1  & VCC)) # (!\DRAM_Controller1|startup_wait_count [1] & (!\DRAM_Controller1|Add0~1 ))
// \DRAM_Controller1|Add0~3  = CARRY((!\DRAM_Controller1|startup_wait_count [1] & !\DRAM_Controller1|Add0~1 ))

	.dataa(\DRAM_Controller1|startup_wait_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~1 ),
	.combout(\DRAM_Controller1|Add0~2_combout ),
	.cout(\DRAM_Controller1|Add0~3 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~2 .lut_mask = 16'hA505;
defparam \DRAM_Controller1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N2
cycloneive_lcell_comb \DRAM_Controller1|Add0~45 (
// Equation(s):
// \DRAM_Controller1|Add0~45_combout  = (\DRAM_Controller1|Add0~2_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~2_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~45 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N3
dffeas \DRAM_Controller1|startup_wait_count[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N4
cycloneive_lcell_comb \DRAM_Controller1|Add0~4 (
// Equation(s):
// \DRAM_Controller1|Add0~4_combout  = (\DRAM_Controller1|startup_wait_count [2] & (\DRAM_Controller1|Add0~3  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [2] & ((GND) # (!\DRAM_Controller1|Add0~3 )))
// \DRAM_Controller1|Add0~5  = CARRY((!\DRAM_Controller1|Add0~3 ) # (!\DRAM_Controller1|startup_wait_count [2]))

	.dataa(\DRAM_Controller1|startup_wait_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~3 ),
	.combout(\DRAM_Controller1|Add0~4_combout ),
	.cout(\DRAM_Controller1|Add0~5 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~4 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N10
cycloneive_lcell_comb \DRAM_Controller1|Add0~6 (
// Equation(s):
// \DRAM_Controller1|Add0~6_combout  = (!\DRAM_Controller1|Add0~4_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~4_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~6 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N11
dffeas \DRAM_Controller1|startup_wait_count[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneive_lcell_comb \DRAM_Controller1|Add0~7 (
// Equation(s):
// \DRAM_Controller1|Add0~7_combout  = (\DRAM_Controller1|startup_wait_count [3] & (\DRAM_Controller1|Add0~5  & VCC)) # (!\DRAM_Controller1|startup_wait_count [3] & (!\DRAM_Controller1|Add0~5 ))
// \DRAM_Controller1|Add0~8  = CARRY((!\DRAM_Controller1|startup_wait_count [3] & !\DRAM_Controller1|Add0~5 ))

	.dataa(\DRAM_Controller1|startup_wait_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~5 ),
	.combout(\DRAM_Controller1|Add0~7_combout ),
	.cout(\DRAM_Controller1|Add0~8 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~7 .lut_mask = 16'hA505;
defparam \DRAM_Controller1|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N8
cycloneive_lcell_comb \DRAM_Controller1|Add0~46 (
// Equation(s):
// \DRAM_Controller1|Add0~46_combout  = (\DRAM_Controller1|Add0~7_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~46 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N9
dffeas \DRAM_Controller1|startup_wait_count[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_lcell_comb \DRAM_Controller1|Add0~9 (
// Equation(s):
// \DRAM_Controller1|Add0~9_combout  = (\DRAM_Controller1|startup_wait_count [4] & (\DRAM_Controller1|Add0~8  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [4] & ((GND) # (!\DRAM_Controller1|Add0~8 )))
// \DRAM_Controller1|Add0~10  = CARRY((!\DRAM_Controller1|Add0~8 ) # (!\DRAM_Controller1|startup_wait_count [4]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~8 ),
	.combout(\DRAM_Controller1|Add0~9_combout ),
	.cout(\DRAM_Controller1|Add0~10 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~9 .lut_mask = 16'hC33F;
defparam \DRAM_Controller1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~11 (
// Equation(s):
// \DRAM_Controller1|Add0~11_combout  = (!\DRAM_Controller1|Add0~9_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~9_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~11 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N21
dffeas \DRAM_Controller1|startup_wait_count[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[4] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_lcell_comb \DRAM_Controller1|Add0~12 (
// Equation(s):
// \DRAM_Controller1|Add0~12_combout  = (\DRAM_Controller1|startup_wait_count [5] & (!\DRAM_Controller1|Add0~10 )) # (!\DRAM_Controller1|startup_wait_count [5] & (\DRAM_Controller1|Add0~10  & VCC))
// \DRAM_Controller1|Add0~13  = CARRY((\DRAM_Controller1|startup_wait_count [5] & !\DRAM_Controller1|Add0~10 ))

	.dataa(\DRAM_Controller1|startup_wait_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~10 ),
	.combout(\DRAM_Controller1|Add0~12_combout ),
	.cout(\DRAM_Controller1|Add0~13 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~12 .lut_mask = 16'h5A0A;
defparam \DRAM_Controller1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N12
cycloneive_lcell_comb \DRAM_Controller1|Add0~14 (
// Equation(s):
// \DRAM_Controller1|Add0~14_combout  = (!\DRAM_Controller1|Add0~12_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~12_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~14 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N13
dffeas \DRAM_Controller1|startup_wait_count[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_lcell_comb \DRAM_Controller1|Add0~15 (
// Equation(s):
// \DRAM_Controller1|Add0~15_combout  = (\DRAM_Controller1|startup_wait_count [6] & (\DRAM_Controller1|Add0~13  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [6] & ((GND) # (!\DRAM_Controller1|Add0~13 )))
// \DRAM_Controller1|Add0~16  = CARRY((!\DRAM_Controller1|Add0~13 ) # (!\DRAM_Controller1|startup_wait_count [6]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~13 ),
	.combout(\DRAM_Controller1|Add0~15_combout ),
	.cout(\DRAM_Controller1|Add0~16 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~15 .lut_mask = 16'hC33F;
defparam \DRAM_Controller1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N6
cycloneive_lcell_comb \DRAM_Controller1|Add0~17 (
// Equation(s):
// \DRAM_Controller1|Add0~17_combout  = (!\DRAM_Controller1|Add0~15_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~15_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~17 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N7
dffeas \DRAM_Controller1|startup_wait_count[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[6] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneive_lcell_comb \DRAM_Controller1|Add0~18 (
// Equation(s):
// \DRAM_Controller1|Add0~18_combout  = (\DRAM_Controller1|startup_wait_count [7] & (\DRAM_Controller1|Add0~16  & VCC)) # (!\DRAM_Controller1|startup_wait_count [7] & (!\DRAM_Controller1|Add0~16 ))
// \DRAM_Controller1|Add0~19  = CARRY((!\DRAM_Controller1|startup_wait_count [7] & !\DRAM_Controller1|Add0~16 ))

	.dataa(\DRAM_Controller1|startup_wait_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~16 ),
	.combout(\DRAM_Controller1|Add0~18_combout ),
	.cout(\DRAM_Controller1|Add0~19 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~18 .lut_mask = 16'hA505;
defparam \DRAM_Controller1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N14
cycloneive_lcell_comb \DRAM_Controller1|Add0~23 (
// Equation(s):
// \DRAM_Controller1|Add0~23_combout  = (\DRAM_Controller1|Add0~18_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~18_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~23 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N15
dffeas \DRAM_Controller1|startup_wait_count[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[7] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneive_lcell_comb \DRAM_Controller1|Add0~20 (
// Equation(s):
// \DRAM_Controller1|Add0~20_combout  = (\DRAM_Controller1|startup_wait_count [8] & (\DRAM_Controller1|Add0~19  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [8] & ((GND) # (!\DRAM_Controller1|Add0~19 )))
// \DRAM_Controller1|Add0~21  = CARRY((!\DRAM_Controller1|Add0~19 ) # (!\DRAM_Controller1|startup_wait_count [8]))

	.dataa(\DRAM_Controller1|startup_wait_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~19 ),
	.combout(\DRAM_Controller1|Add0~20_combout ),
	.cout(\DRAM_Controller1|Add0~21 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~20 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N16
cycloneive_lcell_comb \DRAM_Controller1|Add0~22 (
// Equation(s):
// \DRAM_Controller1|Add0~22_combout  = (!\DRAM_Controller1|Add0~20_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~20_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~22 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N17
dffeas \DRAM_Controller1|startup_wait_count[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[8] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N28
cycloneive_lcell_comb \DRAM_Controller1|Equal2~0 (
// Equation(s):
// \DRAM_Controller1|Equal2~0_combout  = (\DRAM_Controller1|startup_wait_count [6] & (\DRAM_Controller1|startup_wait_count [8] & (!\DRAM_Controller1|startup_wait_count [7] & \DRAM_Controller1|startup_wait_count [5])))

	.dataa(\DRAM_Controller1|startup_wait_count [6]),
	.datab(\DRAM_Controller1|startup_wait_count [8]),
	.datac(\DRAM_Controller1|startup_wait_count [7]),
	.datad(\DRAM_Controller1|startup_wait_count [5]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~0 .lut_mask = 16'h0800;
defparam \DRAM_Controller1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N4
cycloneive_lcell_comb \DRAM_Controller1|Equal1~0 (
// Equation(s):
// \DRAM_Controller1|Equal1~0_combout  = (!\DRAM_Controller1|startup_wait_count [3] & !\DRAM_Controller1|startup_wait_count [1])

	.dataa(\DRAM_Controller1|startup_wait_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|startup_wait_count [1]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~0 .lut_mask = 16'h0055;
defparam \DRAM_Controller1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~24 (
// Equation(s):
// \DRAM_Controller1|Add0~24_combout  = (\DRAM_Controller1|startup_wait_count [9] & (!\DRAM_Controller1|Add0~21 )) # (!\DRAM_Controller1|startup_wait_count [9] & (\DRAM_Controller1|Add0~21  & VCC))
// \DRAM_Controller1|Add0~25  = CARRY((\DRAM_Controller1|startup_wait_count [9] & !\DRAM_Controller1|Add0~21 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~21 ),
	.combout(\DRAM_Controller1|Add0~24_combout ),
	.cout(\DRAM_Controller1|Add0~25 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~24 .lut_mask = 16'h3C0C;
defparam \DRAM_Controller1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~26 (
// Equation(s):
// \DRAM_Controller1|Add0~26_combout  = (!\DRAM_Controller1|Add0~24_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~24_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~26 .lut_mask = 16'h0033;
defparam \DRAM_Controller1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N19
dffeas \DRAM_Controller1|startup_wait_count[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[9] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~27 (
// Equation(s):
// \DRAM_Controller1|Add0~27_combout  = (\DRAM_Controller1|startup_wait_count [10] & (\DRAM_Controller1|Add0~25  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [10] & ((GND) # (!\DRAM_Controller1|Add0~25 )))
// \DRAM_Controller1|Add0~28  = CARRY((!\DRAM_Controller1|Add0~25 ) # (!\DRAM_Controller1|startup_wait_count [10]))

	.dataa(\DRAM_Controller1|startup_wait_count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~25 ),
	.combout(\DRAM_Controller1|Add0~27_combout ),
	.cout(\DRAM_Controller1|Add0~28 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~27 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N0
cycloneive_lcell_comb \DRAM_Controller1|Add0~29 (
// Equation(s):
// \DRAM_Controller1|Add0~29_combout  = (!\DRAM_Controller1|Add0~27_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~27_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~29 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N1
dffeas \DRAM_Controller1|startup_wait_count[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[10] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneive_lcell_comb \DRAM_Controller1|Add0~30 (
// Equation(s):
// \DRAM_Controller1|Add0~30_combout  = (\DRAM_Controller1|startup_wait_count [11] & (\DRAM_Controller1|Add0~28  & VCC)) # (!\DRAM_Controller1|startup_wait_count [11] & (!\DRAM_Controller1|Add0~28 ))
// \DRAM_Controller1|Add0~31  = CARRY((!\DRAM_Controller1|startup_wait_count [11] & !\DRAM_Controller1|Add0~28 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~28 ),
	.combout(\DRAM_Controller1|Add0~30_combout ),
	.cout(\DRAM_Controller1|Add0~31 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~30 .lut_mask = 16'hC303;
defparam \DRAM_Controller1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N30
cycloneive_lcell_comb \DRAM_Controller1|Add0~32 (
// Equation(s):
// \DRAM_Controller1|Add0~32_combout  = (\DRAM_Controller1|Add0~30_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~30_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~32 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N31
dffeas \DRAM_Controller1|startup_wait_count[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[11] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \DRAM_Controller1|Add0~33 (
// Equation(s):
// \DRAM_Controller1|Add0~33_combout  = (\DRAM_Controller1|startup_wait_count [12] & ((GND) # (!\DRAM_Controller1|Add0~31 ))) # (!\DRAM_Controller1|startup_wait_count [12] & (\DRAM_Controller1|Add0~31  $ (GND)))
// \DRAM_Controller1|Add0~34  = CARRY((\DRAM_Controller1|startup_wait_count [12]) # (!\DRAM_Controller1|Add0~31 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~31 ),
	.combout(\DRAM_Controller1|Add0~33_combout ),
	.cout(\DRAM_Controller1|Add0~34 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~33 .lut_mask = 16'h3CCF;
defparam \DRAM_Controller1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N4
cycloneive_lcell_comb \DRAM_Controller1|Add0~35 (
// Equation(s):
// \DRAM_Controller1|Add0~35_combout  = (\DRAM_Controller1|Add0~33_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~33_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~35 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N5
dffeas \DRAM_Controller1|startup_wait_count[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[12] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N2
cycloneive_lcell_comb \DRAM_Controller1|Equal2~1 (
// Equation(s):
// \DRAM_Controller1|Equal2~1_combout  = (!\DRAM_Controller1|startup_wait_count [11] & (\DRAM_Controller1|startup_wait_count [10] & (!\DRAM_Controller1|startup_wait_count [12] & \DRAM_Controller1|startup_wait_count [9])))

	.dataa(\DRAM_Controller1|startup_wait_count [11]),
	.datab(\DRAM_Controller1|startup_wait_count [10]),
	.datac(\DRAM_Controller1|startup_wait_count [12]),
	.datad(\DRAM_Controller1|startup_wait_count [9]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~1 .lut_mask = 16'h0400;
defparam \DRAM_Controller1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_lcell_comb \DRAM_Controller1|Add0~36 (
// Equation(s):
// \DRAM_Controller1|Add0~36_combout  = (\DRAM_Controller1|startup_wait_count [13] & (!\DRAM_Controller1|Add0~34 )) # (!\DRAM_Controller1|startup_wait_count [13] & (\DRAM_Controller1|Add0~34  & VCC))
// \DRAM_Controller1|Add0~37  = CARRY((\DRAM_Controller1|startup_wait_count [13] & !\DRAM_Controller1|Add0~34 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~34 ),
	.combout(\DRAM_Controller1|Add0~36_combout ),
	.cout(\DRAM_Controller1|Add0~37 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~36 .lut_mask = 16'h3C0C;
defparam \DRAM_Controller1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~38 (
// Equation(s):
// \DRAM_Controller1|Add0~38_combout  = (!\DRAM_Controller1|Add0~36_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~36_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~38 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N21
dffeas \DRAM_Controller1|startup_wait_count[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[13] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~39 (
// Equation(s):
// \DRAM_Controller1|Add0~39_combout  = (\DRAM_Controller1|startup_wait_count [14] & ((GND) # (!\DRAM_Controller1|Add0~37 ))) # (!\DRAM_Controller1|startup_wait_count [14] & (\DRAM_Controller1|Add0~37  $ (GND)))
// \DRAM_Controller1|Add0~40  = CARRY((\DRAM_Controller1|startup_wait_count [14]) # (!\DRAM_Controller1|Add0~37 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~37 ),
	.combout(\DRAM_Controller1|Add0~39_combout ),
	.cout(\DRAM_Controller1|Add0~40 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~39 .lut_mask = 16'h3CCF;
defparam \DRAM_Controller1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N22
cycloneive_lcell_comb \DRAM_Controller1|Add0~41 (
// Equation(s):
// \DRAM_Controller1|Add0~41_combout  = (\DRAM_Controller1|Add0~39_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~39_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~41 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N23
dffeas \DRAM_Controller1|startup_wait_count[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[14] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneive_lcell_comb \DRAM_Controller1|Add0~42 (
// Equation(s):
// \DRAM_Controller1|Add0~42_combout  = \DRAM_Controller1|Add0~40  $ (!\DRAM_Controller1|startup_wait_count [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|startup_wait_count [15]),
	.cin(\DRAM_Controller1|Add0~40 ),
	.combout(\DRAM_Controller1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~42 .lut_mask = 16'hF00F;
defparam \DRAM_Controller1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N24
cycloneive_lcell_comb \DRAM_Controller1|Add0~44 (
// Equation(s):
// \DRAM_Controller1|Add0~44_combout  = (\DRAM_Controller1|Add0~42_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~42_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~44 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y8_N25
dffeas \DRAM_Controller1|startup_wait_count[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[15] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N10
cycloneive_lcell_comb \DRAM_Controller1|Equal2~2 (
// Equation(s):
// \DRAM_Controller1|Equal2~2_combout  = (\DRAM_Controller1|startup_wait_count [13] & (!\DRAM_Controller1|startup_wait_count [14] & !\DRAM_Controller1|startup_wait_count [15]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [13]),
	.datac(\DRAM_Controller1|startup_wait_count [14]),
	.datad(\DRAM_Controller1|startup_wait_count [15]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~2 .lut_mask = 16'h000C;
defparam \DRAM_Controller1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N10
cycloneive_lcell_comb \DRAM_Controller1|Equal1~1 (
// Equation(s):
// \DRAM_Controller1|Equal1~1_combout  = (\DRAM_Controller1|Equal2~0_combout  & (\DRAM_Controller1|Equal1~0_combout  & (\DRAM_Controller1|Equal2~1_combout  & \DRAM_Controller1|Equal2~2_combout )))

	.dataa(\DRAM_Controller1|Equal2~0_combout ),
	.datab(\DRAM_Controller1|Equal1~0_combout ),
	.datac(\DRAM_Controller1|Equal2~1_combout ),
	.datad(\DRAM_Controller1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~1 .lut_mask = 16'h8000;
defparam \DRAM_Controller1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N12
cycloneive_lcell_comb \DRAM_Controller1|Equal5~0 (
// Equation(s):
// \DRAM_Controller1|Equal5~0_combout  = (\DRAM_Controller1|startup_wait_count [4] & (!\DRAM_Controller1|startup_wait_count [0] & (\DRAM_Controller1|Equal1~1_combout  & \DRAM_Controller1|startup_wait_count [2])))

	.dataa(\DRAM_Controller1|startup_wait_count [4]),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(\DRAM_Controller1|Equal1~1_combout ),
	.datad(\DRAM_Controller1|startup_wait_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal5~0 .lut_mask = 16'h2000;
defparam \DRAM_Controller1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N0
cycloneive_lcell_comb \DRAM_Controller1|state~44 (
// Equation(s):
// \DRAM_Controller1|state~44_combout  = (!\restart_system~q  & ((\DRAM_Controller1|Equal5~0_combout ) # (\DRAM_Controller1|state.s_startup~q )))

	.dataa(\DRAM_Controller1|Equal5~0_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~44_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~44 .lut_mask = 16'h00FA;
defparam \DRAM_Controller1|state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N1
dffeas \DRAM_Controller1|state.s_startup (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_startup .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_startup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N26
cycloneive_lcell_comb \DRAM_Controller1|Selector40~0 (
// Equation(s):
// \DRAM_Controller1|Selector40~0_combout  = (\DRAM_Controller1|ready_for_new~q ) # ((\DRAM_Controller1|Equal5~0_combout  & !\DRAM_Controller1|state.s_startup~q ))

	.dataa(\DRAM_Controller1|Equal5~0_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|ready_for_new~q ),
	.datad(\DRAM_Controller1|state.s_startup~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector40~0 .lut_mask = 16'hF0FA;
defparam \DRAM_Controller1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N27
dffeas \DRAM_Controller1|ready_for_new (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|ready_for_new~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|ready_for_new .is_wysiwyg = "true";
defparam \DRAM_Controller1|ready_for_new .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N30
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.s_init~q ) # ((\state.s_init_wait~q  & !\DRAM_Controller1|ready_for_new~q ))

	.dataa(\state.s_init~q ),
	.datab(\state.s_init_wait~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|ready_for_new~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hAAEE;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N5
dffeas \state.s_init_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init_wait .is_wysiwyg = "true";
defparam \state.s_init_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N0
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\pll_reset~q  & ((\state.s_init_wait~q ) # (\state.s_idle~q )))) # (!\state.s_init_pll~q )

	.dataa(\state.s_init_wait~q ),
	.datab(\state.s_idle~q ),
	.datac(\pll_reset~q ),
	.datad(\state.s_init_pll~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hE0FF;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N1
dffeas pll_reset(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam pll_reset.is_wysiwyg = "true";
defparam pll_reset.power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(\pll_reset~q ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 24;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 65;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20833;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 65;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 6;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 240;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \DRAM_Controller1|iob_cke~0 (
// Equation(s):
// \DRAM_Controller1|iob_cke~0_combout  = (\DRAM_Controller1|iob_cke~q ) # (!\DRAM_Controller1|state.s_startup~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|iob_cke~q ),
	.datad(\DRAM_Controller1|state.s_startup~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_cke~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_cke~0 .lut_mask = 16'hF0FF;
defparam \DRAM_Controller1|iob_cke~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \DRAM_Controller1|iob_cke (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_cke~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_cke~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_cke .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_cke .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N2
cycloneive_lcell_comb \DRAM_Controller1|Equal4~0 (
// Equation(s):
// \DRAM_Controller1|Equal4~0_combout  = ((\DRAM_Controller1|startup_wait_count [0]) # ((\DRAM_Controller1|startup_wait_count [2]) # (!\DRAM_Controller1|Equal1~1_combout ))) # (!\DRAM_Controller1|startup_wait_count [4])

	.dataa(\DRAM_Controller1|startup_wait_count [4]),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(\DRAM_Controller1|Equal1~1_combout ),
	.datad(\DRAM_Controller1|startup_wait_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal4~0 .lut_mask = 16'hFFDF;
defparam \DRAM_Controller1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N16
cycloneive_lcell_comb \DRAM_Controller1|Equal3~0 (
// Equation(s):
// \DRAM_Controller1|Equal3~0_combout  = (\DRAM_Controller1|startup_wait_count [2] & \DRAM_Controller1|startup_wait_count [1])

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [2]),
	.datac(gnd),
	.datad(\DRAM_Controller1|startup_wait_count [1]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal3~0 .lut_mask = 16'hCC00;
defparam \DRAM_Controller1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N14
cycloneive_lcell_comb \DRAM_Controller1|Equal3~1 (
// Equation(s):
// \DRAM_Controller1|Equal3~1_combout  = (\DRAM_Controller1|Equal2~0_combout  & (\DRAM_Controller1|Equal3~0_combout  & (\DRAM_Controller1|Equal2~1_combout  & \DRAM_Controller1|Equal2~2_combout )))

	.dataa(\DRAM_Controller1|Equal2~0_combout ),
	.datab(\DRAM_Controller1|Equal3~0_combout ),
	.datac(\DRAM_Controller1|Equal2~1_combout ),
	.datad(\DRAM_Controller1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal3~1 .lut_mask = 16'h8000;
defparam \DRAM_Controller1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N24
cycloneive_lcell_comb \DRAM_Controller1|Selector2~0 (
// Equation(s):
// \DRAM_Controller1|Selector2~0_combout  = ((\DRAM_Controller1|startup_wait_count [4] & ((!\DRAM_Controller1|startup_wait_count [3]) # (!\DRAM_Controller1|startup_wait_count [0]))) # (!\DRAM_Controller1|startup_wait_count [4] & 
// ((\DRAM_Controller1|startup_wait_count [0]) # (\DRAM_Controller1|startup_wait_count [3])))) # (!\DRAM_Controller1|Equal3~1_combout )

	.dataa(\DRAM_Controller1|startup_wait_count [4]),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(\DRAM_Controller1|Equal3~1_combout ),
	.datad(\DRAM_Controller1|startup_wait_count [3]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector2~0 .lut_mask = 16'h7FEF;
defparam \DRAM_Controller1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N0
cycloneive_lcell_comb \DRAM_Controller1|Equal1~2 (
// Equation(s):
// \DRAM_Controller1|Equal1~2_combout  = (\DRAM_Controller1|startup_wait_count [4]) # (((\DRAM_Controller1|startup_wait_count [2]) # (!\DRAM_Controller1|Equal1~1_combout )) # (!\DRAM_Controller1|startup_wait_count [0]))

	.dataa(\DRAM_Controller1|startup_wait_count [4]),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(\DRAM_Controller1|Equal1~1_combout ),
	.datad(\DRAM_Controller1|startup_wait_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~2 .lut_mask = 16'hFFBF;
defparam \DRAM_Controller1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N28
cycloneive_lcell_comb \DRAM_Controller1|Selector2~1 (
// Equation(s):
// \DRAM_Controller1|Selector2~1_combout  = (!\DRAM_Controller1|state.s_startup~q  & (((!\DRAM_Controller1|Equal4~0_combout  & \DRAM_Controller1|Selector2~0_combout )) # (!\DRAM_Controller1|Equal1~2_combout )))

	.dataa(\DRAM_Controller1|Equal4~0_combout ),
	.datab(\DRAM_Controller1|Selector2~0_combout ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector2~1 .lut_mask = 16'h040F;
defparam \DRAM_Controller1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N29
dffeas \DRAM_Controller1|iob_command[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_lcell_comb \DRAM_Controller1|Add1~0 (
// Equation(s):
// \DRAM_Controller1|Add1~0_combout  = \DRAM_Controller1|refresh_count [0] $ (VCC)
// \DRAM_Controller1|Add1~1  = CARRY(\DRAM_Controller1|refresh_count [0])

	.dataa(\DRAM_Controller1|refresh_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add1~0_combout ),
	.cout(\DRAM_Controller1|Add1~1 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~0 .lut_mask = 16'h55AA;
defparam \DRAM_Controller1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N7
dffeas \DRAM_Controller1|refresh_count[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneive_lcell_comb \DRAM_Controller1|Add1~2 (
// Equation(s):
// \DRAM_Controller1|Add1~2_combout  = (\DRAM_Controller1|refresh_count [1] & (!\DRAM_Controller1|Add1~1 )) # (!\DRAM_Controller1|refresh_count [1] & ((\DRAM_Controller1|Add1~1 ) # (GND)))
// \DRAM_Controller1|Add1~3  = CARRY((!\DRAM_Controller1|Add1~1 ) # (!\DRAM_Controller1|refresh_count [1]))

	.dataa(\DRAM_Controller1|refresh_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~1 ),
	.combout(\DRAM_Controller1|Add1~2_combout ),
	.cout(\DRAM_Controller1|Add1~3 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~2 .lut_mask = 16'h5A5F;
defparam \DRAM_Controller1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~1 (
// Equation(s):
// \DRAM_Controller1|refresh_count~1_combout  = (\DRAM_Controller1|Add1~2_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add1~2_combout ),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~1 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|refresh_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N31
dffeas \DRAM_Controller1|refresh_count[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_lcell_comb \DRAM_Controller1|Add1~4 (
// Equation(s):
// \DRAM_Controller1|Add1~4_combout  = (\DRAM_Controller1|refresh_count [2] & (\DRAM_Controller1|Add1~3  $ (GND))) # (!\DRAM_Controller1|refresh_count [2] & (!\DRAM_Controller1|Add1~3  & VCC))
// \DRAM_Controller1|Add1~5  = CARRY((\DRAM_Controller1|refresh_count [2] & !\DRAM_Controller1|Add1~3 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~3 ),
	.combout(\DRAM_Controller1|Add1~4_combout ),
	.cout(\DRAM_Controller1|Add1~5 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~4 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~0 (
// Equation(s):
// \DRAM_Controller1|refresh_count~0_combout  = (\DRAM_Controller1|Add1~4_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(\DRAM_Controller1|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~0 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|refresh_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N29
dffeas \DRAM_Controller1|refresh_count[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneive_lcell_comb \DRAM_Controller1|Add1~6 (
// Equation(s):
// \DRAM_Controller1|Add1~6_combout  = (\DRAM_Controller1|refresh_count [3] & (!\DRAM_Controller1|Add1~5 )) # (!\DRAM_Controller1|refresh_count [3] & ((\DRAM_Controller1|Add1~5 ) # (GND)))
// \DRAM_Controller1|Add1~7  = CARRY((!\DRAM_Controller1|Add1~5 ) # (!\DRAM_Controller1|refresh_count [3]))

	.dataa(\DRAM_Controller1|refresh_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~5 ),
	.combout(\DRAM_Controller1|Add1~6_combout ),
	.cout(\DRAM_Controller1|Add1~7 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~6 .lut_mask = 16'h5A5F;
defparam \DRAM_Controller1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y8_N13
dffeas \DRAM_Controller1|refresh_count[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneive_lcell_comb \DRAM_Controller1|Equal0~0 (
// Equation(s):
// \DRAM_Controller1|Equal0~0_combout  = (!\DRAM_Controller1|refresh_count [3] & (\DRAM_Controller1|refresh_count [2] & (!\DRAM_Controller1|refresh_count [1] & \DRAM_Controller1|refresh_count [0])))

	.dataa(\DRAM_Controller1|refresh_count [3]),
	.datab(\DRAM_Controller1|refresh_count [2]),
	.datac(\DRAM_Controller1|refresh_count [1]),
	.datad(\DRAM_Controller1|refresh_count [0]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~0 .lut_mask = 16'h0400;
defparam \DRAM_Controller1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
cycloneive_lcell_comb \DRAM_Controller1|Add1~8 (
// Equation(s):
// \DRAM_Controller1|Add1~8_combout  = (\DRAM_Controller1|refresh_count [4] & (\DRAM_Controller1|Add1~7  $ (GND))) # (!\DRAM_Controller1|refresh_count [4] & (!\DRAM_Controller1|Add1~7  & VCC))
// \DRAM_Controller1|Add1~9  = CARRY((\DRAM_Controller1|refresh_count [4] & !\DRAM_Controller1|Add1~7 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~7 ),
	.combout(\DRAM_Controller1|Add1~8_combout ),
	.cout(\DRAM_Controller1|Add1~9 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~8 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y8_N15
dffeas \DRAM_Controller1|refresh_count[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[4] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
cycloneive_lcell_comb \DRAM_Controller1|Add1~10 (
// Equation(s):
// \DRAM_Controller1|Add1~10_combout  = (\DRAM_Controller1|refresh_count [5] & (!\DRAM_Controller1|Add1~9 )) # (!\DRAM_Controller1|refresh_count [5] & ((\DRAM_Controller1|Add1~9 ) # (GND)))
// \DRAM_Controller1|Add1~11  = CARRY((!\DRAM_Controller1|Add1~9 ) # (!\DRAM_Controller1|refresh_count [5]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~9 ),
	.combout(\DRAM_Controller1|Add1~10_combout ),
	.cout(\DRAM_Controller1|Add1~11 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~10 .lut_mask = 16'h3C3F;
defparam \DRAM_Controller1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y8_N17
dffeas \DRAM_Controller1|refresh_count[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneive_lcell_comb \DRAM_Controller1|Add1~12 (
// Equation(s):
// \DRAM_Controller1|Add1~12_combout  = (\DRAM_Controller1|refresh_count [6] & (\DRAM_Controller1|Add1~11  $ (GND))) # (!\DRAM_Controller1|refresh_count [6] & (!\DRAM_Controller1|Add1~11  & VCC))
// \DRAM_Controller1|Add1~13  = CARRY((\DRAM_Controller1|refresh_count [6] & !\DRAM_Controller1|Add1~11 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~11 ),
	.combout(\DRAM_Controller1|Add1~12_combout ),
	.cout(\DRAM_Controller1|Add1~13 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~12 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y8_N19
dffeas \DRAM_Controller1|refresh_count[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[6] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneive_lcell_comb \DRAM_Controller1|Add1~14 (
// Equation(s):
// \DRAM_Controller1|Add1~14_combout  = (\DRAM_Controller1|refresh_count [7] & (!\DRAM_Controller1|Add1~13 )) # (!\DRAM_Controller1|refresh_count [7] & ((\DRAM_Controller1|Add1~13 ) # (GND)))
// \DRAM_Controller1|Add1~15  = CARRY((!\DRAM_Controller1|Add1~13 ) # (!\DRAM_Controller1|refresh_count [7]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~13 ),
	.combout(\DRAM_Controller1|Add1~14_combout ),
	.cout(\DRAM_Controller1|Add1~15 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~14 .lut_mask = 16'h3C3F;
defparam \DRAM_Controller1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~2 (
// Equation(s):
// \DRAM_Controller1|refresh_count~2_combout  = (\DRAM_Controller1|Add1~14_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add1~14_combout ),
	.datac(gnd),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~2 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|refresh_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N5
dffeas \DRAM_Controller1|refresh_count[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[7] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
cycloneive_lcell_comb \DRAM_Controller1|Add1~16 (
// Equation(s):
// \DRAM_Controller1|Add1~16_combout  = (\DRAM_Controller1|refresh_count [8] & (\DRAM_Controller1|Add1~15  $ (GND))) # (!\DRAM_Controller1|refresh_count [8] & (!\DRAM_Controller1|Add1~15  & VCC))
// \DRAM_Controller1|Add1~17  = CARRY((\DRAM_Controller1|refresh_count [8] & !\DRAM_Controller1|Add1~15 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~15 ),
	.combout(\DRAM_Controller1|Add1~16_combout ),
	.cout(\DRAM_Controller1|Add1~17 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~16 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~3 (
// Equation(s):
// \DRAM_Controller1|refresh_count~3_combout  = (\DRAM_Controller1|Add1~16_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add1~16_combout ),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~3 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|refresh_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N1
dffeas \DRAM_Controller1|refresh_count[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[8] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneive_lcell_comb \DRAM_Controller1|Equal0~1 (
// Equation(s):
// \DRAM_Controller1|Equal0~1_combout  = (!\DRAM_Controller1|refresh_count [4] & (!\DRAM_Controller1|refresh_count [5] & (\DRAM_Controller1|refresh_count [7] & !\DRAM_Controller1|refresh_count [6])))

	.dataa(\DRAM_Controller1|refresh_count [4]),
	.datab(\DRAM_Controller1|refresh_count [5]),
	.datac(\DRAM_Controller1|refresh_count [7]),
	.datad(\DRAM_Controller1|refresh_count [6]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~1 .lut_mask = 16'h0010;
defparam \DRAM_Controller1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
cycloneive_lcell_comb \DRAM_Controller1|Add1~18 (
// Equation(s):
// \DRAM_Controller1|Add1~18_combout  = \DRAM_Controller1|refresh_count [9] $ (\DRAM_Controller1|Add1~17 )

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\DRAM_Controller1|Add1~17 ),
	.combout(\DRAM_Controller1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add1~18 .lut_mask = 16'h3C3C;
defparam \DRAM_Controller1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y8_N25
dffeas \DRAM_Controller1|refresh_count[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[9] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_lcell_comb \DRAM_Controller1|Equal0~2 (
// Equation(s):
// \DRAM_Controller1|Equal0~2_combout  = (\DRAM_Controller1|Equal0~0_combout  & (\DRAM_Controller1|refresh_count [8] & (\DRAM_Controller1|Equal0~1_combout  & !\DRAM_Controller1|refresh_count [9])))

	.dataa(\DRAM_Controller1|Equal0~0_combout ),
	.datab(\DRAM_Controller1|refresh_count [8]),
	.datac(\DRAM_Controller1|Equal0~1_combout ),
	.datad(\DRAM_Controller1|refresh_count [9]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~2 .lut_mask = 16'h0080;
defparam \DRAM_Controller1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N18
cycloneive_lcell_comb \DRAM_Controller1|state~50 (
// Equation(s):
// \DRAM_Controller1|state~50_combout  = (\DRAM_Controller1|pending_refresh~q  & (\DRAM_Controller1|state.s_idle~q  & !\restart_system~q ))

	.dataa(\DRAM_Controller1|pending_refresh~q ),
	.datab(\DRAM_Controller1|state.s_idle~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~50_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~50 .lut_mask = 16'h0088;
defparam \DRAM_Controller1|state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N19
dffeas \DRAM_Controller1|state.s_idle_in_6 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_6 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N4
cycloneive_lcell_comb \DRAM_Controller1|state~49 (
// Equation(s):
// \DRAM_Controller1|state~49_combout  = (\DRAM_Controller1|state.s_idle_in_6~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_idle_in_6~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~49 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N5
dffeas \DRAM_Controller1|state.s_idle_in_5 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_5 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N22
cycloneive_lcell_comb \DRAM_Controller1|state~48 (
// Equation(s):
// \DRAM_Controller1|state~48_combout  = (\DRAM_Controller1|state.s_idle_in_5~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_5~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~48 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N23
dffeas \DRAM_Controller1|state.s_idle_in_4 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_4 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N12
cycloneive_lcell_comb \DRAM_Controller1|state~47 (
// Equation(s):
// \DRAM_Controller1|state~47_combout  = (\DRAM_Controller1|state.s_idle_in_4~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_4~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~47 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N13
dffeas \DRAM_Controller1|state.s_idle_in_3 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_3 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N14
cycloneive_lcell_comb \DRAM_Controller1|state~46 (
// Equation(s):
// \DRAM_Controller1|state~46_combout  = (\DRAM_Controller1|state.s_idle_in_3~q  & !\restart_system~q )

	.dataa(\DRAM_Controller1|state.s_idle_in_3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~46_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~46 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N15
dffeas \DRAM_Controller1|state.s_idle_in_2 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_2 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N8
cycloneive_lcell_comb \DRAM_Controller1|state~45 (
// Equation(s):
// \DRAM_Controller1|state~45_combout  = (\DRAM_Controller1|state.s_idle_in_2~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_idle_in_2~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~45_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~45 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N9
dffeas \DRAM_Controller1|state.s_idle_in_1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_1 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N26
cycloneive_lcell_comb \DRAM_Controller1|Selector29~0 (
// Equation(s):
// \DRAM_Controller1|Selector29~0_combout  = (\DRAM_Controller1|state.s_idle_in_1~q ) # ((!\DRAM_Controller1|pending_refresh~q  & \DRAM_Controller1|state.s_idle~q ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|pending_refresh~q ),
	.datac(\DRAM_Controller1|state.s_idle~q ),
	.datad(\DRAM_Controller1|state.s_idle_in_1~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector29~0 .lut_mask = 16'hFF30;
defparam \DRAM_Controller1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N16
cycloneive_lcell_comb \DRAM_Controller1|Selector29~1 (
// Equation(s):
// \DRAM_Controller1|Selector29~1_combout  = (\DRAM_Controller1|Selector29~0_combout ) # ((\DRAM_Controller1|Equal5~0_combout  & !\DRAM_Controller1|state.s_startup~q ))

	.dataa(\DRAM_Controller1|Equal5~0_combout ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|Selector29~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector29~1 .lut_mask = 16'hFF22;
defparam \DRAM_Controller1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N17
dffeas \DRAM_Controller1|state.s_idle (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N6
cycloneive_lcell_comb \DRAM_Controller1|Selector18~0 (
// Equation(s):
// \DRAM_Controller1|Selector18~0_combout  = (\DRAM_Controller1|state.s_startup~q  & ((\DRAM_Controller1|pending_refresh~q  & ((!\DRAM_Controller1|state.s_idle~q ))) # (!\DRAM_Controller1|pending_refresh~q  & (\DRAM_Controller1|Equal0~2_combout ))))

	.dataa(\DRAM_Controller1|Equal0~2_combout ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|pending_refresh~q ),
	.datad(\DRAM_Controller1|state.s_idle~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector18~0 .lut_mask = 16'h08C8;
defparam \DRAM_Controller1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N7
dffeas \DRAM_Controller1|pending_refresh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|pending_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|pending_refresh .is_wysiwyg = "true";
defparam \DRAM_Controller1|pending_refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N24
cycloneive_lcell_comb \DRAM_Controller1|Selector1~0 (
// Equation(s):
// \DRAM_Controller1|Selector1~0_combout  = (\DRAM_Controller1|state.s_idle~q  & (\DRAM_Controller1|pending_refresh~q )) # (!\DRAM_Controller1|state.s_idle~q  & ((!\DRAM_Controller1|state.s_startup~q )))

	.dataa(\DRAM_Controller1|pending_refresh~q ),
	.datab(\DRAM_Controller1|state.s_idle~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|state.s_startup~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector1~0 .lut_mask = 16'h88BB;
defparam \DRAM_Controller1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N6
cycloneive_lcell_comb \DRAM_Controller1|Selector1~1 (
// Equation(s):
// \DRAM_Controller1|Selector1~1_combout  = (\DRAM_Controller1|Selector1~0_combout  & (((\DRAM_Controller1|state.s_startup~q ) # (!\DRAM_Controller1|Selector2~0_combout )) # (!\DRAM_Controller1|Equal4~0_combout )))

	.dataa(\DRAM_Controller1|Equal4~0_combout ),
	.datab(\DRAM_Controller1|Selector2~0_combout ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector1~1 .lut_mask = 16'hF700;
defparam \DRAM_Controller1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N7
dffeas \DRAM_Controller1|iob_command[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N22
cycloneive_lcell_comb \DRAM_Controller1|iob_command~0 (
// Equation(s):
// \DRAM_Controller1|iob_command~0_combout  = (\DRAM_Controller1|Selector2~0_combout  & (!\DRAM_Controller1|state.s_startup~q  & \DRAM_Controller1|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|Selector2~0_combout ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_command~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_command~0 .lut_mask = 16'h0C00;
defparam \DRAM_Controller1|iob_command~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N20
cycloneive_lcell_comb \DRAM_Controller1|Selector0~0 (
// Equation(s):
// \DRAM_Controller1|Selector0~0_combout  = (\DRAM_Controller1|Selector1~0_combout  & ((!\DRAM_Controller1|iob_command~0_combout ) # (!\DRAM_Controller1|Equal1~2_combout )))

	.dataa(gnd),
	.datab(\DRAM_Controller1|Equal1~2_combout ),
	.datac(\DRAM_Controller1|iob_command~0_combout ),
	.datad(\DRAM_Controller1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector0~0 .lut_mask = 16'h3F00;
defparam \DRAM_Controller1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N21
dffeas \DRAM_Controller1|iob_command[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N8
cycloneive_lcell_comb \DRAM_Controller1|Selector15~0 (
// Equation(s):
// \DRAM_Controller1|Selector15~0_combout  = (!\DRAM_Controller1|state.s_startup~q  & !\DRAM_Controller1|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector15~0 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N31
dffeas \DRAM_Controller1|iob_address[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_Controller1|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y8_N9
dffeas \DRAM_Controller1|iob_address[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N18
cycloneive_lcell_comb \DRAM_Controller1|Selector5~0 (
// Equation(s):
// \DRAM_Controller1|Selector5~0_combout  = (!\DRAM_Controller1|state.s_startup~q  & !\DRAM_Controller1|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector5~0 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N19
dffeas \DRAM_Controller1|iob_address[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[10] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y1_N28
cycloneive_lcell_comb \DRAM_Controller1|iob_dqm[1]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_dqm[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_dqm[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[1]~feeder .lut_mask = 16'hFFFF;
defparam \DRAM_Controller1|iob_dqm[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y1_N29
dffeas \DRAM_Controller1|iob_dqm[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_dqm[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_dqm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_dqm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N28
cycloneive_lcell_comb \DRAM_Controller1|iob_dqm[0]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_dqm[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_dqm[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[0]~feeder .lut_mask = 16'hFFFF;
defparam \DRAM_Controller1|iob_dqm[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N29
dffeas \DRAM_Controller1|iob_dqm[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_dqm[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[0]~6 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[0]~6_combout  = \UART_Controller1|rx_baud_counter [0] $ (VCC)
// \UART_Controller1|rx_baud_counter[0]~7  = CARRY(\UART_Controller1|rx_baud_counter [0])

	.dataa(\UART_Controller1|rx_baud_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Controller1|rx_baud_counter[0]~6_combout ),
	.cout(\UART_Controller1|rx_baud_counter[0]~7 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[0]~6 .lut_mask = 16'h55AA;
defparam \UART_Controller1|rx_baud_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[2]~10 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[2]~10_combout  = (\UART_Controller1|rx_baud_counter [2] & (\UART_Controller1|rx_baud_counter[1]~9  $ (GND))) # (!\UART_Controller1|rx_baud_counter [2] & (!\UART_Controller1|rx_baud_counter[1]~9  & VCC))
// \UART_Controller1|rx_baud_counter[2]~11  = CARRY((\UART_Controller1|rx_baud_counter [2] & !\UART_Controller1|rx_baud_counter[1]~9 ))

	.dataa(\UART_Controller1|rx_baud_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|rx_baud_counter[1]~9 ),
	.combout(\UART_Controller1|rx_baud_counter[2]~10_combout ),
	.cout(\UART_Controller1|rx_baud_counter[2]~11 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[2]~10 .lut_mask = 16'hA50A;
defparam \UART_Controller1|rx_baud_counter[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[3]~12 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[3]~12_combout  = (\UART_Controller1|rx_baud_counter [3] & (!\UART_Controller1|rx_baud_counter[2]~11 )) # (!\UART_Controller1|rx_baud_counter [3] & ((\UART_Controller1|rx_baud_counter[2]~11 ) # (GND)))
// \UART_Controller1|rx_baud_counter[3]~13  = CARRY((!\UART_Controller1|rx_baud_counter[2]~11 ) # (!\UART_Controller1|rx_baud_counter [3]))

	.dataa(\UART_Controller1|rx_baud_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|rx_baud_counter[2]~11 ),
	.combout(\UART_Controller1|rx_baud_counter[3]~12_combout ),
	.cout(\UART_Controller1|rx_baud_counter[3]~13 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[3]~12 .lut_mask = 16'h5A5F;
defparam \UART_Controller1|rx_baud_counter[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \UART_Controller1|rx_baud_counter[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[2]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[3] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[4]~15 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[4]~15_combout  = (\UART_Controller1|rx_baud_counter [4] & (\UART_Controller1|rx_baud_counter[3]~13  $ (GND))) # (!\UART_Controller1|rx_baud_counter [4] & (!\UART_Controller1|rx_baud_counter[3]~13  & VCC))
// \UART_Controller1|rx_baud_counter[4]~16  = CARRY((\UART_Controller1|rx_baud_counter [4] & !\UART_Controller1|rx_baud_counter[3]~13 ))

	.dataa(gnd),
	.datab(\UART_Controller1|rx_baud_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|rx_baud_counter[3]~13 ),
	.combout(\UART_Controller1|rx_baud_counter[4]~15_combout ),
	.cout(\UART_Controller1|rx_baud_counter[4]~16 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[4]~15 .lut_mask = 16'hC30C;
defparam \UART_Controller1|rx_baud_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \UART_Controller1|rx_baud_counter[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[2]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[4] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[5]~17 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[5]~17_combout  = \UART_Controller1|rx_baud_counter[4]~16  $ (\UART_Controller1|rx_baud_counter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|rx_baud_counter [5]),
	.cin(\UART_Controller1|rx_baud_counter[4]~16 ),
	.combout(\UART_Controller1|rx_baud_counter[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[5]~17 .lut_mask = 16'h0FF0;
defparam \UART_Controller1|rx_baud_counter[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \UART_Controller1|rx_baud_counter[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[2]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[5] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[2]~14 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[2]~14_combout  = (\restart_system~q ) # ((!\UART_Controller1|Equal0~0_combout  & (\UART_Controller1|rx_baud_counter [4] & !\UART_Controller1|rx_baud_counter [5])))

	.dataa(\UART_Controller1|Equal0~0_combout ),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|rx_baud_counter [4]),
	.datad(\UART_Controller1|rx_baud_counter [5]),
	.cin(gnd),
	.combout(\UART_Controller1|rx_baud_counter[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[2]~14 .lut_mask = 16'hCCDC;
defparam \UART_Controller1|rx_baud_counter[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \UART_Controller1|rx_baud_counter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[2]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[0] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \UART_Controller1|rx_baud_counter[1]~8 (
// Equation(s):
// \UART_Controller1|rx_baud_counter[1]~8_combout  = (\UART_Controller1|rx_baud_counter [1] & (!\UART_Controller1|rx_baud_counter[0]~7 )) # (!\UART_Controller1|rx_baud_counter [1] & ((\UART_Controller1|rx_baud_counter[0]~7 ) # (GND)))
// \UART_Controller1|rx_baud_counter[1]~9  = CARRY((!\UART_Controller1|rx_baud_counter[0]~7 ) # (!\UART_Controller1|rx_baud_counter [1]))

	.dataa(gnd),
	.datab(\UART_Controller1|rx_baud_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|rx_baud_counter[0]~7 ),
	.combout(\UART_Controller1|rx_baud_counter[1]~8_combout ),
	.cout(\UART_Controller1|rx_baud_counter[1]~9 ));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[1]~8 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|rx_baud_counter[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \UART_Controller1|rx_baud_counter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[2]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[1] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \UART_Controller1|rx_baud_counter[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_counter[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|rx_baud_counter[2]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_counter[2] .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \UART_Controller1|Equal0~0 (
// Equation(s):
// \UART_Controller1|Equal0~0_combout  = (((\UART_Controller1|rx_baud_counter [3]) # (!\UART_Controller1|rx_baud_counter [1])) # (!\UART_Controller1|rx_baud_counter [0])) # (!\UART_Controller1|rx_baud_counter [2])

	.dataa(\UART_Controller1|rx_baud_counter [2]),
	.datab(\UART_Controller1|rx_baud_counter [0]),
	.datac(\UART_Controller1|rx_baud_counter [1]),
	.datad(\UART_Controller1|rx_baud_counter [3]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal0~0 .lut_mask = 16'hFF7F;
defparam \UART_Controller1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \UART_Controller1|rx_baud_tick~0 (
// Equation(s):
// \UART_Controller1|rx_baud_tick~0_combout  = (!\UART_Controller1|Equal0~0_combout  & (!\restart_system~q  & (\UART_Controller1|rx_baud_counter [4] & !\UART_Controller1|rx_baud_counter [5])))

	.dataa(\UART_Controller1|Equal0~0_combout ),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|rx_baud_counter [4]),
	.datad(\UART_Controller1|rx_baud_counter [5]),
	.cin(gnd),
	.combout(\UART_Controller1|rx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|rx_baud_tick~0 .lut_mask = 16'h0010;
defparam \UART_Controller1|rx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \UART_Controller1|rx_baud_tick (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|rx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|rx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|rx_baud_tick .is_wysiwyg = "true";
defparam \UART_Controller1|rx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \TXD~input (
	.i(TXD),
	.ibar(gnd),
	.o(\TXD~input_o ));
// synopsys translate_off
defparam \TXD~input .bus_hold = "false";
defparam \TXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_sr~1 (
// Equation(s):
// \UART_Controller1|uart_rx_data_sr~1_combout  = (!\restart_system~q  & !\TXD~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(\TXD~input_o ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_sr~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_sr~1 .lut_mask = 16'h000F;
defparam \UART_Controller1|uart_rx_data_sr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit~1 (
// Equation(s):
// \UART_Controller1|uart_rx_bit~1_combout  = (\restart_system~q ) # (\UART_Controller1|rx_baud_tick~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|rx_baud_tick~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit~1 .lut_mask = 16'hFFF0;
defparam \UART_Controller1|uart_rx_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \UART_Controller1|uart_rx_data_sr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_sr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_sr[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_sr~0 (
// Equation(s):
// \UART_Controller1|uart_rx_data_sr~0_combout  = (\UART_Controller1|uart_rx_data_sr [0] & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_data_sr [0]),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_sr~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_sr~0 .lut_mask = 16'h00F0;
defparam \UART_Controller1|uart_rx_data_sr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \UART_Controller1|uart_rx_data_sr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_sr[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \UART_Controller1|uart_rx_filter~0 (
// Equation(s):
// \UART_Controller1|uart_rx_filter~0_combout  = (\UART_Controller1|rx_baud_tick~q  & ((\UART_Controller1|uart_rx_filter [0] & ((!\UART_Controller1|uart_rx_data_sr [1]) # (!\UART_Controller1|uart_rx_filter [1]))) # (!\UART_Controller1|uart_rx_filter [0] & 
// (!\UART_Controller1|uart_rx_filter [1] & !\UART_Controller1|uart_rx_data_sr [1])))) # (!\UART_Controller1|rx_baud_tick~q  & (!\UART_Controller1|uart_rx_filter [0]))

	.dataa(\UART_Controller1|rx_baud_tick~q ),
	.datab(\UART_Controller1|uart_rx_filter [0]),
	.datac(\UART_Controller1|uart_rx_filter [1]),
	.datad(\UART_Controller1|uart_rx_data_sr [1]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_filter~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter~0 .lut_mask = 16'h199B;
defparam \UART_Controller1|uart_rx_filter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \UART_Controller1|uart_rx_filter~1 (
// Equation(s):
// \UART_Controller1|uart_rx_filter~1_combout  = (!\restart_system~q  & !\UART_Controller1|uart_rx_filter~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|uart_rx_filter~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_filter~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter~1 .lut_mask = 16'h000F;
defparam \UART_Controller1|uart_rx_filter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \UART_Controller1|uart_rx_filter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_filter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_filter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_filter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \UART_Controller1|uart_rx_filter~2 (
// Equation(s):
// \UART_Controller1|uart_rx_filter~2_combout  = (!\restart_system~q  & ((\UART_Controller1|uart_rx_filter [0] & ((\UART_Controller1|uart_rx_data_sr [1]) # (\UART_Controller1|uart_rx_filter [1]))) # (!\UART_Controller1|uart_rx_filter [0] & 
// (\UART_Controller1|uart_rx_data_sr [1] & \UART_Controller1|uart_rx_filter [1]))))

	.dataa(\UART_Controller1|uart_rx_filter [0]),
	.datab(\UART_Controller1|uart_rx_data_sr [1]),
	.datac(\UART_Controller1|uart_rx_filter [1]),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_filter~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter~2 .lut_mask = 16'h00E8;
defparam \UART_Controller1|uart_rx_filter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \UART_Controller1|uart_rx_filter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_filter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_filter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_filter[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_filter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit~0 (
// Equation(s):
// \UART_Controller1|uart_rx_bit~0_combout  = (!\restart_system~q  & ((\UART_Controller1|uart_rx_filter [1] & ((\UART_Controller1|uart_rx_bit~q ) # (\UART_Controller1|uart_rx_filter [0]))) # (!\UART_Controller1|uart_rx_filter [1] & 
// (\UART_Controller1|uart_rx_bit~q  & \UART_Controller1|uart_rx_filter [0]))))

	.dataa(\UART_Controller1|uart_rx_filter [1]),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|uart_rx_bit~q ),
	.datad(\UART_Controller1|uart_rx_filter [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit~0 .lut_mask = 16'h3220;
defparam \UART_Controller1|uart_rx_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \UART_Controller1|uart_rx_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~2 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~2_combout  = (!\UART_Controller1|uart_rx_bit~q  & !\restart_system~q )

	.dataa(\UART_Controller1|uart_rx_bit~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~2 .lut_mask = 16'h0055;
defparam \UART_Controller1|uart_rx_data_vec~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \UART_Controller1|uart_rx_count~1 (
// Equation(s):
// \UART_Controller1|uart_rx_count~1_combout  = (!\UART_Controller1|uart_rx_count [0] & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_count [0]),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count~1 .lut_mask = 16'h000F;
defparam \UART_Controller1|uart_rx_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \UART_Controller1|uart_rx_count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \UART_Controller1|uart_rx_count~2 (
// Equation(s):
// \UART_Controller1|uart_rx_count~2_combout  = \UART_Controller1|uart_rx_count [0] $ (\UART_Controller1|uart_rx_count [1])

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_count [0]),
	.datac(\UART_Controller1|uart_rx_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count~2 .lut_mask = 16'h3C3C;
defparam \UART_Controller1|uart_rx_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \UART_Controller1|uart_rx_count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \UART_Controller1|uart_rx_count~0 (
// Equation(s):
// \UART_Controller1|uart_rx_count~0_combout  = \UART_Controller1|uart_rx_count [2] $ (((\UART_Controller1|uart_rx_count [0] & \UART_Controller1|uart_rx_count [1])))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_count [0]),
	.datac(\UART_Controller1|uart_rx_count [2]),
	.datad(\UART_Controller1|uart_rx_count [1]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count~0 .lut_mask = 16'h3CF0;
defparam \UART_Controller1|uart_rx_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \UART_Controller1|uart_rx_count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_count[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~11 (
// Equation(s):
// \UART_Controller1|uart_rx_state~11_combout  = (\UART_Controller1|uart_rx_count [2] & \UART_Controller1|uart_rx_state~7_combout )

	.dataa(\UART_Controller1|uart_rx_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_state~7_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~11 .lut_mask = 16'hAA00;
defparam \UART_Controller1|uart_rx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~9 (
// Equation(s):
// \UART_Controller1|uart_rx_state~9_combout  = ((\UART_Controller1|uart_rx_bit~q  & (!\UART_Controller1|uart_rx_state.rx_get_start_bit~q  & \UART_Controller1|rx_baud_tick~q ))) # (!\UART_Controller1|uart_rx_state~8_combout )

	.dataa(\UART_Controller1|uart_rx_bit~q ),
	.datab(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.datac(\UART_Controller1|uart_rx_state~8_combout ),
	.datad(\UART_Controller1|rx_baud_tick~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~9 .lut_mask = 16'h2F0F;
defparam \UART_Controller1|uart_rx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~12 (
// Equation(s):
// \UART_Controller1|uart_rx_state~12_combout  = (\restart_system~q  & (((\UART_Controller1|uart_rx_state.rx_get_stop_bit~q  & !\UART_Controller1|uart_rx_state~9_combout )))) # (!\restart_system~q  & ((\UART_Controller1|uart_rx_state~11_combout ) # 
// ((\UART_Controller1|uart_rx_state.rx_get_stop_bit~q  & !\UART_Controller1|uart_rx_state~9_combout ))))

	.dataa(\restart_system~q ),
	.datab(\UART_Controller1|uart_rx_state~11_combout ),
	.datac(\UART_Controller1|uart_rx_state.rx_get_stop_bit~q ),
	.datad(\UART_Controller1|uart_rx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~12 .lut_mask = 16'h44F4;
defparam \UART_Controller1|uart_rx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \UART_Controller1|uart_rx_state.rx_get_stop_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_state.rx_get_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state.rx_get_stop_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_state.rx_get_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_out_stb~0 (
// Equation(s):
// \UART_Controller1|uart_rx_data_out_stb~0_combout  = (\UART_Controller1|uart_rx_state.rx_get_stop_bit~q  & (\UART_Controller1|uart_rx_bit_tick~q  & !\UART_Controller1|uart_rx_bit~q ))

	.dataa(\UART_Controller1|uart_rx_state.rx_get_stop_bit~q ),
	.datab(\UART_Controller1|uart_rx_bit_tick~q ),
	.datac(\UART_Controller1|uart_rx_bit~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_out_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_out_stb~0 .lut_mask = 16'h0808;
defparam \UART_Controller1|uart_rx_data_out_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~13 (
// Equation(s):
// \UART_Controller1|uart_rx_state~13_combout  = (\UART_Controller1|uart_rx_state~9_combout  & (!\restart_system~q  & (!\UART_Controller1|uart_rx_data_out_stb~0_combout ))) # (!\UART_Controller1|uart_rx_state~9_combout  & 
// (((\UART_Controller1|uart_rx_state.rx_get_start_bit~q ))))

	.dataa(\restart_system~q ),
	.datab(\UART_Controller1|uart_rx_data_out_stb~0_combout ),
	.datac(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.datad(\UART_Controller1|uart_rx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~13 .lut_mask = 16'h11F0;
defparam \UART_Controller1|uart_rx_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \UART_Controller1|uart_rx_state.rx_get_start_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state.rx_get_start_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_state.rx_get_start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_spacing~3 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_spacing~3_combout  = (!\UART_Controller1|uart_rx_bit_spacing [0] & \UART_Controller1|uart_rx_state.rx_get_start_bit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_bit_spacing [0]),
	.datad(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_spacing~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing~3 .lut_mask = 16'h0F00;
defparam \UART_Controller1|uart_rx_bit_spacing~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \UART_Controller1|uart_rx_bit_spacing[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_spacing~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_spacing [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_spacing[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_spacing~4 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_spacing~4_combout  = (\UART_Controller1|uart_rx_state.rx_get_start_bit~q  & (!\UART_Controller1|uart_rx_bit_tick~0_combout  & (\UART_Controller1|uart_rx_bit_spacing [0] $ (\UART_Controller1|uart_rx_bit_spacing [1]))))

	.dataa(\UART_Controller1|uart_rx_bit_spacing [0]),
	.datab(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.datac(\UART_Controller1|uart_rx_bit_spacing [1]),
	.datad(\UART_Controller1|uart_rx_bit_tick~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_spacing~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing~4 .lut_mask = 16'h0048;
defparam \UART_Controller1|uart_rx_bit_spacing~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \UART_Controller1|uart_rx_bit_spacing[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_spacing~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_spacing [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_spacing[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \UART_Controller1|Add3~0 (
// Equation(s):
// \UART_Controller1|Add3~0_combout  = (\UART_Controller1|uart_rx_bit_spacing [1] & \UART_Controller1|uart_rx_bit_spacing [0])

	.dataa(\UART_Controller1|uart_rx_bit_spacing [1]),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_bit_spacing [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Add3~0 .lut_mask = 16'hA0A0;
defparam \UART_Controller1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_spacing~2 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_spacing~2_combout  = (!\UART_Controller1|uart_rx_bit_tick~0_combout  & (\UART_Controller1|uart_rx_state.rx_get_start_bit~q  & (\UART_Controller1|uart_rx_bit_spacing [2] $ (\UART_Controller1|Add3~0_combout ))))

	.dataa(\UART_Controller1|uart_rx_bit_tick~0_combout ),
	.datab(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.datac(\UART_Controller1|uart_rx_bit_spacing [2]),
	.datad(\UART_Controller1|Add3~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_spacing~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing~2 .lut_mask = 16'h0440;
defparam \UART_Controller1|uart_rx_bit_spacing~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \UART_Controller1|uart_rx_bit_spacing[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_spacing~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_spacing [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_spacing[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_spacing~1 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_spacing~1_combout  = (\UART_Controller1|uart_rx_state.rx_get_start_bit~q  & (\UART_Controller1|uart_rx_bit_spacing [3] $ (((\UART_Controller1|Add3~0_combout  & \UART_Controller1|uart_rx_bit_spacing [2])))))

	.dataa(\UART_Controller1|Add3~0_combout ),
	.datab(\UART_Controller1|uart_rx_state.rx_get_start_bit~q ),
	.datac(\UART_Controller1|uart_rx_bit_spacing [3]),
	.datad(\UART_Controller1|uart_rx_bit_spacing [2]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_spacing~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing~1 .lut_mask = 16'h48C0;
defparam \UART_Controller1|uart_rx_bit_spacing~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \UART_Controller1|uart_rx_bit_spacing[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_spacing~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_spacing [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_spacing[3] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_spacing[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_tick~0 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_tick~0_combout  = (\UART_Controller1|uart_rx_bit_spacing [3] & (\UART_Controller1|uart_rx_bit_spacing [2] & (\UART_Controller1|uart_rx_bit_spacing [0] & \UART_Controller1|uart_rx_bit_spacing [1])))

	.dataa(\UART_Controller1|uart_rx_bit_spacing [3]),
	.datab(\UART_Controller1|uart_rx_bit_spacing [2]),
	.datac(\UART_Controller1|uart_rx_bit_spacing [0]),
	.datad(\UART_Controller1|uart_rx_bit_spacing [1]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_tick~0 .lut_mask = 16'h8000;
defparam \UART_Controller1|uart_rx_bit_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \UART_Controller1|uart_rx_bit_tick~1 (
// Equation(s):
// \UART_Controller1|uart_rx_bit_tick~1_combout  = (\UART_Controller1|rx_baud_tick~q  & \UART_Controller1|uart_rx_bit_tick~0_combout )

	.dataa(\UART_Controller1|rx_baud_tick~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_bit_tick~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_bit_tick~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_tick~1 .lut_mask = 16'hAA00;
defparam \UART_Controller1|uart_rx_bit_tick~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \UART_Controller1|uart_rx_bit_tick (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_bit_tick~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_bit_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_bit_tick .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_bit_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~7 (
// Equation(s):
// \UART_Controller1|uart_rx_state~7_combout  = (\UART_Controller1|uart_rx_count [1] & (\UART_Controller1|uart_rx_bit_tick~q  & (\UART_Controller1|uart_rx_state.rx_get_data~q  & \UART_Controller1|uart_rx_count [0])))

	.dataa(\UART_Controller1|uart_rx_count [1]),
	.datab(\UART_Controller1|uart_rx_bit_tick~q ),
	.datac(\UART_Controller1|uart_rx_state.rx_get_data~q ),
	.datad(\UART_Controller1|uart_rx_count [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~7 .lut_mask = 16'h8000;
defparam \UART_Controller1|uart_rx_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~8 (
// Equation(s):
// \UART_Controller1|uart_rx_state~8_combout  = (!\UART_Controller1|uart_rx_data_out_stb~0_combout  & (!\restart_system~q  & ((!\UART_Controller1|uart_rx_state~7_combout ) # (!\UART_Controller1|uart_rx_count [2]))))

	.dataa(\UART_Controller1|uart_rx_count [2]),
	.datab(\UART_Controller1|uart_rx_state~7_combout ),
	.datac(\UART_Controller1|uart_rx_data_out_stb~0_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~8 .lut_mask = 16'h0007;
defparam \UART_Controller1|uart_rx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \UART_Controller1|uart_rx_state~10 (
// Equation(s):
// \UART_Controller1|uart_rx_state~10_combout  = (\UART_Controller1|uart_rx_state~9_combout  & (\UART_Controller1|uart_rx_state~8_combout )) # (!\UART_Controller1|uart_rx_state~9_combout  & ((\UART_Controller1|uart_rx_state.rx_get_data~q )))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_state~8_combout ),
	.datac(\UART_Controller1|uart_rx_state.rx_get_data~q ),
	.datad(\UART_Controller1|uart_rx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state~10 .lut_mask = 16'hCCF0;
defparam \UART_Controller1|uart_rx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \UART_Controller1|uart_rx_state.rx_get_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_state.rx_get_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_state.rx_get_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_state.rx_get_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec[6]~1 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec[6]~1_combout  = (\restart_system~q ) # ((\UART_Controller1|uart_rx_state.rx_get_data~q  & \UART_Controller1|uart_rx_bit_tick~q ))

	.dataa(\restart_system~q ),
	.datab(\UART_Controller1|uart_rx_state.rx_get_data~q ),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_bit_tick~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[6]~1 .lut_mask = 16'hEEAA;
defparam \UART_Controller1|uart_rx_data_vec[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \UART_Controller1|uart_rx_data_vec[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[7] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~8 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~8_combout  = (!\restart_system~q  & \UART_Controller1|uart_rx_data_vec [7])

	.dataa(\restart_system~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [7]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~8 .lut_mask = 16'h5500;
defparam \UART_Controller1|uart_rx_data_vec~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \UART_Controller1|uart_rx_data_vec[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[6] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~5 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~5_combout  = (\UART_Controller1|uart_rx_data_vec [6] & !\restart_system~q )

	.dataa(\UART_Controller1|uart_rx_data_vec [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~5 .lut_mask = 16'h00AA;
defparam \UART_Controller1|uart_rx_data_vec~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \UART_Controller1|uart_rx_data_vec[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[5] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~4 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~4_combout  = (!\restart_system~q  & \UART_Controller1|uart_rx_data_vec [5])

	.dataa(\restart_system~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [5]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~4 .lut_mask = 16'h5500;
defparam \UART_Controller1|uart_rx_data_vec~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \UART_Controller1|uart_rx_data_vec[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[4] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~7 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~7_combout  = (\UART_Controller1|uart_rx_data_vec [4] & !\restart_system~q )

	.dataa(\UART_Controller1|uart_rx_data_vec [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~7 .lut_mask = 16'h00AA;
defparam \UART_Controller1|uart_rx_data_vec~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \UART_Controller1|uart_rx_data_vec[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[3] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~3 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~3_combout  = (!\restart_system~q  & \UART_Controller1|uart_rx_data_vec [3])

	.dataa(\restart_system~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [3]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~3 .lut_mask = 16'h5500;
defparam \UART_Controller1|uart_rx_data_vec~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \UART_Controller1|uart_rx_data_vec[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \UART_Link1|Equal4~0 (
// Equation(s):
// \UART_Link1|Equal4~0_combout  = (!\UART_Controller1|uart_rx_data_vec [2] & (!\UART_Controller1|uart_rx_data_vec [4] & (!\UART_Controller1|uart_rx_data_vec [5] & \UART_Controller1|uart_rx_data_vec [7])))

	.dataa(\UART_Controller1|uart_rx_data_vec [2]),
	.datab(\UART_Controller1|uart_rx_data_vec [4]),
	.datac(\UART_Controller1|uart_rx_data_vec [5]),
	.datad(\UART_Controller1|uart_rx_data_vec [7]),
	.cin(gnd),
	.combout(\UART_Link1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal4~0 .lut_mask = 16'h0100;
defparam \UART_Link1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~6 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~6_combout  = (!\restart_system~q  & \UART_Controller1|uart_rx_data_vec [2])

	.dataa(\restart_system~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [2]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~6 .lut_mask = 16'h5500;
defparam \UART_Controller1|uart_rx_data_vec~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \UART_Controller1|uart_rx_data_vec[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_vec~0 (
// Equation(s):
// \UART_Controller1|uart_rx_data_vec~0_combout  = (\UART_Controller1|uart_rx_data_vec [1] & !\restart_system~q )

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_data_vec [1]),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_vec~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec~0 .lut_mask = 16'h00CC;
defparam \UART_Controller1|uart_rx_data_vec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \UART_Controller1|uart_rx_data_vec[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_vec~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_rx_data_vec[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_vec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_vec[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_vec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \UART_Link1|Equal4~1 (
// Equation(s):
// \UART_Link1|Equal4~1_combout  = (\UART_Controller1|uart_rx_data_vec [1] & !\UART_Controller1|uart_rx_data_vec [0])

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_data_vec [1]),
	.datac(\UART_Controller1|uart_rx_data_vec [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal4~1 .lut_mask = 16'h0C0C;
defparam \UART_Link1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \UART_Link1|Equal4~2 (
// Equation(s):
// \UART_Link1|Equal4~2_combout  = (!\UART_Controller1|uart_rx_data_vec [3] & (\UART_Link1|Equal4~0_combout  & (\UART_Link1|Equal4~1_combout  & !\UART_Controller1|uart_rx_data_vec [6])))

	.dataa(\UART_Controller1|uart_rx_data_vec [3]),
	.datab(\UART_Link1|Equal4~0_combout ),
	.datac(\UART_Link1|Equal4~1_combout ),
	.datad(\UART_Controller1|uart_rx_data_vec [6]),
	.cin(gnd),
	.combout(\UART_Link1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal4~2 .lut_mask = 16'h0040;
defparam \UART_Link1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[0]~32 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[0]~32_combout  = \UART_Link1|data_buffer_fill_ctr [0] $ (VCC)
// \UART_Link1|data_buffer_fill_ctr[0]~33  = CARRY(\UART_Link1|data_buffer_fill_ctr [0])

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer_fill_ctr[0]~32_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[0]~33 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[0]~32 .lut_mask = 16'h33CC;
defparam \UART_Link1|data_buffer_fill_ctr[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[0]~32 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[0]~32_combout  = \UART_Link1|carrier_buffer_fill_ctr [0] $ (VCC)
// \UART_Link1|carrier_buffer_fill_ctr[0]~33  = CARRY(\UART_Link1|carrier_buffer_fill_ctr [0])

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[0]~32_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[0]~33 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~32 .lut_mask = 16'h33CC;
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \UART_Link1|state~25 (
// Equation(s):
// \UART_Link1|state~25_combout  = (\UART_Link1|rx_dst [1] & (\UART_Link1|state.s_rxing~q  & \UART_Link1|Equal4~2_combout ))

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(\UART_Link1|state.s_rxing~q ),
	.datac(gnd),
	.datad(\UART_Link1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~25 .lut_mask = 16'h8800;
defparam \UART_Link1|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N6
cycloneive_lcell_comb \uart_link_enable~feeder (
// Equation(s):
// \uart_link_enable~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_link_enable~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_link_enable~feeder .lut_mask = 16'hFFFF;
defparam \uart_link_enable~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N7
dffeas uart_link_enable(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_link_enable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_link_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam uart_link_enable.is_wysiwyg = "true";
defparam uart_link_enable.power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \UART_Controller1|uart_rx_data_out_stb (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_out_stb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_out_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_out_stb .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_out_stb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \UART_Link1|carrier_magic_ctr~0 (
// Equation(s):
// \UART_Link1|carrier_magic_ctr~0_combout  = (\UART_Link1|state.s_rxing~q  & (\uart_link_enable~q  & \UART_Controller1|uart_rx_data_out_stb~q ))

	.dataa(\UART_Link1|state.s_rxing~q ),
	.datab(gnd),
	.datac(\uart_link_enable~q ),
	.datad(\UART_Controller1|uart_rx_data_out_stb~q ),
	.cin(gnd),
	.combout(\UART_Link1|carrier_magic_ctr~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_magic_ctr~0 .lut_mask = 16'hA000;
defparam \UART_Link1|carrier_magic_ctr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \UART_Link1|carrier_buffer[0][1]~0 (
// Equation(s):
// \UART_Link1|carrier_buffer[0][1]~0_combout  = (\UART_Link1|rx_dst [0] & (!\UART_Link1|rx_dst [1] & \UART_Link1|carrier_magic_ctr~0_combout ))

	.dataa(gnd),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|rx_dst [1]),
	.datad(\UART_Link1|carrier_magic_ctr~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[0][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][1]~0 .lut_mask = 16'h0C00;
defparam \UART_Link1|carrier_buffer[0][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \UART_Link1|carrier_magic_ctr~1 (
// Equation(s):
// \UART_Link1|carrier_magic_ctr~1_combout  = (\UART_Controller1|uart_rx_data_vec [5] & (\UART_Controller1|uart_rx_data_vec [4] & (\UART_Controller1|uart_rx_data_vec [2] & \UART_Controller1|uart_rx_data_vec [7])))

	.dataa(\UART_Controller1|uart_rx_data_vec [5]),
	.datab(\UART_Controller1|uart_rx_data_vec [4]),
	.datac(\UART_Controller1|uart_rx_data_vec [2]),
	.datad(\UART_Controller1|uart_rx_data_vec [7]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_magic_ctr~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_magic_ctr~1 .lut_mask = 16'h8000;
defparam \UART_Link1|carrier_magic_ctr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \UART_Link1|comm_parse~0 (
// Equation(s):
// \UART_Link1|comm_parse~0_combout  = (\UART_Controller1|uart_rx_data_vec [3] & (!\UART_Controller1|uart_rx_data_vec [0] & (\UART_Controller1|uart_rx_data_vec [1] & \UART_Controller1|uart_rx_data_vec [6])))

	.dataa(\UART_Controller1|uart_rx_data_vec [3]),
	.datab(\UART_Controller1|uart_rx_data_vec [0]),
	.datac(\UART_Controller1|uart_rx_data_vec [1]),
	.datad(\UART_Controller1|uart_rx_data_vec [6]),
	.cin(gnd),
	.combout(\UART_Link1|comm_parse~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|comm_parse~0 .lut_mask = 16'h2000;
defparam \UART_Link1|comm_parse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \UART_Link1|carrier_magic_ctr~2 (
// Equation(s):
// \UART_Link1|carrier_magic_ctr~2_combout  = (!\UART_Link1|carrier_buffer_fill_ctr [1] & (\UART_Link1|carrier_magic_ctr~1_combout  & \UART_Link1|comm_parse~0_combout ))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datab(\UART_Link1|carrier_magic_ctr~1_combout ),
	.datac(\UART_Link1|comm_parse~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|carrier_magic_ctr~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_magic_ctr~2 .lut_mask = 16'h4040;
defparam \UART_Link1|carrier_magic_ctr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[1]~34 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[1]~34_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (!\UART_Link1|carrier_buffer_fill_ctr[0]~33 )) # (!\UART_Link1|carrier_buffer_fill_ctr [1] & ((\UART_Link1|carrier_buffer_fill_ctr[0]~33 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[1]~35  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[0]~33 ) # (!\UART_Link1|carrier_buffer_fill_ctr [1]))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[0]~33 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[1]~34_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[1]~35 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[1]~34 .lut_mask = 16'h3C3F;
defparam \UART_Link1|carrier_buffer_fill_ctr[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[2]~36 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[2]~36_combout  = (\UART_Link1|carrier_buffer_fill_ctr [2] & (\UART_Link1|carrier_buffer_fill_ctr[1]~35  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [2] & (!\UART_Link1|carrier_buffer_fill_ctr[1]~35  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[2]~37  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [2] & !\UART_Link1|carrier_buffer_fill_ctr[1]~35 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[1]~35 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[2]~36_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[2]~37 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[2]~36 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[17]~39 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[17]~39_combout  = ((!\UART_Link1|rx_dst [0] & \UART_Link1|state.s_rxing~q )) # (!\UART_Link1|carrier_buffer_fill_ctr[17]~38_combout )

	.dataa(gnd),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr[17]~38_combout ),
	.datad(\UART_Link1|state.s_rxing~q ),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[17]~39 .lut_mask = 16'h3F0F;
defparam \UART_Link1|carrier_buffer_fill_ctr[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \UART_Link1|Add0~0 (
// Equation(s):
// \UART_Link1|Add0~0_combout  = \UART_Controller1|uart_rx_data_vec [0] $ (VCC)
// \UART_Link1|Add0~1  = CARRY(\UART_Controller1|uart_rx_data_vec [0])

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_data_vec [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Link1|Add0~0_combout ),
	.cout(\UART_Link1|Add0~1 ));
// synopsys translate_off
defparam \UART_Link1|Add0~0 .lut_mask = 16'h33CC;
defparam \UART_Link1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \UART_Link1|Add0~2 (
// Equation(s):
// \UART_Link1|Add0~2_combout  = (\UART_Controller1|uart_rx_data_vec [1] & (!\UART_Link1|Add0~1 )) # (!\UART_Controller1|uart_rx_data_vec [1] & ((\UART_Link1|Add0~1 ) # (GND)))
// \UART_Link1|Add0~3  = CARRY((!\UART_Link1|Add0~1 ) # (!\UART_Controller1|uart_rx_data_vec [1]))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_data_vec [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add0~1 ),
	.combout(\UART_Link1|Add0~2_combout ),
	.cout(\UART_Link1|Add0~3 ));
// synopsys translate_off
defparam \UART_Link1|Add0~2 .lut_mask = 16'h3C3F;
defparam \UART_Link1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \UART_Link1|Add0~4 (
// Equation(s):
// \UART_Link1|Add0~4_combout  = (\UART_Controller1|uart_rx_data_vec [2] & (\UART_Link1|Add0~3  $ (GND))) # (!\UART_Controller1|uart_rx_data_vec [2] & (!\UART_Link1|Add0~3  & VCC))
// \UART_Link1|Add0~5  = CARRY((\UART_Controller1|uart_rx_data_vec [2] & !\UART_Link1|Add0~3 ))

	.dataa(\UART_Controller1|uart_rx_data_vec [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add0~3 ),
	.combout(\UART_Link1|Add0~4_combout ),
	.cout(\UART_Link1|Add0~5 ));
// synopsys translate_off
defparam \UART_Link1|Add0~4 .lut_mask = 16'hA50A;
defparam \UART_Link1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \UART_Link1|Add0~6 (
// Equation(s):
// \UART_Link1|Add0~6_combout  = (\UART_Controller1|uart_rx_data_vec [3] & (\UART_Link1|Add0~5  & VCC)) # (!\UART_Controller1|uart_rx_data_vec [3] & (!\UART_Link1|Add0~5 ))
// \UART_Link1|Add0~7  = CARRY((!\UART_Controller1|uart_rx_data_vec [3] & !\UART_Link1|Add0~5 ))

	.dataa(\UART_Controller1|uart_rx_data_vec [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add0~5 ),
	.combout(\UART_Link1|Add0~6_combout ),
	.cout(\UART_Link1|Add0~7 ));
// synopsys translate_off
defparam \UART_Link1|Add0~6 .lut_mask = 16'hA505;
defparam \UART_Link1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \UART_Link1|Add0~8 (
// Equation(s):
// \UART_Link1|Add0~8_combout  = (\UART_Controller1|uart_rx_data_vec [4] & ((GND) # (!\UART_Link1|Add0~7 ))) # (!\UART_Controller1|uart_rx_data_vec [4] & (\UART_Link1|Add0~7  $ (GND)))
// \UART_Link1|Add0~9  = CARRY((\UART_Controller1|uart_rx_data_vec [4]) # (!\UART_Link1|Add0~7 ))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_data_vec [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add0~7 ),
	.combout(\UART_Link1|Add0~8_combout ),
	.cout(\UART_Link1|Add0~9 ));
// synopsys translate_off
defparam \UART_Link1|Add0~8 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \UART_Link1|Add0~10 (
// Equation(s):
// \UART_Link1|Add0~10_combout  = (\UART_Controller1|uart_rx_data_vec [5] & (\UART_Link1|Add0~9  & VCC)) # (!\UART_Controller1|uart_rx_data_vec [5] & (!\UART_Link1|Add0~9 ))
// \UART_Link1|Add0~11  = CARRY((!\UART_Controller1|uart_rx_data_vec [5] & !\UART_Link1|Add0~9 ))

	.dataa(\UART_Controller1|uart_rx_data_vec [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add0~9 ),
	.combout(\UART_Link1|Add0~10_combout ),
	.cout(\UART_Link1|Add0~11 ));
// synopsys translate_off
defparam \UART_Link1|Add0~10 .lut_mask = 16'hA505;
defparam \UART_Link1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \UART_Link1|Add0~12 (
// Equation(s):
// \UART_Link1|Add0~12_combout  = (\UART_Controller1|uart_rx_data_vec [6] & ((GND) # (!\UART_Link1|Add0~11 ))) # (!\UART_Controller1|uart_rx_data_vec [6] & (\UART_Link1|Add0~11  $ (GND)))
// \UART_Link1|Add0~13  = CARRY((\UART_Controller1|uart_rx_data_vec [6]) # (!\UART_Link1|Add0~11 ))

	.dataa(gnd),
	.datab(\UART_Controller1|uart_rx_data_vec [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add0~11 ),
	.combout(\UART_Link1|Add0~12_combout ),
	.cout(\UART_Link1|Add0~13 ));
// synopsys translate_off
defparam \UART_Link1|Add0~12 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \UART_Link1|Add0~14 (
// Equation(s):
// \UART_Link1|Add0~14_combout  = \UART_Link1|Add0~13  $ (!\UART_Controller1|uart_rx_data_vec [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [7]),
	.cin(\UART_Link1|Add0~13 ),
	.combout(\UART_Link1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Add0~14 .lut_mask = 16'hF00F;
defparam \UART_Link1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \UART_Link1|comm_parse~5 (
// Equation(s):
// \UART_Link1|comm_parse~5_combout  = (!\UART_Link1|Add0~8_combout  & (!\UART_Link1|Add0~14_combout  & (!\UART_Link1|Add0~10_combout  & !\UART_Link1|Add0~12_combout )))

	.dataa(\UART_Link1|Add0~8_combout ),
	.datab(\UART_Link1|Add0~14_combout ),
	.datac(\UART_Link1|Add0~10_combout ),
	.datad(\UART_Link1|Add0~12_combout ),
	.cin(gnd),
	.combout(\UART_Link1|comm_parse~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|comm_parse~5 .lut_mask = 16'h0001;
defparam \UART_Link1|comm_parse~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \UART_Link1|comm_parse~4 (
// Equation(s):
// \UART_Link1|comm_parse~4_combout  = (!\UART_Link1|Add0~6_combout  & (!\UART_Link1|Add0~4_combout  & (\UART_Link1|Add0~0_combout  $ (\UART_Link1|Add0~2_combout ))))

	.dataa(\UART_Link1|Add0~6_combout ),
	.datab(\UART_Link1|Add0~4_combout ),
	.datac(\UART_Link1|Add0~0_combout ),
	.datad(\UART_Link1|Add0~2_combout ),
	.cin(gnd),
	.combout(\UART_Link1|comm_parse~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|comm_parse~4 .lut_mask = 16'h0110;
defparam \UART_Link1|comm_parse~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[0]~41 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[0]~41_combout  = (\UART_Link1|rx_dst [0]) # ((\UART_Link1|comm_parse~5_combout  & \UART_Link1|comm_parse~4_combout ))

	.dataa(gnd),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|comm_parse~5_combout ),
	.datad(\UART_Link1|comm_parse~4_combout ),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~41 .lut_mask = 16'hFCCC;
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[0]~42 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[0]~42_combout  = (!\UART_Link1|rx_dst [1] & (\UART_Link1|state.s_rxing~q  & \UART_Controller1|uart_rx_data_out_stb~q ))

	.dataa(gnd),
	.datab(\UART_Link1|rx_dst [1]),
	.datac(\UART_Link1|state.s_rxing~q ),
	.datad(\UART_Controller1|uart_rx_data_out_stb~q ),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~42 .lut_mask = 16'h3000;
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[0]~10 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[0]~10_combout  = \UART_Controller1|tx_baud_counter [0] $ (VCC)
// \UART_Controller1|tx_baud_counter[0]~11  = CARRY(\UART_Controller1|tx_baud_counter [0])

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_counter[0]~10_combout ),
	.cout(\UART_Controller1|tx_baud_counter[0]~11 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[0]~10 .lut_mask = 16'h33CC;
defparam \UART_Controller1|tx_baud_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[0]~18 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[0]~18_combout  = (\restart_system~q ) # (!\UART_Controller1|Equal4~2_combout )

	.dataa(\UART_Controller1|Equal4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[0]~18 .lut_mask = 16'hFF55;
defparam \UART_Controller1|tx_baud_counter[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \UART_Controller1|tx_baud_counter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[0] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[1]~12 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[1]~12_combout  = (\UART_Controller1|tx_baud_counter [1] & (!\UART_Controller1|tx_baud_counter[0]~11 )) # (!\UART_Controller1|tx_baud_counter [1] & ((\UART_Controller1|tx_baud_counter[0]~11 ) # (GND)))
// \UART_Controller1|tx_baud_counter[1]~13  = CARRY((!\UART_Controller1|tx_baud_counter[0]~11 ) # (!\UART_Controller1|tx_baud_counter [1]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[0]~11 ),
	.combout(\UART_Controller1|tx_baud_counter[1]~12_combout ),
	.cout(\UART_Controller1|tx_baud_counter[1]~13 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[1]~12 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \UART_Controller1|tx_baud_counter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[1] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[2]~14 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[2]~14_combout  = (\UART_Controller1|tx_baud_counter [2] & (\UART_Controller1|tx_baud_counter[1]~13  $ (GND))) # (!\UART_Controller1|tx_baud_counter [2] & (!\UART_Controller1|tx_baud_counter[1]~13  & VCC))
// \UART_Controller1|tx_baud_counter[2]~15  = CARRY((\UART_Controller1|tx_baud_counter [2] & !\UART_Controller1|tx_baud_counter[1]~13 ))

	.dataa(\UART_Controller1|tx_baud_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[1]~13 ),
	.combout(\UART_Controller1|tx_baud_counter[2]~14_combout ),
	.cout(\UART_Controller1|tx_baud_counter[2]~15 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[2]~14 .lut_mask = 16'hA50A;
defparam \UART_Controller1|tx_baud_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \UART_Controller1|tx_baud_counter[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[2] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[3]~16 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[3]~16_combout  = (\UART_Controller1|tx_baud_counter [3] & (!\UART_Controller1|tx_baud_counter[2]~15 )) # (!\UART_Controller1|tx_baud_counter [3] & ((\UART_Controller1|tx_baud_counter[2]~15 ) # (GND)))
// \UART_Controller1|tx_baud_counter[3]~17  = CARRY((!\UART_Controller1|tx_baud_counter[2]~15 ) # (!\UART_Controller1|tx_baud_counter [3]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[2]~15 ),
	.combout(\UART_Controller1|tx_baud_counter[3]~16_combout ),
	.cout(\UART_Controller1|tx_baud_counter[3]~17 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \UART_Controller1|tx_baud_counter[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[3] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[4]~19 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[4]~19_combout  = (\UART_Controller1|tx_baud_counter [4] & (\UART_Controller1|tx_baud_counter[3]~17  $ (GND))) # (!\UART_Controller1|tx_baud_counter [4] & (!\UART_Controller1|tx_baud_counter[3]~17  & VCC))
// \UART_Controller1|tx_baud_counter[4]~20  = CARRY((\UART_Controller1|tx_baud_counter [4] & !\UART_Controller1|tx_baud_counter[3]~17 ))

	.dataa(\UART_Controller1|tx_baud_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[3]~17 ),
	.combout(\UART_Controller1|tx_baud_counter[4]~19_combout ),
	.cout(\UART_Controller1|tx_baud_counter[4]~20 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[4]~19 .lut_mask = 16'hA50A;
defparam \UART_Controller1|tx_baud_counter[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \UART_Controller1|tx_baud_counter[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[4] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[5]~21 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[5]~21_combout  = (\UART_Controller1|tx_baud_counter [5] & (!\UART_Controller1|tx_baud_counter[4]~20 )) # (!\UART_Controller1|tx_baud_counter [5] & ((\UART_Controller1|tx_baud_counter[4]~20 ) # (GND)))
// \UART_Controller1|tx_baud_counter[5]~22  = CARRY((!\UART_Controller1|tx_baud_counter[4]~20 ) # (!\UART_Controller1|tx_baud_counter [5]))

	.dataa(\UART_Controller1|tx_baud_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[4]~20 ),
	.combout(\UART_Controller1|tx_baud_counter[5]~21_combout ),
	.cout(\UART_Controller1|tx_baud_counter[5]~22 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[5]~21 .lut_mask = 16'h5A5F;
defparam \UART_Controller1|tx_baud_counter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \UART_Controller1|tx_baud_counter[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[5] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[6]~23 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[6]~23_combout  = (\UART_Controller1|tx_baud_counter [6] & (\UART_Controller1|tx_baud_counter[5]~22  $ (GND))) # (!\UART_Controller1|tx_baud_counter [6] & (!\UART_Controller1|tx_baud_counter[5]~22  & VCC))
// \UART_Controller1|tx_baud_counter[6]~24  = CARRY((\UART_Controller1|tx_baud_counter [6] & !\UART_Controller1|tx_baud_counter[5]~22 ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[5]~22 ),
	.combout(\UART_Controller1|tx_baud_counter[6]~23_combout ),
	.cout(\UART_Controller1|tx_baud_counter[6]~24 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[6]~23 .lut_mask = 16'hC30C;
defparam \UART_Controller1|tx_baud_counter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \UART_Controller1|tx_baud_counter[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[6] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[7]~25 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[7]~25_combout  = (\UART_Controller1|tx_baud_counter [7] & (!\UART_Controller1|tx_baud_counter[6]~24 )) # (!\UART_Controller1|tx_baud_counter [7] & ((\UART_Controller1|tx_baud_counter[6]~24 ) # (GND)))
// \UART_Controller1|tx_baud_counter[7]~26  = CARRY((!\UART_Controller1|tx_baud_counter[6]~24 ) # (!\UART_Controller1|tx_baud_counter [7]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[6]~24 ),
	.combout(\UART_Controller1|tx_baud_counter[7]~25_combout ),
	.cout(\UART_Controller1|tx_baud_counter[7]~26 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[7]~25 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \UART_Controller1|tx_baud_counter[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[7] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \UART_Controller1|Equal4~1 (
// Equation(s):
// \UART_Controller1|Equal4~1_combout  = ((\UART_Controller1|tx_baud_counter [7]) # ((!\UART_Controller1|tx_baud_counter [5]) # (!\UART_Controller1|tx_baud_counter [6]))) # (!\UART_Controller1|tx_baud_counter [4])

	.dataa(\UART_Controller1|tx_baud_counter [4]),
	.datab(\UART_Controller1|tx_baud_counter [7]),
	.datac(\UART_Controller1|tx_baud_counter [6]),
	.datad(\UART_Controller1|tx_baud_counter [5]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~1 .lut_mask = 16'hDFFF;
defparam \UART_Controller1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[8]~27 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[8]~27_combout  = (\UART_Controller1|tx_baud_counter [8] & (\UART_Controller1|tx_baud_counter[7]~26  $ (GND))) # (!\UART_Controller1|tx_baud_counter [8] & (!\UART_Controller1|tx_baud_counter[7]~26  & VCC))
// \UART_Controller1|tx_baud_counter[8]~28  = CARRY((\UART_Controller1|tx_baud_counter [8] & !\UART_Controller1|tx_baud_counter[7]~26 ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[7]~26 ),
	.combout(\UART_Controller1|tx_baud_counter[8]~27_combout ),
	.cout(\UART_Controller1|tx_baud_counter[8]~28 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[8]~27 .lut_mask = 16'hC30C;
defparam \UART_Controller1|tx_baud_counter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \UART_Controller1|tx_baud_counter[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[8] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \UART_Controller1|Equal4~0 (
// Equation(s):
// \UART_Controller1|Equal4~0_combout  = ((\UART_Controller1|tx_baud_counter [3]) # ((!\UART_Controller1|tx_baud_counter [0]) # (!\UART_Controller1|tx_baud_counter [1]))) # (!\UART_Controller1|tx_baud_counter [2])

	.dataa(\UART_Controller1|tx_baud_counter [2]),
	.datab(\UART_Controller1|tx_baud_counter [3]),
	.datac(\UART_Controller1|tx_baud_counter [1]),
	.datad(\UART_Controller1|tx_baud_counter [0]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~0 .lut_mask = 16'hDFFF;
defparam \UART_Controller1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[9]~29 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[9]~29_combout  = \UART_Controller1|tx_baud_counter[8]~28  $ (\UART_Controller1|tx_baud_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|tx_baud_counter [9]),
	.cin(\UART_Controller1|tx_baud_counter[8]~28 ),
	.combout(\UART_Controller1|tx_baud_counter[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[9]~29 .lut_mask = 16'h0FF0;
defparam \UART_Controller1|tx_baud_counter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \UART_Controller1|tx_baud_counter[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[9] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \UART_Controller1|Equal4~2 (
// Equation(s):
// \UART_Controller1|Equal4~2_combout  = (\UART_Controller1|Equal4~1_combout ) # (((\UART_Controller1|Equal4~0_combout ) # (\UART_Controller1|tx_baud_counter [9])) # (!\UART_Controller1|tx_baud_counter [8]))

	.dataa(\UART_Controller1|Equal4~1_combout ),
	.datab(\UART_Controller1|tx_baud_counter [8]),
	.datac(\UART_Controller1|Equal4~0_combout ),
	.datad(\UART_Controller1|tx_baud_counter [9]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~2 .lut_mask = 16'hFFFB;
defparam \UART_Controller1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \UART_Controller1|tx_baud_tick~0 (
// Equation(s):
// \UART_Controller1|tx_baud_tick~0_combout  = (!\UART_Controller1|Equal4~2_combout  & !\restart_system~q )

	.dataa(\UART_Controller1|Equal4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_tick~0 .lut_mask = 16'h0055;
defparam \UART_Controller1|tx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \UART_Controller1|tx_baud_tick (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_tick .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~11 (
// Equation(s):
// \UART_Controller1|uart_tx_state~11_combout  = (\UART_Controller1|uart_tx_state~9_combout  & (!\UART_Controller1|uart_tx_state~8_combout  & ((\UART_Controller1|uart_tx_state.tx_send_data~q ) # (\UART_Controller1|uart_tx_count[0]~0_combout ))))

	.dataa(\UART_Controller1|uart_tx_state~9_combout ),
	.datab(\UART_Controller1|uart_tx_state~8_combout ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~11 .lut_mask = 16'h2220;
defparam \UART_Controller1|uart_tx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \UART_Controller1|uart_tx_state.tx_send_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~3 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~3_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (!\restart_system~q  & ((!\UART_Controller1|Add6~0_combout ) # (!\UART_Controller1|uart_tx_count [2]))))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|uart_tx_count [2]),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|Add6~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~3 .lut_mask = 16'h020A;
defparam \UART_Controller1|uart_tx_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~4 (
// Equation(s):
// \UART_Controller1|uart_tx_count~4_combout  = (\UART_Controller1|uart_tx_count[0]~3_combout  & !\UART_Controller1|uart_tx_count [0])

	.dataa(\UART_Controller1|uart_tx_count[0]~3_combout ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~4 .lut_mask = 16'h0A0A;
defparam \UART_Controller1|uart_tx_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~1 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~1_combout  = (\UART_Controller1|uart_tx_count[0]~0_combout ) # ((\restart_system~q ) # ((\UART_Controller1|tx_baud_tick~q  & \UART_Controller1|uart_tx_state.tx_send_data~q )))

	.dataa(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.datab(\UART_Controller1|tx_baud_tick~q ),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~1 .lut_mask = 16'hFEFA;
defparam \UART_Controller1|uart_tx_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \UART_Controller1|uart_tx_count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~5 (
// Equation(s):
// \UART_Controller1|uart_tx_count~5_combout  = (\UART_Controller1|uart_tx_count[0]~3_combout  & (\UART_Controller1|uart_tx_count [0] $ (\UART_Controller1|uart_tx_count [1])))

	.dataa(\UART_Controller1|uart_tx_count[0]~3_combout ),
	.datab(\UART_Controller1|uart_tx_count [0]),
	.datac(\UART_Controller1|uart_tx_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~5 .lut_mask = 16'h2828;
defparam \UART_Controller1|uart_tx_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N3
dffeas \UART_Controller1|uart_tx_count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \UART_Controller1|Add6~0 (
// Equation(s):
// \UART_Controller1|Add6~0_combout  = (\UART_Controller1|uart_tx_count [0] & \UART_Controller1|uart_tx_count [1])

	.dataa(gnd),
	.datab(\UART_Controller1|uart_tx_count [0]),
	.datac(gnd),
	.datad(\UART_Controller1|uart_tx_count [1]),
	.cin(gnd),
	.combout(\UART_Controller1|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Add6~0 .lut_mask = 16'hCC00;
defparam \UART_Controller1|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~2 (
// Equation(s):
// \UART_Controller1|uart_tx_count~2_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (!\restart_system~q  & (\UART_Controller1|uart_tx_count [2] $ (\UART_Controller1|Add6~0_combout ))))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|uart_tx_count [2]),
	.datad(\UART_Controller1|Add6~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~2 .lut_mask = 16'h0220;
defparam \UART_Controller1|uart_tx_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \UART_Controller1|uart_tx_count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~8 (
// Equation(s):
// \UART_Controller1|uart_tx_state~8_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_count [2] & (\UART_Controller1|Add6~0_combout  & \UART_Controller1|tx_baud_tick~q )))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|uart_tx_count [2]),
	.datac(\UART_Controller1|Add6~0_combout ),
	.datad(\UART_Controller1|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~8 .lut_mask = 16'h8000;
defparam \UART_Controller1|uart_tx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~12 (
// Equation(s):
// \UART_Controller1|uart_tx_state~12_combout  = (!\UART_Controller1|uart_tx_state~8_combout  & (\UART_Controller1|uart_tx_state.tx_send_stop_bit~q  & (\UART_Controller1|uart_tx_state~9_combout  & !\UART_Controller1|uart_tx_count[0]~0_combout )))

	.dataa(\UART_Controller1|uart_tx_state~8_combout ),
	.datab(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.datac(\UART_Controller1|uart_tx_state~9_combout ),
	.datad(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~12 .lut_mask = 16'h0040;
defparam \UART_Controller1|uart_tx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~13 (
// Equation(s):
// \UART_Controller1|uart_tx_state~13_combout  = (\UART_Controller1|uart_tx_state~12_combout ) # ((\UART_Controller1|uart_tx_state~8_combout  & !\restart_system~q ))

	.dataa(\UART_Controller1|uart_tx_state~8_combout ),
	.datab(\restart_system~q ),
	.datac(\UART_Controller1|uart_tx_state~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~13 .lut_mask = 16'hF2F2;
defparam \UART_Controller1|uart_tx_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \UART_Controller1|uart_tx_state.tx_send_stop_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_stop_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~9 (
// Equation(s):
// \UART_Controller1|uart_tx_state~9_combout  = (!\restart_system~q  & ((!\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ) # (!\UART_Controller1|tx_baud_tick~q )))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_tick~q ),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~9 .lut_mask = 16'h030F;
defparam \UART_Controller1|uart_tx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~10 (
// Equation(s):
// \UART_Controller1|uart_tx_state~10_combout  = (\UART_Controller1|uart_tx_state~9_combout  & ((\UART_Controller1|uart_tx_state~8_combout ) # ((\UART_Controller1|uart_tx_state.tx_send_start_bit~q ) # (\UART_Controller1|uart_tx_count[0]~0_combout ))))

	.dataa(\UART_Controller1|uart_tx_state~9_combout ),
	.datab(\UART_Controller1|uart_tx_state~8_combout ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.datad(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~10 .lut_mask = 16'hAAA8;
defparam \UART_Controller1|uart_tx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \UART_Controller1|uart_tx_state.tx_send_start_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_start_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~0 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~0_combout  = (\UART_Controller1|tx_baud_tick~q  & (!\UART_Controller1|uart_tx_state.tx_send_start_bit~q  & \UART_Link1|iob_uart_write~q ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_tick~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.datad(\UART_Link1|iob_uart_write~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~0 .lut_mask = 16'h0C00;
defparam \UART_Controller1|uart_tx_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \UART_Controller1|uart_rx_data_in_ack~feeder (
// Equation(s):
// \UART_Controller1|uart_rx_data_in_ack~feeder_combout  = \UART_Controller1|uart_tx_count[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_rx_data_in_ack~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_in_ack~feeder .lut_mask = 16'hFF00;
defparam \UART_Controller1|uart_rx_data_in_ack~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \UART_Controller1|uart_rx_data_in_ack (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_rx_data_in_ack~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_rx_data_in_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_rx_data_in_ack .is_wysiwyg = "true";
defparam \UART_Controller1|uart_rx_data_in_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \UART_Link1|LessThan2~19 (
// Equation(s):
// \UART_Link1|LessThan2~19_combout  = (!\UART_Link1|data_buffer_fill_ctr [22] & (!\UART_Link1|data_buffer_fill_ctr [21] & (!\UART_Link1|data_buffer_fill_ctr [20] & !\UART_Link1|data_buffer_fill_ctr [23])))

	.dataa(\UART_Link1|data_buffer_fill_ctr [22]),
	.datab(\UART_Link1|data_buffer_fill_ctr [21]),
	.datac(\UART_Link1|data_buffer_fill_ctr [20]),
	.datad(\UART_Link1|data_buffer_fill_ctr [23]),
	.cin(gnd),
	.combout(\UART_Link1|LessThan2~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|LessThan2~19 .lut_mask = 16'h0001;
defparam \UART_Link1|LessThan2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \UART_Link1|LessThan2~18 (
// Equation(s):
// \UART_Link1|LessThan2~18_combout  = (!\UART_Link1|data_buffer_fill_ctr [18] & (!\UART_Link1|data_buffer_fill_ctr [19] & (!\UART_Link1|data_buffer_fill_ctr [16] & !\UART_Link1|data_buffer_fill_ctr [17])))

	.dataa(\UART_Link1|data_buffer_fill_ctr [18]),
	.datab(\UART_Link1|data_buffer_fill_ctr [19]),
	.datac(\UART_Link1|data_buffer_fill_ctr [16]),
	.datad(\UART_Link1|data_buffer_fill_ctr [17]),
	.cin(gnd),
	.combout(\UART_Link1|LessThan2~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|LessThan2~18 .lut_mask = 16'h0001;
defparam \UART_Link1|LessThan2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \UART_Link1|LessThan2~17 (
// Equation(s):
// \UART_Link1|LessThan2~17_combout  = (!\UART_Link1|data_buffer_fill_ctr [12] & (!\UART_Link1|data_buffer_fill_ctr [14] & (!\UART_Link1|data_buffer_fill_ctr [15] & !\UART_Link1|data_buffer_fill_ctr [13])))

	.dataa(\UART_Link1|data_buffer_fill_ctr [12]),
	.datab(\UART_Link1|data_buffer_fill_ctr [14]),
	.datac(\UART_Link1|data_buffer_fill_ctr [15]),
	.datad(\UART_Link1|data_buffer_fill_ctr [13]),
	.cin(gnd),
	.combout(\UART_Link1|LessThan2~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|LessThan2~17 .lut_mask = 16'h0001;
defparam \UART_Link1|LessThan2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \UART_Link1|LessThan2~16 (
// Equation(s):
// \UART_Link1|LessThan2~16_combout  = (!\UART_Link1|data_buffer_fill_ctr [11] & (!\UART_Link1|data_buffer_fill_ctr [9] & (!\UART_Link1|data_buffer_fill_ctr [10] & !\UART_Link1|data_buffer_fill_ctr [8])))

	.dataa(\UART_Link1|data_buffer_fill_ctr [11]),
	.datab(\UART_Link1|data_buffer_fill_ctr [9]),
	.datac(\UART_Link1|data_buffer_fill_ctr [10]),
	.datad(\UART_Link1|data_buffer_fill_ctr [8]),
	.cin(gnd),
	.combout(\UART_Link1|LessThan2~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|LessThan2~16 .lut_mask = 16'h0001;
defparam \UART_Link1|LessThan2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \UART_Link1|LessThan2~20 (
// Equation(s):
// \UART_Link1|LessThan2~20_combout  = (\UART_Link1|LessThan2~19_combout  & (\UART_Link1|LessThan2~18_combout  & (\UART_Link1|LessThan2~17_combout  & \UART_Link1|LessThan2~16_combout )))

	.dataa(\UART_Link1|LessThan2~19_combout ),
	.datab(\UART_Link1|LessThan2~18_combout ),
	.datac(\UART_Link1|LessThan2~17_combout ),
	.datad(\UART_Link1|LessThan2~16_combout ),
	.cin(gnd),
	.combout(\UART_Link1|LessThan2~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|LessThan2~20 .lut_mask = 16'h8000;
defparam \UART_Link1|LessThan2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[29]~90 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[29]~90_combout  = (\UART_Link1|data_buffer_fill_ctr [29] & (!\UART_Link1|data_buffer_fill_ctr[28]~89 )) # (!\UART_Link1|data_buffer_fill_ctr [29] & ((\UART_Link1|data_buffer_fill_ctr[28]~89 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[29]~91  = CARRY((!\UART_Link1|data_buffer_fill_ctr[28]~89 ) # (!\UART_Link1|data_buffer_fill_ctr [29]))

	.dataa(\UART_Link1|data_buffer_fill_ctr [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[28]~89 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[29]~90_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[29]~91 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[29]~90 .lut_mask = 16'h5A5F;
defparam \UART_Link1|data_buffer_fill_ctr[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[30]~92 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[30]~92_combout  = (\UART_Link1|data_buffer_fill_ctr [30] & (\UART_Link1|data_buffer_fill_ctr[29]~91  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [30] & (!\UART_Link1|data_buffer_fill_ctr[29]~91  & VCC))
// \UART_Link1|data_buffer_fill_ctr[30]~93  = CARRY((\UART_Link1|data_buffer_fill_ctr [30] & !\UART_Link1|data_buffer_fill_ctr[29]~91 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[29]~91 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[30]~92_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[30]~93 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[30]~92 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[30]~98 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[30]~98_combout  = ((\UART_Link1|rx_dst [0]) # ((!\UART_Controller1|uart_rx_data_out_stb~q ) # (!\UART_Link1|rx_dst [1]))) # (!\UART_Link1|state.s_rxing~q )

	.dataa(\UART_Link1|state.s_rxing~q ),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|rx_dst [1]),
	.datad(\UART_Controller1|uart_rx_data_out_stb~q ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer_fill_ctr[30]~98_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[30]~98 .lut_mask = 16'hDFFF;
defparam \UART_Link1|data_buffer_fill_ctr[30]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[31]~99 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[31]~99_combout  = ((\UART_Link1|tx_token [1] & ((\UART_Controller1|uart_rx_data_in_ack~q ))) # (!\UART_Link1|tx_token [1] & (!\UART_Link1|tx_token [0]))) # (!\UART_Link1|data_buffer_fill_ctr[30]~98_combout )

	.dataa(\UART_Link1|data_buffer_fill_ctr[30]~98_combout ),
	.datab(\UART_Link1|tx_token [0]),
	.datac(\UART_Controller1|uart_rx_data_in_ack~q ),
	.datad(\UART_Link1|tx_token [1]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer_fill_ctr[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[31]~99 .lut_mask = 16'hF577;
defparam \UART_Link1|data_buffer_fill_ctr[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[31]~100 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[31]~100_combout  = (\uart_link_enable~q  & (\UART_Link1|data_buffer_fill_ctr[31]~99_combout  & ((\UART_Link1|state.s_txing~q ) # (!\UART_Link1|data_buffer_fill_ctr[30]~98_combout ))))

	.dataa(\UART_Link1|data_buffer_fill_ctr[30]~98_combout ),
	.datab(\UART_Link1|state.s_txing~q ),
	.datac(\uart_link_enable~q ),
	.datad(\UART_Link1|data_buffer_fill_ctr[31]~99_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[31]~100 .lut_mask = 16'hD000;
defparam \UART_Link1|data_buffer_fill_ctr[31]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \UART_Link1|data_buffer_fill_ctr[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[30] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[31]~94 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[31]~94_combout  = \UART_Link1|data_buffer_fill_ctr [31] $ (\UART_Link1|data_buffer_fill_ctr[30]~93 )

	.dataa(\UART_Link1|data_buffer_fill_ctr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_Link1|data_buffer_fill_ctr[30]~93 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[31]~94 .lut_mask = 16'h5A5A;
defparam \UART_Link1|data_buffer_fill_ctr[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \UART_Link1|data_buffer_fill_ctr[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[31] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \UART_Link1|Mux258~5 (
// Equation(s):
// \UART_Link1|Mux258~5_combout  = (\UART_Link1|LessThan2~22_combout  & (\UART_Link1|LessThan2~20_combout  & !\UART_Link1|data_buffer_fill_ctr [31]))

	.dataa(\UART_Link1|LessThan2~22_combout ),
	.datab(\UART_Link1|LessThan2~20_combout ),
	.datac(\UART_Link1|data_buffer_fill_ctr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Mux258~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux258~5 .lut_mask = 16'h0808;
defparam \UART_Link1|Mux258~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \UART_Link1|carrier_buffer[0][1]~1 (
// Equation(s):
// \UART_Link1|carrier_buffer[0][1]~1_combout  = (\UART_Link1|carrier_buffer[0][1]~0_combout  & (!\UART_Link1|carrier_buffer_fill_ctr [2] & (!\UART_Link1|carrier_buffer_fill_ctr [1] & !\UART_Link1|carrier_buffer_fill_ctr [0])))

	.dataa(\UART_Link1|carrier_buffer[0][1]~0_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[0][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][1]~1 .lut_mask = 16'h0002;
defparam \UART_Link1|carrier_buffer[0][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \UART_Link1|carrier_buffer[0][1]~2 (
// Equation(s):
// \UART_Link1|carrier_buffer[0][1]~2_combout  = (\UART_Link1|carrier_buffer[0][1]~1_combout ) # ((\UART_Link1|carrier_magic_ctr~0_combout  & \UART_Link1|state~15_combout ))

	.dataa(\UART_Link1|carrier_buffer[0][1]~1_combout ),
	.datab(\UART_Link1|carrier_magic_ctr~0_combout ),
	.datac(\UART_Link1|state~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[0][1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][1]~2 .lut_mask = 16'hEAEA;
defparam \UART_Link1|carrier_buffer[0][1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \UART_Link1|carrier_buffer[0][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[0][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][5] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \UART_Link1|carrier_buffer[0][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[0][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][4] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \UART_Link1|carrier_buffer[0][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[0][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][3] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \UART_Link1|carrier_buffer[0][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[0][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][2] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \UART_Link1|carrier_buffer[0][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[0][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][0] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \UART_Link1|carrier_buffer[0][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[0][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][1] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \UART_Link1|Add3~0 (
// Equation(s):
// \UART_Link1|Add3~0_combout  = (\UART_Link1|carrier_buffer[0][0]~q  & (\UART_Link1|carrier_buffer[0][1]~q  $ (VCC))) # (!\UART_Link1|carrier_buffer[0][0]~q  & (\UART_Link1|carrier_buffer[0][1]~q  & VCC))
// \UART_Link1|Add3~1  = CARRY((\UART_Link1|carrier_buffer[0][0]~q  & \UART_Link1|carrier_buffer[0][1]~q ))

	.dataa(\UART_Link1|carrier_buffer[0][0]~q ),
	.datab(\UART_Link1|carrier_buffer[0][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Link1|Add3~0_combout ),
	.cout(\UART_Link1|Add3~1 ));
// synopsys translate_off
defparam \UART_Link1|Add3~0 .lut_mask = 16'h6688;
defparam \UART_Link1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \UART_Link1|Add3~2 (
// Equation(s):
// \UART_Link1|Add3~2_combout  = (\UART_Link1|carrier_buffer[0][2]~q  & (!\UART_Link1|Add3~1 )) # (!\UART_Link1|carrier_buffer[0][2]~q  & ((\UART_Link1|Add3~1 ) # (GND)))
// \UART_Link1|Add3~3  = CARRY((!\UART_Link1|Add3~1 ) # (!\UART_Link1|carrier_buffer[0][2]~q ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add3~1 ),
	.combout(\UART_Link1|Add3~2_combout ),
	.cout(\UART_Link1|Add3~3 ));
// synopsys translate_off
defparam \UART_Link1|Add3~2 .lut_mask = 16'h3C3F;
defparam \UART_Link1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \UART_Link1|Add3~4 (
// Equation(s):
// \UART_Link1|Add3~4_combout  = (\UART_Link1|carrier_buffer[0][3]~q  & ((GND) # (!\UART_Link1|Add3~3 ))) # (!\UART_Link1|carrier_buffer[0][3]~q  & (\UART_Link1|Add3~3  $ (GND)))
// \UART_Link1|Add3~5  = CARRY((\UART_Link1|carrier_buffer[0][3]~q ) # (!\UART_Link1|Add3~3 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add3~3 ),
	.combout(\UART_Link1|Add3~4_combout ),
	.cout(\UART_Link1|Add3~5 ));
// synopsys translate_off
defparam \UART_Link1|Add3~4 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \UART_Link1|Add3~6 (
// Equation(s):
// \UART_Link1|Add3~6_combout  = (\UART_Link1|carrier_buffer[0][4]~q  & (\UART_Link1|Add3~5  & VCC)) # (!\UART_Link1|carrier_buffer[0][4]~q  & (!\UART_Link1|Add3~5 ))
// \UART_Link1|Add3~7  = CARRY((!\UART_Link1|carrier_buffer[0][4]~q  & !\UART_Link1|Add3~5 ))

	.dataa(\UART_Link1|carrier_buffer[0][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add3~5 ),
	.combout(\UART_Link1|Add3~6_combout ),
	.cout(\UART_Link1|Add3~7 ));
// synopsys translate_off
defparam \UART_Link1|Add3~6 .lut_mask = 16'hA505;
defparam \UART_Link1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \UART_Link1|Add3~8 (
// Equation(s):
// \UART_Link1|Add3~8_combout  = (\UART_Link1|carrier_buffer[0][5]~q  & ((GND) # (!\UART_Link1|Add3~7 ))) # (!\UART_Link1|carrier_buffer[0][5]~q  & (\UART_Link1|Add3~7  $ (GND)))
// \UART_Link1|Add3~9  = CARRY((\UART_Link1|carrier_buffer[0][5]~q ) # (!\UART_Link1|Add3~7 ))

	.dataa(\UART_Link1|carrier_buffer[0][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add3~7 ),
	.combout(\UART_Link1|Add3~8_combout ),
	.cout(\UART_Link1|Add3~9 ));
// synopsys translate_off
defparam \UART_Link1|Add3~8 .lut_mask = 16'h5AAF;
defparam \UART_Link1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \UART_Link1|Mux258~2 (
// Equation(s):
// \UART_Link1|Mux258~2_combout  = (\UART_Link1|data_buffer_fill_ctr [4] & (\UART_Link1|Add3~6_combout  & (\UART_Link1|Add3~8_combout  $ (!\UART_Link1|data_buffer_fill_ctr [5])))) # (!\UART_Link1|data_buffer_fill_ctr [4] & (!\UART_Link1|Add3~6_combout  & 
// (\UART_Link1|Add3~8_combout  $ (!\UART_Link1|data_buffer_fill_ctr [5]))))

	.dataa(\UART_Link1|data_buffer_fill_ctr [4]),
	.datab(\UART_Link1|Add3~8_combout ),
	.datac(\UART_Link1|data_buffer_fill_ctr [5]),
	.datad(\UART_Link1|Add3~6_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux258~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux258~2 .lut_mask = 16'h8241;
defparam \UART_Link1|Mux258~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \UART_Link1|carrier_buffer[0][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[0][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][6] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \UART_Link1|Add3~10 (
// Equation(s):
// \UART_Link1|Add3~10_combout  = (\UART_Link1|carrier_buffer[0][6]~q  & (\UART_Link1|Add3~9  & VCC)) # (!\UART_Link1|carrier_buffer[0][6]~q  & (!\UART_Link1|Add3~9 ))
// \UART_Link1|Add3~11  = CARRY((!\UART_Link1|carrier_buffer[0][6]~q  & !\UART_Link1|Add3~9 ))

	.dataa(\UART_Link1|carrier_buffer[0][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add3~9 ),
	.combout(\UART_Link1|Add3~10_combout ),
	.cout(\UART_Link1|Add3~11 ));
// synopsys translate_off
defparam \UART_Link1|Add3~10 .lut_mask = 16'hA505;
defparam \UART_Link1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \UART_Link1|carrier_buffer[0][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[0][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[0][7] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \UART_Link1|Add3~12 (
// Equation(s):
// \UART_Link1|Add3~12_combout  = \UART_Link1|Add3~11  $ (\UART_Link1|carrier_buffer[0][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|carrier_buffer[0][7]~q ),
	.cin(\UART_Link1|Add3~11 ),
	.combout(\UART_Link1|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Add3~12 .lut_mask = 16'h0FF0;
defparam \UART_Link1|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \UART_Link1|Mux258~3 (
// Equation(s):
// \UART_Link1|Mux258~3_combout  = (\UART_Link1|data_buffer_fill_ctr [6] & (\UART_Link1|Add3~10_combout  & (\UART_Link1|Add3~12_combout  $ (!\UART_Link1|data_buffer_fill_ctr [7])))) # (!\UART_Link1|data_buffer_fill_ctr [6] & (!\UART_Link1|Add3~10_combout  & 
// (\UART_Link1|Add3~12_combout  $ (!\UART_Link1|data_buffer_fill_ctr [7]))))

	.dataa(\UART_Link1|data_buffer_fill_ctr [6]),
	.datab(\UART_Link1|Add3~10_combout ),
	.datac(\UART_Link1|Add3~12_combout ),
	.datad(\UART_Link1|data_buffer_fill_ctr [7]),
	.cin(gnd),
	.combout(\UART_Link1|Mux258~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux258~3 .lut_mask = 16'h9009;
defparam \UART_Link1|Mux258~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \UART_Link1|Mux258~1 (
// Equation(s):
// \UART_Link1|Mux258~1_combout  = (\UART_Link1|data_buffer_fill_ctr [3] & (\UART_Link1|Add3~4_combout  & (\UART_Link1|Add3~2_combout  $ (!\UART_Link1|data_buffer_fill_ctr [2])))) # (!\UART_Link1|data_buffer_fill_ctr [3] & (!\UART_Link1|Add3~4_combout  & 
// (\UART_Link1|Add3~2_combout  $ (!\UART_Link1|data_buffer_fill_ctr [2]))))

	.dataa(\UART_Link1|data_buffer_fill_ctr [3]),
	.datab(\UART_Link1|Add3~2_combout ),
	.datac(\UART_Link1|data_buffer_fill_ctr [2]),
	.datad(\UART_Link1|Add3~4_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux258~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux258~1 .lut_mask = 16'h8241;
defparam \UART_Link1|Mux258~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \UART_Link1|Mux258~0 (
// Equation(s):
// \UART_Link1|Mux258~0_combout  = (\UART_Link1|carrier_buffer[0][0]~q  & (!\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer_fill_ctr [1] $ (!\UART_Link1|Add3~0_combout )))) # (!\UART_Link1|carrier_buffer[0][0]~q  & 
// (\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer_fill_ctr [1] $ (!\UART_Link1|Add3~0_combout ))))

	.dataa(\UART_Link1|carrier_buffer[0][0]~q ),
	.datab(\UART_Link1|data_buffer_fill_ctr [0]),
	.datac(\UART_Link1|data_buffer_fill_ctr [1]),
	.datad(\UART_Link1|Add3~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux258~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux258~0 .lut_mask = 16'h6006;
defparam \UART_Link1|Mux258~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \UART_Link1|Mux258~4 (
// Equation(s):
// \UART_Link1|Mux258~4_combout  = (\UART_Link1|Mux258~2_combout  & (\UART_Link1|Mux258~3_combout  & (\UART_Link1|Mux258~1_combout  & \UART_Link1|Mux258~0_combout )))

	.dataa(\UART_Link1|Mux258~2_combout ),
	.datab(\UART_Link1|Mux258~3_combout ),
	.datac(\UART_Link1|Mux258~1_combout ),
	.datad(\UART_Link1|Mux258~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux258~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux258~4 .lut_mask = 16'h8000;
defparam \UART_Link1|Mux258~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \UART_Link1|Mux258~6 (
// Equation(s):
// \UART_Link1|Mux258~6_combout  = (\UART_Link1|tx_token [1] & ((\UART_Link1|tx_token [0]) # ((!\UART_Link1|Mux258~4_combout ) # (!\UART_Link1|Mux258~5_combout ))))

	.dataa(\UART_Link1|tx_token [1]),
	.datab(\UART_Link1|tx_token [0]),
	.datac(\UART_Link1|Mux258~5_combout ),
	.datad(\UART_Link1|Mux258~4_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux258~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux258~6 .lut_mask = 16'h8AAA;
defparam \UART_Link1|Mux258~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \UART_Link1|Mux258~7 (
// Equation(s):
// \UART_Link1|Mux258~7_combout  = (\UART_Controller1|uart_rx_data_in_ack~q  & (!\UART_Link1|Mux258~6_combout  & ((!\UART_Link1|Equal5~11_combout ) # (!\UART_Link1|tx_token [0])))) # (!\UART_Controller1|uart_rx_data_in_ack~q  & (((\UART_Link1|tx_token 
// [0]))))

	.dataa(\UART_Controller1|uart_rx_data_in_ack~q ),
	.datab(\UART_Link1|Mux258~6_combout ),
	.datac(\UART_Link1|tx_token [0]),
	.datad(\UART_Link1|Equal5~11_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux258~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux258~7 .lut_mask = 16'h5272;
defparam \UART_Link1|Mux258~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \UART_Link1|tx_token[1]~0 (
// Equation(s):
// \UART_Link1|tx_token[1]~0_combout  = (\UART_Link1|state.s_txing~q  & \uart_link_enable~q )

	.dataa(gnd),
	.datab(\UART_Link1|state.s_txing~q ),
	.datac(\uart_link_enable~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|tx_token[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|tx_token[1]~0 .lut_mask = 16'hC0C0;
defparam \UART_Link1|tx_token[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \UART_Link1|tx_token[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux258~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|tx_token [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|tx_token[0] .is_wysiwyg = "true";
defparam \UART_Link1|tx_token[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \UART_Link1|Mux257~0 (
// Equation(s):
// \UART_Link1|Mux257~0_combout  = (\UART_Controller1|uart_rx_data_in_ack~q  & ((\UART_Link1|tx_token [0] & (!\UART_Link1|tx_token [1] & \UART_Link1|Equal5~11_combout )) # (!\UART_Link1|tx_token [0] & (\UART_Link1|tx_token [1])))) # 
// (!\UART_Controller1|uart_rx_data_in_ack~q  & (((\UART_Link1|tx_token [1]))))

	.dataa(\UART_Controller1|uart_rx_data_in_ack~q ),
	.datab(\UART_Link1|tx_token [0]),
	.datac(\UART_Link1|tx_token [1]),
	.datad(\UART_Link1|Equal5~11_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux257~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux257~0 .lut_mask = 16'h7870;
defparam \UART_Link1|Mux257~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \UART_Link1|tx_token[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux257~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|tx_token [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|tx_token[1] .is_wysiwyg = "true";
defparam \UART_Link1|tx_token[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[0]~40 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[0]~40_combout  = (\UART_Link1|state.s_txing~q  & ((\UART_Link1|tx_token [0] & (\UART_Controller1|uart_rx_data_in_ack~q )) # (!\UART_Link1|tx_token [0] & ((!\UART_Link1|tx_token [1])))))

	.dataa(\UART_Controller1|uart_rx_data_in_ack~q ),
	.datab(\UART_Link1|state.s_txing~q ),
	.datac(\UART_Link1|tx_token [1]),
	.datad(\UART_Link1|tx_token [0]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~40 .lut_mask = 16'h880C;
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[0]~43 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[0]~43_combout  = (\uart_link_enable~q  & ((\UART_Link1|carrier_buffer_fill_ctr[0]~40_combout ) # ((\UART_Link1|carrier_buffer_fill_ctr[0]~41_combout  & \UART_Link1|carrier_buffer_fill_ctr[0]~42_combout ))))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr[0]~41_combout ),
	.datab(\uart_link_enable~q ),
	.datac(\UART_Link1|carrier_buffer_fill_ctr[0]~42_combout ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr[0]~40_combout ),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~43 .lut_mask = 16'hCC80;
defparam \UART_Link1|carrier_buffer_fill_ctr[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \UART_Link1|carrier_buffer_fill_ctr[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[2]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[2] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[3]~44 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[3]~44_combout  = (\UART_Link1|carrier_buffer_fill_ctr [3] & (!\UART_Link1|carrier_buffer_fill_ctr[2]~37 )) # (!\UART_Link1|carrier_buffer_fill_ctr [3] & ((\UART_Link1|carrier_buffer_fill_ctr[2]~37 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[3]~45  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[2]~37 ) # (!\UART_Link1|carrier_buffer_fill_ctr [3]))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[2]~37 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[3]~44_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[3]~45 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[3]~44 .lut_mask = 16'h5A5F;
defparam \UART_Link1|carrier_buffer_fill_ctr[3]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \UART_Link1|carrier_buffer_fill_ctr[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[3]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[3] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[4]~46 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[4]~46_combout  = (\UART_Link1|carrier_buffer_fill_ctr [4] & (\UART_Link1|carrier_buffer_fill_ctr[3]~45  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [4] & (!\UART_Link1|carrier_buffer_fill_ctr[3]~45  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[4]~47  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [4] & !\UART_Link1|carrier_buffer_fill_ctr[3]~45 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[3]~45 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[4]~46_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[4]~47 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[4]~46 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[4]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \UART_Link1|carrier_buffer_fill_ctr[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[4]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[4] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[5]~48 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[5]~48_combout  = (\UART_Link1|carrier_buffer_fill_ctr [5] & (!\UART_Link1|carrier_buffer_fill_ctr[4]~47 )) # (!\UART_Link1|carrier_buffer_fill_ctr [5] & ((\UART_Link1|carrier_buffer_fill_ctr[4]~47 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[5]~49  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[4]~47 ) # (!\UART_Link1|carrier_buffer_fill_ctr [5]))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[4]~47 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[5]~48_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[5]~49 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[5]~48 .lut_mask = 16'h5A5F;
defparam \UART_Link1|carrier_buffer_fill_ctr[5]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \UART_Link1|carrier_buffer_fill_ctr[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[5]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[5] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[6]~50 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[6]~50_combout  = (\UART_Link1|carrier_buffer_fill_ctr [6] & (\UART_Link1|carrier_buffer_fill_ctr[5]~49  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [6] & (!\UART_Link1|carrier_buffer_fill_ctr[5]~49  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[6]~51  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [6] & !\UART_Link1|carrier_buffer_fill_ctr[5]~49 ))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[5]~49 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[6]~50_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[6]~51 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[6]~50 .lut_mask = 16'hA50A;
defparam \UART_Link1|carrier_buffer_fill_ctr[6]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \UART_Link1|carrier_buffer_fill_ctr[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[6]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[6] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[7]~52 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[7]~52_combout  = (\UART_Link1|carrier_buffer_fill_ctr [7] & (!\UART_Link1|carrier_buffer_fill_ctr[6]~51 )) # (!\UART_Link1|carrier_buffer_fill_ctr [7] & ((\UART_Link1|carrier_buffer_fill_ctr[6]~51 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[7]~53  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[6]~51 ) # (!\UART_Link1|carrier_buffer_fill_ctr [7]))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[6]~51 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[7]~52_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[7]~53 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[7]~52 .lut_mask = 16'h3C3F;
defparam \UART_Link1|carrier_buffer_fill_ctr[7]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \UART_Link1|carrier_buffer_fill_ctr[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[7]~52_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[7] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[8]~54 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[8]~54_combout  = (\UART_Link1|carrier_buffer_fill_ctr [8] & (\UART_Link1|carrier_buffer_fill_ctr[7]~53  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [8] & (!\UART_Link1|carrier_buffer_fill_ctr[7]~53  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[8]~55  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [8] & !\UART_Link1|carrier_buffer_fill_ctr[7]~53 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[7]~53 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[8]~54_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[8]~55 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[8]~54 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[8]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \UART_Link1|carrier_buffer_fill_ctr[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[8]~54_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[8] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[9]~56 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[9]~56_combout  = (\UART_Link1|carrier_buffer_fill_ctr [9] & (!\UART_Link1|carrier_buffer_fill_ctr[8]~55 )) # (!\UART_Link1|carrier_buffer_fill_ctr [9] & ((\UART_Link1|carrier_buffer_fill_ctr[8]~55 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[9]~57  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[8]~55 ) # (!\UART_Link1|carrier_buffer_fill_ctr [9]))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[8]~55 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[9]~56_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[9]~57 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[9]~56 .lut_mask = 16'h3C3F;
defparam \UART_Link1|carrier_buffer_fill_ctr[9]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \UART_Link1|carrier_buffer_fill_ctr[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[9]~56_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[9] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \UART_Link1|Equal5~1 (
// Equation(s):
// \UART_Link1|Equal5~1_combout  = (!\UART_Link1|carrier_buffer_fill_ctr [7] & (!\UART_Link1|carrier_buffer_fill_ctr [9] & (!\UART_Link1|carrier_buffer_fill_ctr [8] & !\UART_Link1|carrier_buffer_fill_ctr [6])))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [7]),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [9]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [8]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [6]),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~1 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[10]~58 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[10]~58_combout  = (\UART_Link1|carrier_buffer_fill_ctr [10] & (\UART_Link1|carrier_buffer_fill_ctr[9]~57  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [10] & (!\UART_Link1|carrier_buffer_fill_ctr[9]~57  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[10]~59  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [10] & !\UART_Link1|carrier_buffer_fill_ctr[9]~57 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[9]~57 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[10]~58_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[10]~59 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[10]~58 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[10]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \UART_Link1|carrier_buffer_fill_ctr[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[10]~58_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[10] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[11]~60 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[11]~60_combout  = (\UART_Link1|carrier_buffer_fill_ctr [11] & (!\UART_Link1|carrier_buffer_fill_ctr[10]~59 )) # (!\UART_Link1|carrier_buffer_fill_ctr [11] & ((\UART_Link1|carrier_buffer_fill_ctr[10]~59 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[11]~61  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[10]~59 ) # (!\UART_Link1|carrier_buffer_fill_ctr [11]))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[10]~59 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[11]~60_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[11]~61 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[11]~60 .lut_mask = 16'h5A5F;
defparam \UART_Link1|carrier_buffer_fill_ctr[11]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \UART_Link1|carrier_buffer_fill_ctr[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[11]~60_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[11] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[12]~62 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[12]~62_combout  = (\UART_Link1|carrier_buffer_fill_ctr [12] & (\UART_Link1|carrier_buffer_fill_ctr[11]~61  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [12] & (!\UART_Link1|carrier_buffer_fill_ctr[11]~61  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[12]~63  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [12] & !\UART_Link1|carrier_buffer_fill_ctr[11]~61 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[11]~61 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[12]~62_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[12]~63 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[12]~62 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[12]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \UART_Link1|carrier_buffer_fill_ctr[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[12]~62_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[12] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[13]~64 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[13]~64_combout  = (\UART_Link1|carrier_buffer_fill_ctr [13] & (!\UART_Link1|carrier_buffer_fill_ctr[12]~63 )) # (!\UART_Link1|carrier_buffer_fill_ctr [13] & ((\UART_Link1|carrier_buffer_fill_ctr[12]~63 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[13]~65  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[12]~63 ) # (!\UART_Link1|carrier_buffer_fill_ctr [13]))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[12]~63 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[13]~64_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[13]~65 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[13]~64 .lut_mask = 16'h5A5F;
defparam \UART_Link1|carrier_buffer_fill_ctr[13]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \UART_Link1|carrier_buffer_fill_ctr[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[13]~64_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[13] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[14]~66 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[14]~66_combout  = (\UART_Link1|carrier_buffer_fill_ctr [14] & (\UART_Link1|carrier_buffer_fill_ctr[13]~65  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [14] & (!\UART_Link1|carrier_buffer_fill_ctr[13]~65  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[14]~67  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [14] & !\UART_Link1|carrier_buffer_fill_ctr[13]~65 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[13]~65 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[14]~66_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[14]~67 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[14]~66 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[14]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \UART_Link1|carrier_buffer_fill_ctr[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[14]~66_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[14] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[15]~68 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[15]~68_combout  = (\UART_Link1|carrier_buffer_fill_ctr [15] & (!\UART_Link1|carrier_buffer_fill_ctr[14]~67 )) # (!\UART_Link1|carrier_buffer_fill_ctr [15] & ((\UART_Link1|carrier_buffer_fill_ctr[14]~67 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[15]~69  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[14]~67 ) # (!\UART_Link1|carrier_buffer_fill_ctr [15]))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[14]~67 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[15]~68_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[15]~69 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[15]~68 .lut_mask = 16'h5A5F;
defparam \UART_Link1|carrier_buffer_fill_ctr[15]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \UART_Link1|carrier_buffer_fill_ctr[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[15]~68_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[15] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[16]~70 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[16]~70_combout  = (\UART_Link1|carrier_buffer_fill_ctr [16] & (\UART_Link1|carrier_buffer_fill_ctr[15]~69  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [16] & (!\UART_Link1|carrier_buffer_fill_ctr[15]~69  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[16]~71  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [16] & !\UART_Link1|carrier_buffer_fill_ctr[15]~69 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[15]~69 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[16]~70_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[16]~71 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[16]~70 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[16]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N1
dffeas \UART_Link1|carrier_buffer_fill_ctr[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[16]~70_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[16] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[17]~72 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[17]~72_combout  = (\UART_Link1|carrier_buffer_fill_ctr [17] & (!\UART_Link1|carrier_buffer_fill_ctr[16]~71 )) # (!\UART_Link1|carrier_buffer_fill_ctr [17] & ((\UART_Link1|carrier_buffer_fill_ctr[16]~71 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[17]~73  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[16]~71 ) # (!\UART_Link1|carrier_buffer_fill_ctr [17]))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[16]~71 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[17]~72_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[17]~73 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[17]~72 .lut_mask = 16'h3C3F;
defparam \UART_Link1|carrier_buffer_fill_ctr[17]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \UART_Link1|carrier_buffer_fill_ctr[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[17]~72_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[17] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \UART_Link1|Equal5~3 (
// Equation(s):
// \UART_Link1|Equal5~3_combout  = (!\UART_Link1|carrier_buffer_fill_ctr [15] & (!\UART_Link1|carrier_buffer_fill_ctr [16] & (!\UART_Link1|carrier_buffer_fill_ctr [17] & !\UART_Link1|carrier_buffer_fill_ctr [14])))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [15]),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [16]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [17]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [14]),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~3 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \UART_Link1|Equal5~2 (
// Equation(s):
// \UART_Link1|Equal5~2_combout  = (!\UART_Link1|carrier_buffer_fill_ctr [13] & (!\UART_Link1|carrier_buffer_fill_ctr [11] & (!\UART_Link1|carrier_buffer_fill_ctr [10] & !\UART_Link1|carrier_buffer_fill_ctr [12])))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [13]),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [11]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [10]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [12]),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~2 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \UART_Link1|Equal5~0 (
// Equation(s):
// \UART_Link1|Equal5~0_combout  = (\UART_Link1|carrier_buffer_fill_ctr [2] & (!\UART_Link1|carrier_buffer_fill_ctr [5] & (!\UART_Link1|carrier_buffer_fill_ctr [4] & !\UART_Link1|carrier_buffer_fill_ctr [3])))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [5]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [4]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [3]),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~0 .lut_mask = 16'h0002;
defparam \UART_Link1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \UART_Link1|Equal5~4 (
// Equation(s):
// \UART_Link1|Equal5~4_combout  = (\UART_Link1|Equal5~1_combout  & (\UART_Link1|Equal5~3_combout  & (\UART_Link1|Equal5~2_combout  & \UART_Link1|Equal5~0_combout )))

	.dataa(\UART_Link1|Equal5~1_combout ),
	.datab(\UART_Link1|Equal5~3_combout ),
	.datac(\UART_Link1|Equal5~2_combout ),
	.datad(\UART_Link1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~4 .lut_mask = 16'h8000;
defparam \UART_Link1|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[18]~74 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[18]~74_combout  = (\UART_Link1|carrier_buffer_fill_ctr [18] & (\UART_Link1|carrier_buffer_fill_ctr[17]~73  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [18] & (!\UART_Link1|carrier_buffer_fill_ctr[17]~73  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[18]~75  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [18] & !\UART_Link1|carrier_buffer_fill_ctr[17]~73 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[17]~73 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[18]~74_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[18]~75 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[18]~74 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[18]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \UART_Link1|carrier_buffer_fill_ctr[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[18]~74_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[18] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[19]~76 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[19]~76_combout  = (\UART_Link1|carrier_buffer_fill_ctr [19] & (!\UART_Link1|carrier_buffer_fill_ctr[18]~75 )) # (!\UART_Link1|carrier_buffer_fill_ctr [19] & ((\UART_Link1|carrier_buffer_fill_ctr[18]~75 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[19]~77  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[18]~75 ) # (!\UART_Link1|carrier_buffer_fill_ctr [19]))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[18]~75 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[19]~76_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[19]~77 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[19]~76 .lut_mask = 16'h5A5F;
defparam \UART_Link1|carrier_buffer_fill_ctr[19]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \UART_Link1|carrier_buffer_fill_ctr[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[19]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[19] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[20]~78 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[20]~78_combout  = (\UART_Link1|carrier_buffer_fill_ctr [20] & (\UART_Link1|carrier_buffer_fill_ctr[19]~77  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [20] & (!\UART_Link1|carrier_buffer_fill_ctr[19]~77  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[20]~79  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [20] & !\UART_Link1|carrier_buffer_fill_ctr[19]~77 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[19]~77 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[20]~78_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[20]~79 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[20]~78 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[20]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \UART_Link1|carrier_buffer_fill_ctr[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[20]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[20] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[21]~80 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[21]~80_combout  = (\UART_Link1|carrier_buffer_fill_ctr [21] & (!\UART_Link1|carrier_buffer_fill_ctr[20]~79 )) # (!\UART_Link1|carrier_buffer_fill_ctr [21] & ((\UART_Link1|carrier_buffer_fill_ctr[20]~79 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[21]~81  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[20]~79 ) # (!\UART_Link1|carrier_buffer_fill_ctr [21]))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[20]~79 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[21]~80_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[21]~81 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[21]~80 .lut_mask = 16'h5A5F;
defparam \UART_Link1|carrier_buffer_fill_ctr[21]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \UART_Link1|carrier_buffer_fill_ctr[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[21]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[21] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[22]~82 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[22]~82_combout  = (\UART_Link1|carrier_buffer_fill_ctr [22] & (\UART_Link1|carrier_buffer_fill_ctr[21]~81  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [22] & (!\UART_Link1|carrier_buffer_fill_ctr[21]~81  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[22]~83  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [22] & !\UART_Link1|carrier_buffer_fill_ctr[21]~81 ))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[21]~81 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[22]~82_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[22]~83 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[22]~82 .lut_mask = 16'hA50A;
defparam \UART_Link1|carrier_buffer_fill_ctr[22]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \UART_Link1|carrier_buffer_fill_ctr[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[22]~82_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[22] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[23]~84 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[23]~84_combout  = (\UART_Link1|carrier_buffer_fill_ctr [23] & (!\UART_Link1|carrier_buffer_fill_ctr[22]~83 )) # (!\UART_Link1|carrier_buffer_fill_ctr [23] & ((\UART_Link1|carrier_buffer_fill_ctr[22]~83 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[23]~85  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[22]~83 ) # (!\UART_Link1|carrier_buffer_fill_ctr [23]))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[22]~83 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[23]~84_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[23]~85 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[23]~84 .lut_mask = 16'h3C3F;
defparam \UART_Link1|carrier_buffer_fill_ctr[23]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \UART_Link1|carrier_buffer_fill_ctr[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[23]~84_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[23] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[24]~86 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[24]~86_combout  = (\UART_Link1|carrier_buffer_fill_ctr [24] & (\UART_Link1|carrier_buffer_fill_ctr[23]~85  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [24] & (!\UART_Link1|carrier_buffer_fill_ctr[23]~85  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[24]~87  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [24] & !\UART_Link1|carrier_buffer_fill_ctr[23]~85 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[23]~85 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[24]~86_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[24]~87 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[24]~86 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[24]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \UART_Link1|carrier_buffer_fill_ctr[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[24]~86_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[24] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[25]~88 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[25]~88_combout  = (\UART_Link1|carrier_buffer_fill_ctr [25] & (!\UART_Link1|carrier_buffer_fill_ctr[24]~87 )) # (!\UART_Link1|carrier_buffer_fill_ctr [25] & ((\UART_Link1|carrier_buffer_fill_ctr[24]~87 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[25]~89  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[24]~87 ) # (!\UART_Link1|carrier_buffer_fill_ctr [25]))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[24]~87 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[25]~88_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[25]~89 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[25]~88 .lut_mask = 16'h3C3F;
defparam \UART_Link1|carrier_buffer_fill_ctr[25]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \UART_Link1|carrier_buffer_fill_ctr[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[25]~88_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[25] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[26]~90 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[26]~90_combout  = (\UART_Link1|carrier_buffer_fill_ctr [26] & (\UART_Link1|carrier_buffer_fill_ctr[25]~89  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [26] & (!\UART_Link1|carrier_buffer_fill_ctr[25]~89  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[26]~91  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [26] & !\UART_Link1|carrier_buffer_fill_ctr[25]~89 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[25]~89 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[26]~90_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[26]~91 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[26]~90 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[26]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \UART_Link1|carrier_buffer_fill_ctr[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[26]~90_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[26] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[27]~92 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[27]~92_combout  = (\UART_Link1|carrier_buffer_fill_ctr [27] & (!\UART_Link1|carrier_buffer_fill_ctr[26]~91 )) # (!\UART_Link1|carrier_buffer_fill_ctr [27] & ((\UART_Link1|carrier_buffer_fill_ctr[26]~91 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[27]~93  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[26]~91 ) # (!\UART_Link1|carrier_buffer_fill_ctr [27]))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[26]~91 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[27]~92_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[27]~93 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[27]~92 .lut_mask = 16'h5A5F;
defparam \UART_Link1|carrier_buffer_fill_ctr[27]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \UART_Link1|carrier_buffer_fill_ctr[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[27]~92_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[27] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[28]~94 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[28]~94_combout  = (\UART_Link1|carrier_buffer_fill_ctr [28] & (\UART_Link1|carrier_buffer_fill_ctr[27]~93  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [28] & (!\UART_Link1|carrier_buffer_fill_ctr[27]~93  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[28]~95  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [28] & !\UART_Link1|carrier_buffer_fill_ctr[27]~93 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[27]~93 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[28]~94_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[28]~95 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[28]~94 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[28]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \UART_Link1|carrier_buffer_fill_ctr[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[28]~94_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[28] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[29]~96 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[29]~96_combout  = (\UART_Link1|carrier_buffer_fill_ctr [29] & (!\UART_Link1|carrier_buffer_fill_ctr[28]~95 )) # (!\UART_Link1|carrier_buffer_fill_ctr [29] & ((\UART_Link1|carrier_buffer_fill_ctr[28]~95 ) # (GND)))
// \UART_Link1|carrier_buffer_fill_ctr[29]~97  = CARRY((!\UART_Link1|carrier_buffer_fill_ctr[28]~95 ) # (!\UART_Link1|carrier_buffer_fill_ctr [29]))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[28]~95 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[29]~96_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[29]~97 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[29]~96 .lut_mask = 16'h5A5F;
defparam \UART_Link1|carrier_buffer_fill_ctr[29]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \UART_Link1|carrier_buffer_fill_ctr[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[29]~96_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[29] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[30]~98 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[30]~98_combout  = (\UART_Link1|carrier_buffer_fill_ctr [30] & (\UART_Link1|carrier_buffer_fill_ctr[29]~97  $ (GND))) # (!\UART_Link1|carrier_buffer_fill_ctr [30] & (!\UART_Link1|carrier_buffer_fill_ctr[29]~97  & VCC))
// \UART_Link1|carrier_buffer_fill_ctr[30]~99  = CARRY((\UART_Link1|carrier_buffer_fill_ctr [30] & !\UART_Link1|carrier_buffer_fill_ctr[29]~97 ))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[29]~97 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[30]~98_combout ),
	.cout(\UART_Link1|carrier_buffer_fill_ctr[30]~99 ));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[30]~98 .lut_mask = 16'hC30C;
defparam \UART_Link1|carrier_buffer_fill_ctr[30]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \UART_Link1|carrier_buffer_fill_ctr[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[30]~98_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[30] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[31]~100 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[31]~100_combout  = \UART_Link1|carrier_buffer_fill_ctr [31] $ (\UART_Link1|carrier_buffer_fill_ctr[30]~99 )

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_Link1|carrier_buffer_fill_ctr[30]~99 ),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[31]~100 .lut_mask = 16'h5A5A;
defparam \UART_Link1|carrier_buffer_fill_ctr[31]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \UART_Link1|carrier_buffer_fill_ctr[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[31]~100_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[31] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \UART_Link1|Equal5~8 (
// Equation(s):
// \UART_Link1|Equal5~8_combout  = (!\UART_Link1|carrier_buffer_fill_ctr [31] & !\UART_Link1|carrier_buffer_fill_ctr [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [31]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [30]),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~8 .lut_mask = 16'h000F;
defparam \UART_Link1|Equal5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \UART_Link1|Equal5~7 (
// Equation(s):
// \UART_Link1|Equal5~7_combout  = (!\UART_Link1|carrier_buffer_fill_ctr [29] & (!\UART_Link1|carrier_buffer_fill_ctr [28] & (!\UART_Link1|carrier_buffer_fill_ctr [27] & !\UART_Link1|carrier_buffer_fill_ctr [26])))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [29]),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [28]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [27]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [26]),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~7 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \UART_Link1|Equal5~6 (
// Equation(s):
// \UART_Link1|Equal5~6_combout  = (!\UART_Link1|carrier_buffer_fill_ctr [25] & (!\UART_Link1|carrier_buffer_fill_ctr [24] & (!\UART_Link1|carrier_buffer_fill_ctr [23] & !\UART_Link1|carrier_buffer_fill_ctr [22])))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [25]),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [24]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [23]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [22]),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~6 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \UART_Link1|Equal5~5 (
// Equation(s):
// \UART_Link1|Equal5~5_combout  = (!\UART_Link1|carrier_buffer_fill_ctr [21] & (!\UART_Link1|carrier_buffer_fill_ctr [19] & (!\UART_Link1|carrier_buffer_fill_ctr [18] & !\UART_Link1|carrier_buffer_fill_ctr [20])))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [21]),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [19]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [18]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [20]),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~5 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \UART_Link1|Equal5~9 (
// Equation(s):
// \UART_Link1|Equal5~9_combout  = (\UART_Link1|Equal5~8_combout  & (\UART_Link1|Equal5~7_combout  & (\UART_Link1|Equal5~6_combout  & \UART_Link1|Equal5~5_combout )))

	.dataa(\UART_Link1|Equal5~8_combout ),
	.datab(\UART_Link1|Equal5~7_combout ),
	.datac(\UART_Link1|Equal5~6_combout ),
	.datad(\UART_Link1|Equal5~5_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~9 .lut_mask = 16'h8000;
defparam \UART_Link1|Equal5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \UART_Link1|carrier_magic_ctr~3 (
// Equation(s):
// \UART_Link1|carrier_magic_ctr~3_combout  = (\UART_Link1|carrier_magic_ctr~2_combout  & (\UART_Link1|carrier_buffer_fill_ctr [0] & (\UART_Link1|Equal5~4_combout  & \UART_Link1|Equal5~9_combout )))

	.dataa(\UART_Link1|carrier_magic_ctr~2_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.datac(\UART_Link1|Equal5~4_combout ),
	.datad(\UART_Link1|Equal5~9_combout ),
	.cin(gnd),
	.combout(\UART_Link1|carrier_magic_ctr~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_magic_ctr~3 .lut_mask = 16'h8000;
defparam \UART_Link1|carrier_magic_ctr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \UART_Link1|Equal5~10 (
// Equation(s):
// \UART_Link1|Equal5~10_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & !\UART_Link1|carrier_buffer_fill_ctr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~10 .lut_mask = 16'h00F0;
defparam \UART_Link1|Equal5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \UART_Link1|data_buffer~0 (
// Equation(s):
// \UART_Link1|data_buffer~0_combout  = (\UART_Link1|comm_parse~1_combout  & (\UART_Link1|Equal5~4_combout  & (\UART_Link1|Equal5~10_combout  & \UART_Link1|Equal5~9_combout )))

	.dataa(\UART_Link1|comm_parse~1_combout ),
	.datab(\UART_Link1|Equal5~4_combout ),
	.datac(\UART_Link1|Equal5~10_combout ),
	.datad(\UART_Link1|Equal5~9_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer~0 .lut_mask = 16'h8000;
defparam \UART_Link1|data_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \UART_Link1|carrier_magic_ctr~4 (
// Equation(s):
// \UART_Link1|carrier_magic_ctr~4_combout  = (\UART_Link1|carrier_buffer[0][1]~0_combout  & ((\UART_Link1|carrier_magic_ctr~3_combout ) # ((\UART_Link1|carrier_magic_ctr~q  & !\UART_Link1|data_buffer~0_combout )))) # 
// (!\UART_Link1|carrier_buffer[0][1]~0_combout  & (((\UART_Link1|carrier_magic_ctr~q ))))

	.dataa(\UART_Link1|carrier_buffer[0][1]~0_combout ),
	.datab(\UART_Link1|carrier_magic_ctr~3_combout ),
	.datac(\UART_Link1|carrier_magic_ctr~q ),
	.datad(\UART_Link1|data_buffer~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|carrier_magic_ctr~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_magic_ctr~4 .lut_mask = 16'hD8F8;
defparam \UART_Link1|carrier_magic_ctr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \UART_Link1|carrier_magic_ctr (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_magic_ctr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_magic_ctr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_magic_ctr .is_wysiwyg = "true";
defparam \UART_Link1|carrier_magic_ctr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \UART_Link1|comm_parse~1 (
// Equation(s):
// \UART_Link1|comm_parse~1_combout  = (\UART_Link1|carrier_magic_ctr~q  & (\UART_Link1|Equal4~0_combout  & \UART_Link1|comm_parse~0_combout ))

	.dataa(\UART_Link1|carrier_magic_ctr~q ),
	.datab(\UART_Link1|Equal4~0_combout ),
	.datac(\UART_Link1|comm_parse~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|comm_parse~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|comm_parse~1 .lut_mask = 16'h8080;
defparam \UART_Link1|comm_parse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \UART_Link1|state~16 (
// Equation(s):
// \UART_Link1|state~16_combout  = (!\UART_Link1|comm_parse~1_combout  & (\UART_Link1|Equal5~4_combout  & (\UART_Link1|Equal5~10_combout  & \UART_Link1|Equal5~9_combout )))

	.dataa(\UART_Link1|comm_parse~1_combout ),
	.datab(\UART_Link1|Equal5~4_combout ),
	.datac(\UART_Link1|Equal5~10_combout ),
	.datad(\UART_Link1|Equal5~9_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~16 .lut_mask = 16'h4000;
defparam \UART_Link1|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \UART_Link1|state~17 (
// Equation(s):
// \UART_Link1|state~17_combout  = (\UART_Link1|rx_dst [0] & (((\UART_Link1|rx_dst [1]) # (!\UART_Link1|state~16_combout )))) # (!\UART_Link1|rx_dst [0] & (\UART_Link1|LessThan2~23_combout  & (\UART_Link1|rx_dst [1])))

	.dataa(\UART_Link1|LessThan2~23_combout ),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|rx_dst [1]),
	.datad(\UART_Link1|state~16_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~17 .lut_mask = 16'hE0EC;
defparam \UART_Link1|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \UART_Link1|state~18 (
// Equation(s):
// \UART_Link1|state~18_combout  = (!\UART_Link1|state~17_combout  & (!\UART_Link1|state~15_combout  & \UART_Controller1|uart_rx_data_out_stb~q ))

	.dataa(\UART_Link1|state~17_combout ),
	.datab(gnd),
	.datac(\UART_Link1|state~15_combout ),
	.datad(\UART_Controller1|uart_rx_data_out_stb~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~18 .lut_mask = 16'h0500;
defparam \UART_Link1|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \UART_Link1|state~14 (
// Equation(s):
// \UART_Link1|state~14_combout  = (\UART_Link1|state.s_txing~q  & (((!\UART_Link1|tx_token [1]) # (!\UART_Link1|tx_token [0])) # (!\UART_Controller1|uart_rx_data_in_ack~q )))

	.dataa(\UART_Controller1|uart_rx_data_in_ack~q ),
	.datab(\UART_Link1|state.s_txing~q ),
	.datac(\UART_Link1|tx_token [0]),
	.datad(\UART_Link1|tx_token [1]),
	.cin(gnd),
	.combout(\UART_Link1|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~14 .lut_mask = 16'h4CCC;
defparam \UART_Link1|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \UART_Link1|state~19 (
// Equation(s):
// \UART_Link1|state~19_combout  = (\uart_link_enable~q  & (!\UART_Link1|state~14_combout  & ((\UART_Link1|state~18_combout ) # (!\UART_Link1|state.s_rxing~q ))))

	.dataa(\uart_link_enable~q ),
	.datab(\UART_Link1|state~18_combout ),
	.datac(\UART_Link1|state.s_rxing~q ),
	.datad(\UART_Link1|state~14_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~19 .lut_mask = 16'h008A;
defparam \UART_Link1|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \UART_Link1|comm_parse~2 (
// Equation(s):
// \UART_Link1|comm_parse~2_combout  = (\UART_Controller1|uart_rx_data_out_stb~q  & (!\UART_Controller1|uart_rx_data_vec [1] & \UART_Controller1|uart_rx_data_vec [0]))

	.dataa(\UART_Controller1|uart_rx_data_out_stb~q ),
	.datab(\UART_Controller1|uart_rx_data_vec [1]),
	.datac(\UART_Controller1|uart_rx_data_vec [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|comm_parse~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|comm_parse~2 .lut_mask = 16'h2020;
defparam \UART_Link1|comm_parse~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \UART_Link1|comm_parse~3 (
// Equation(s):
// \UART_Link1|comm_parse~3_combout  = (!\UART_Controller1|uart_rx_data_vec [3] & (\UART_Link1|Equal4~0_combout  & (!\UART_Controller1|uart_rx_data_vec [6] & \UART_Link1|comm_parse~2_combout )))

	.dataa(\UART_Controller1|uart_rx_data_vec [3]),
	.datab(\UART_Link1|Equal4~0_combout ),
	.datac(\UART_Controller1|uart_rx_data_vec [6]),
	.datad(\UART_Link1|comm_parse~2_combout ),
	.cin(gnd),
	.combout(\UART_Link1|comm_parse~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|comm_parse~3 .lut_mask = 16'h0400;
defparam \UART_Link1|comm_parse~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \UART_Link1|state~24 (
// Equation(s):
// \UART_Link1|state~24_combout  = (\UART_Link1|state~19_combout  & ((\UART_Link1|state.s_listen~q ) # (\UART_Link1|comm_parse~3_combout )))

	.dataa(gnd),
	.datab(\UART_Link1|state~19_combout ),
	.datac(\UART_Link1|state.s_listen~q ),
	.datad(\UART_Link1|comm_parse~3_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~24 .lut_mask = 16'hCCC0;
defparam \UART_Link1|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N15
dffeas \UART_Link1|state.s_act (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_act~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_act .is_wysiwyg = "true";
defparam \UART_Link1|state.s_act .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \UART_Link1|state~20 (
// Equation(s):
// \UART_Link1|state~20_combout  = (\UART_Link1|state~19_combout  & ((\UART_Link1|state.s_listen~q ) # ((\UART_Link1|state.s_txing~q ) # (\UART_Link1|comm_parse~3_combout ))))

	.dataa(\UART_Link1|state.s_listen~q ),
	.datab(\UART_Link1|state~19_combout ),
	.datac(\UART_Link1|state.s_txing~q ),
	.datad(\UART_Link1|comm_parse~3_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~20 .lut_mask = 16'hCCC8;
defparam \UART_Link1|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \UART_Link1|state.s_act_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|state.s_act~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_act_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_act_wait .is_wysiwyg = "true";
defparam \UART_Link1|state.s_act_wait .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \UART_Link1|state.s_txing (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|state.s_act_wait~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|state~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_txing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_txing .is_wysiwyg = "true";
defparam \UART_Link1|state.s_txing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \UART_Link1|carrier_buffer_fill_ctr[17]~38 (
// Equation(s):
// \UART_Link1|carrier_buffer_fill_ctr[17]~38_combout  = ((!\UART_Link1|tx_token [1] & \UART_Link1|tx_token [0])) # (!\UART_Link1|state.s_txing~q )

	.dataa(gnd),
	.datab(\UART_Link1|state.s_txing~q ),
	.datac(\UART_Link1|tx_token [1]),
	.datad(\UART_Link1|tx_token [0]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer_fill_ctr[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[17]~38 .lut_mask = 16'h3F33;
defparam \UART_Link1|carrier_buffer_fill_ctr[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \UART_Link1|carrier_buffer_fill_ctr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[0]~32_combout ),
	.asdata(\UART_Link1|carrier_buffer_fill_ctr[17]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[0] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \UART_Link1|carrier_buffer_fill_ctr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer_fill_ctr[1]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART_Link1|carrier_buffer_fill_ctr[17]~39_combout ),
	.ena(\UART_Link1|carrier_buffer_fill_ctr[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer_fill_ctr[1] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer_fill_ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \UART_Link1|Equal5~11 (
// Equation(s):
// \UART_Link1|Equal5~11_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (!\UART_Link1|carrier_buffer_fill_ctr [0] & (\UART_Link1|Equal5~4_combout  & \UART_Link1|Equal5~9_combout )))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.datac(\UART_Link1|Equal5~4_combout ),
	.datad(\UART_Link1|Equal5~9_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Equal5~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal5~11 .lut_mask = 16'h2000;
defparam \UART_Link1|Equal5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \UART_Link1|Mux121~0 (
// Equation(s):
// \UART_Link1|Mux121~0_combout  = (\UART_Link1|state~15_combout ) # ((\UART_Link1|rx_dst [0] & ((\UART_Link1|rx_dst [1]) # (!\UART_Link1|Equal5~11_combout ))))

	.dataa(\UART_Link1|state~15_combout ),
	.datab(\UART_Link1|rx_dst [1]),
	.datac(\UART_Link1|rx_dst [0]),
	.datad(\UART_Link1|Equal5~11_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux121~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux121~0 .lut_mask = 16'hEAFA;
defparam \UART_Link1|Mux121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \UART_Link1|rx_dst[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|carrier_magic_ctr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|rx_dst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|rx_dst[0] .is_wysiwyg = "true";
defparam \UART_Link1|rx_dst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \UART_Link1|state~15 (
// Equation(s):
// \UART_Link1|state~15_combout  = (!\UART_Link1|rx_dst [1] & (!\UART_Link1|rx_dst [0] & (\UART_Link1|comm_parse~5_combout  & \UART_Link1|comm_parse~4_combout )))

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|comm_parse~5_combout ),
	.datad(\UART_Link1|comm_parse~4_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~15 .lut_mask = 16'h1000;
defparam \UART_Link1|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \UART_Link1|Selector2~0 (
// Equation(s):
// \UART_Link1|Selector2~0_combout  = (\UART_Link1|LessThan2~23_combout  & ((\UART_Link1|state~22_combout ) # ((!\UART_Link1|state.s_listen~q  & \UART_Link1|comm_parse~3_combout )))) # (!\UART_Link1|LessThan2~23_combout  & (!\UART_Link1|state.s_listen~q  & 
// (\UART_Link1|comm_parse~3_combout )))

	.dataa(\UART_Link1|LessThan2~23_combout ),
	.datab(\UART_Link1|state.s_listen~q ),
	.datac(\UART_Link1|comm_parse~3_combout ),
	.datad(\UART_Link1|state~22_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector2~0 .lut_mask = 16'hBA30;
defparam \UART_Link1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \UART_Link1|Selector2~1 (
// Equation(s):
// \UART_Link1|Selector2~1_combout  = (\UART_Controller1|uart_rx_data_out_stb~q  & (((!\UART_Link1|rx_dst [1] & \UART_Link1|state~16_combout )) # (!\UART_Link1|rx_dst [0])))

	.dataa(\UART_Controller1|uart_rx_data_out_stb~q ),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|rx_dst [1]),
	.datad(\UART_Link1|state~16_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector2~1 .lut_mask = 16'h2A22;
defparam \UART_Link1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \UART_Link1|Selector2~2 (
// Equation(s):
// \UART_Link1|Selector2~2_combout  = (\UART_Link1|Selector2~0_combout ) # ((\UART_Link1|state.s_rxing~q  & ((\UART_Link1|state~15_combout ) # (!\UART_Link1|Selector2~1_combout ))))

	.dataa(\UART_Link1|state~15_combout ),
	.datab(\UART_Link1|Selector2~0_combout ),
	.datac(\UART_Link1|state.s_rxing~q ),
	.datad(\UART_Link1|Selector2~1_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector2~2 .lut_mask = 16'hECFC;
defparam \UART_Link1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \UART_Link1|state.s_rxing (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_rxing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_rxing .is_wysiwyg = "true";
defparam \UART_Link1|state.s_rxing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[30]~96 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[30]~96_combout  = (\UART_Link1|state.s_txing~q  & ((\UART_Link1|tx_token [0]) # (!\UART_Link1|tx_token [1])))

	.dataa(gnd),
	.datab(\UART_Link1|state.s_txing~q ),
	.datac(\UART_Link1|tx_token [1]),
	.datad(\UART_Link1|tx_token [0]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer_fill_ctr[30]~96_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[30]~96 .lut_mask = 16'hCC0C;
defparam \UART_Link1|data_buffer_fill_ctr[30]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[30]~97 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[30]~97_combout  = (\UART_Link1|data_buffer_fill_ctr[30]~96_combout ) # ((\UART_Link1|state.s_rxing~q  & !\UART_Link1|LessThan2~23_combout ))

	.dataa(gnd),
	.datab(\UART_Link1|state.s_rxing~q ),
	.datac(\UART_Link1|LessThan2~23_combout ),
	.datad(\UART_Link1|data_buffer_fill_ctr[30]~96_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[30]~97 .lut_mask = 16'hFF0C;
defparam \UART_Link1|data_buffer_fill_ctr[30]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \UART_Link1|data_buffer_fill_ctr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[0] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[1]~34 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[1]~34_combout  = (\UART_Link1|data_buffer_fill_ctr [1] & (!\UART_Link1|data_buffer_fill_ctr[0]~33 )) # (!\UART_Link1|data_buffer_fill_ctr [1] & ((\UART_Link1|data_buffer_fill_ctr[0]~33 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[1]~35  = CARRY((!\UART_Link1|data_buffer_fill_ctr[0]~33 ) # (!\UART_Link1|data_buffer_fill_ctr [1]))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[0]~33 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[1]~34_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[1]~35 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[1]~34 .lut_mask = 16'h3C3F;
defparam \UART_Link1|data_buffer_fill_ctr[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \UART_Link1|data_buffer_fill_ctr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[1] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[2]~36 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[2]~36_combout  = (\UART_Link1|data_buffer_fill_ctr [2] & (\UART_Link1|data_buffer_fill_ctr[1]~35  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [2] & (!\UART_Link1|data_buffer_fill_ctr[1]~35  & VCC))
// \UART_Link1|data_buffer_fill_ctr[2]~37  = CARRY((\UART_Link1|data_buffer_fill_ctr [2] & !\UART_Link1|data_buffer_fill_ctr[1]~35 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[1]~35 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[2]~36_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[2]~37 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[2]~36 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \UART_Link1|data_buffer_fill_ctr[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[2] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[3]~38 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[3]~38_combout  = (\UART_Link1|data_buffer_fill_ctr [3] & (!\UART_Link1|data_buffer_fill_ctr[2]~37 )) # (!\UART_Link1|data_buffer_fill_ctr [3] & ((\UART_Link1|data_buffer_fill_ctr[2]~37 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[3]~39  = CARRY((!\UART_Link1|data_buffer_fill_ctr[2]~37 ) # (!\UART_Link1|data_buffer_fill_ctr [3]))

	.dataa(\UART_Link1|data_buffer_fill_ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[2]~37 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[3]~38_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[3]~39 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[3]~38 .lut_mask = 16'h5A5F;
defparam \UART_Link1|data_buffer_fill_ctr[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \UART_Link1|data_buffer_fill_ctr[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[3] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[4]~40 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[4]~40_combout  = (\UART_Link1|data_buffer_fill_ctr [4] & (\UART_Link1|data_buffer_fill_ctr[3]~39  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [4] & (!\UART_Link1|data_buffer_fill_ctr[3]~39  & VCC))
// \UART_Link1|data_buffer_fill_ctr[4]~41  = CARRY((\UART_Link1|data_buffer_fill_ctr [4] & !\UART_Link1|data_buffer_fill_ctr[3]~39 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[3]~39 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[4]~40_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[4]~41 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[4]~40 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \UART_Link1|data_buffer_fill_ctr[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[4] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[5]~42 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[5]~42_combout  = (\UART_Link1|data_buffer_fill_ctr [5] & (!\UART_Link1|data_buffer_fill_ctr[4]~41 )) # (!\UART_Link1|data_buffer_fill_ctr [5] & ((\UART_Link1|data_buffer_fill_ctr[4]~41 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[5]~43  = CARRY((!\UART_Link1|data_buffer_fill_ctr[4]~41 ) # (!\UART_Link1|data_buffer_fill_ctr [5]))

	.dataa(\UART_Link1|data_buffer_fill_ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[4]~41 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[5]~42_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[5]~43 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[5]~42 .lut_mask = 16'h5A5F;
defparam \UART_Link1|data_buffer_fill_ctr[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \UART_Link1|data_buffer_fill_ctr[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[5] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[6]~44 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[6]~44_combout  = (\UART_Link1|data_buffer_fill_ctr [6] & (\UART_Link1|data_buffer_fill_ctr[5]~43  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [6] & (!\UART_Link1|data_buffer_fill_ctr[5]~43  & VCC))
// \UART_Link1|data_buffer_fill_ctr[6]~45  = CARRY((\UART_Link1|data_buffer_fill_ctr [6] & !\UART_Link1|data_buffer_fill_ctr[5]~43 ))

	.dataa(\UART_Link1|data_buffer_fill_ctr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[5]~43 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[6]~44_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[6]~45 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[6]~44 .lut_mask = 16'hA50A;
defparam \UART_Link1|data_buffer_fill_ctr[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \UART_Link1|data_buffer_fill_ctr[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[6] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[7]~46 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[7]~46_combout  = (\UART_Link1|data_buffer_fill_ctr [7] & (!\UART_Link1|data_buffer_fill_ctr[6]~45 )) # (!\UART_Link1|data_buffer_fill_ctr [7] & ((\UART_Link1|data_buffer_fill_ctr[6]~45 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[7]~47  = CARRY((!\UART_Link1|data_buffer_fill_ctr[6]~45 ) # (!\UART_Link1|data_buffer_fill_ctr [7]))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[6]~45 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[7]~46_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[7]~47 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[7]~46 .lut_mask = 16'h3C3F;
defparam \UART_Link1|data_buffer_fill_ctr[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \UART_Link1|data_buffer_fill_ctr[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[7] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[8]~48 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[8]~48_combout  = (\UART_Link1|data_buffer_fill_ctr [8] & (\UART_Link1|data_buffer_fill_ctr[7]~47  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [8] & (!\UART_Link1|data_buffer_fill_ctr[7]~47  & VCC))
// \UART_Link1|data_buffer_fill_ctr[8]~49  = CARRY((\UART_Link1|data_buffer_fill_ctr [8] & !\UART_Link1|data_buffer_fill_ctr[7]~47 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[7]~47 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[8]~48_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[8]~49 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[8]~48 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \UART_Link1|data_buffer_fill_ctr[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[8] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[9]~50 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[9]~50_combout  = (\UART_Link1|data_buffer_fill_ctr [9] & (!\UART_Link1|data_buffer_fill_ctr[8]~49 )) # (!\UART_Link1|data_buffer_fill_ctr [9] & ((\UART_Link1|data_buffer_fill_ctr[8]~49 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[9]~51  = CARRY((!\UART_Link1|data_buffer_fill_ctr[8]~49 ) # (!\UART_Link1|data_buffer_fill_ctr [9]))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[8]~49 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[9]~50_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[9]~51 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[9]~50 .lut_mask = 16'h3C3F;
defparam \UART_Link1|data_buffer_fill_ctr[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \UART_Link1|data_buffer_fill_ctr[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[9] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[10]~52 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[10]~52_combout  = (\UART_Link1|data_buffer_fill_ctr [10] & (\UART_Link1|data_buffer_fill_ctr[9]~51  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [10] & (!\UART_Link1|data_buffer_fill_ctr[9]~51  & VCC))
// \UART_Link1|data_buffer_fill_ctr[10]~53  = CARRY((\UART_Link1|data_buffer_fill_ctr [10] & !\UART_Link1|data_buffer_fill_ctr[9]~51 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[9]~51 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[10]~52_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[10]~53 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[10]~52 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \UART_Link1|data_buffer_fill_ctr[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[10] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[11]~54 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[11]~54_combout  = (\UART_Link1|data_buffer_fill_ctr [11] & (!\UART_Link1|data_buffer_fill_ctr[10]~53 )) # (!\UART_Link1|data_buffer_fill_ctr [11] & ((\UART_Link1|data_buffer_fill_ctr[10]~53 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[11]~55  = CARRY((!\UART_Link1|data_buffer_fill_ctr[10]~53 ) # (!\UART_Link1|data_buffer_fill_ctr [11]))

	.dataa(\UART_Link1|data_buffer_fill_ctr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[10]~53 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[11]~54_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[11]~55 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[11]~54 .lut_mask = 16'h5A5F;
defparam \UART_Link1|data_buffer_fill_ctr[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \UART_Link1|data_buffer_fill_ctr[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[11] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[12]~56 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[12]~56_combout  = (\UART_Link1|data_buffer_fill_ctr [12] & (\UART_Link1|data_buffer_fill_ctr[11]~55  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [12] & (!\UART_Link1|data_buffer_fill_ctr[11]~55  & VCC))
// \UART_Link1|data_buffer_fill_ctr[12]~57  = CARRY((\UART_Link1|data_buffer_fill_ctr [12] & !\UART_Link1|data_buffer_fill_ctr[11]~55 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[11]~55 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[12]~56_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[12]~57 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[12]~56 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \UART_Link1|data_buffer_fill_ctr[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[12] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[13]~58 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[13]~58_combout  = (\UART_Link1|data_buffer_fill_ctr [13] & (!\UART_Link1|data_buffer_fill_ctr[12]~57 )) # (!\UART_Link1|data_buffer_fill_ctr [13] & ((\UART_Link1|data_buffer_fill_ctr[12]~57 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[13]~59  = CARRY((!\UART_Link1|data_buffer_fill_ctr[12]~57 ) # (!\UART_Link1|data_buffer_fill_ctr [13]))

	.dataa(\UART_Link1|data_buffer_fill_ctr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[12]~57 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[13]~58_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[13]~59 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[13]~58 .lut_mask = 16'h5A5F;
defparam \UART_Link1|data_buffer_fill_ctr[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \UART_Link1|data_buffer_fill_ctr[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[13] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[14]~60 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[14]~60_combout  = (\UART_Link1|data_buffer_fill_ctr [14] & (\UART_Link1|data_buffer_fill_ctr[13]~59  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [14] & (!\UART_Link1|data_buffer_fill_ctr[13]~59  & VCC))
// \UART_Link1|data_buffer_fill_ctr[14]~61  = CARRY((\UART_Link1|data_buffer_fill_ctr [14] & !\UART_Link1|data_buffer_fill_ctr[13]~59 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[13]~59 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[14]~60_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[14]~61 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[14]~60 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \UART_Link1|data_buffer_fill_ctr[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[14] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[15]~62 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[15]~62_combout  = (\UART_Link1|data_buffer_fill_ctr [15] & (!\UART_Link1|data_buffer_fill_ctr[14]~61 )) # (!\UART_Link1|data_buffer_fill_ctr [15] & ((\UART_Link1|data_buffer_fill_ctr[14]~61 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[15]~63  = CARRY((!\UART_Link1|data_buffer_fill_ctr[14]~61 ) # (!\UART_Link1|data_buffer_fill_ctr [15]))

	.dataa(\UART_Link1|data_buffer_fill_ctr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[14]~61 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[15]~62_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[15]~63 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[15]~62 .lut_mask = 16'h5A5F;
defparam \UART_Link1|data_buffer_fill_ctr[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \UART_Link1|data_buffer_fill_ctr[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[15] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[16]~64 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[16]~64_combout  = (\UART_Link1|data_buffer_fill_ctr [16] & (\UART_Link1|data_buffer_fill_ctr[15]~63  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [16] & (!\UART_Link1|data_buffer_fill_ctr[15]~63  & VCC))
// \UART_Link1|data_buffer_fill_ctr[16]~65  = CARRY((\UART_Link1|data_buffer_fill_ctr [16] & !\UART_Link1|data_buffer_fill_ctr[15]~63 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[15]~63 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[16]~64_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[16]~65 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[16]~64 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \UART_Link1|data_buffer_fill_ctr[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[16] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[17]~66 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[17]~66_combout  = (\UART_Link1|data_buffer_fill_ctr [17] & (!\UART_Link1|data_buffer_fill_ctr[16]~65 )) # (!\UART_Link1|data_buffer_fill_ctr [17] & ((\UART_Link1|data_buffer_fill_ctr[16]~65 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[17]~67  = CARRY((!\UART_Link1|data_buffer_fill_ctr[16]~65 ) # (!\UART_Link1|data_buffer_fill_ctr [17]))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[16]~65 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[17]~66_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[17]~67 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[17]~66 .lut_mask = 16'h3C3F;
defparam \UART_Link1|data_buffer_fill_ctr[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \UART_Link1|data_buffer_fill_ctr[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[17] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[18]~68 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[18]~68_combout  = (\UART_Link1|data_buffer_fill_ctr [18] & (\UART_Link1|data_buffer_fill_ctr[17]~67  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [18] & (!\UART_Link1|data_buffer_fill_ctr[17]~67  & VCC))
// \UART_Link1|data_buffer_fill_ctr[18]~69  = CARRY((\UART_Link1|data_buffer_fill_ctr [18] & !\UART_Link1|data_buffer_fill_ctr[17]~67 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[17]~67 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[18]~68_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[18]~69 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[18]~68 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \UART_Link1|data_buffer_fill_ctr[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[18] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[19]~70 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[19]~70_combout  = (\UART_Link1|data_buffer_fill_ctr [19] & (!\UART_Link1|data_buffer_fill_ctr[18]~69 )) # (!\UART_Link1|data_buffer_fill_ctr [19] & ((\UART_Link1|data_buffer_fill_ctr[18]~69 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[19]~71  = CARRY((!\UART_Link1|data_buffer_fill_ctr[18]~69 ) # (!\UART_Link1|data_buffer_fill_ctr [19]))

	.dataa(\UART_Link1|data_buffer_fill_ctr [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[18]~69 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[19]~70_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[19]~71 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[19]~70 .lut_mask = 16'h5A5F;
defparam \UART_Link1|data_buffer_fill_ctr[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \UART_Link1|data_buffer_fill_ctr[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[19] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[20]~72 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[20]~72_combout  = (\UART_Link1|data_buffer_fill_ctr [20] & (\UART_Link1|data_buffer_fill_ctr[19]~71  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [20] & (!\UART_Link1|data_buffer_fill_ctr[19]~71  & VCC))
// \UART_Link1|data_buffer_fill_ctr[20]~73  = CARRY((\UART_Link1|data_buffer_fill_ctr [20] & !\UART_Link1|data_buffer_fill_ctr[19]~71 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[19]~71 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[20]~72_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[20]~73 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[20]~72 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \UART_Link1|data_buffer_fill_ctr[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[20] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[21]~74 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[21]~74_combout  = (\UART_Link1|data_buffer_fill_ctr [21] & (!\UART_Link1|data_buffer_fill_ctr[20]~73 )) # (!\UART_Link1|data_buffer_fill_ctr [21] & ((\UART_Link1|data_buffer_fill_ctr[20]~73 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[21]~75  = CARRY((!\UART_Link1|data_buffer_fill_ctr[20]~73 ) # (!\UART_Link1|data_buffer_fill_ctr [21]))

	.dataa(\UART_Link1|data_buffer_fill_ctr [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[20]~73 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[21]~74_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[21]~75 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[21]~74 .lut_mask = 16'h5A5F;
defparam \UART_Link1|data_buffer_fill_ctr[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \UART_Link1|data_buffer_fill_ctr[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[21] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[22]~76 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[22]~76_combout  = (\UART_Link1|data_buffer_fill_ctr [22] & (\UART_Link1|data_buffer_fill_ctr[21]~75  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [22] & (!\UART_Link1|data_buffer_fill_ctr[21]~75  & VCC))
// \UART_Link1|data_buffer_fill_ctr[22]~77  = CARRY((\UART_Link1|data_buffer_fill_ctr [22] & !\UART_Link1|data_buffer_fill_ctr[21]~75 ))

	.dataa(\UART_Link1|data_buffer_fill_ctr [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[21]~75 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[22]~76_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[22]~77 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[22]~76 .lut_mask = 16'hA50A;
defparam \UART_Link1|data_buffer_fill_ctr[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \UART_Link1|data_buffer_fill_ctr[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[22] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[23]~78 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[23]~78_combout  = (\UART_Link1|data_buffer_fill_ctr [23] & (!\UART_Link1|data_buffer_fill_ctr[22]~77 )) # (!\UART_Link1|data_buffer_fill_ctr [23] & ((\UART_Link1|data_buffer_fill_ctr[22]~77 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[23]~79  = CARRY((!\UART_Link1|data_buffer_fill_ctr[22]~77 ) # (!\UART_Link1|data_buffer_fill_ctr [23]))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[22]~77 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[23]~78_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[23]~79 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[23]~78 .lut_mask = 16'h3C3F;
defparam \UART_Link1|data_buffer_fill_ctr[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \UART_Link1|data_buffer_fill_ctr[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[23] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[24]~80 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[24]~80_combout  = (\UART_Link1|data_buffer_fill_ctr [24] & (\UART_Link1|data_buffer_fill_ctr[23]~79  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [24] & (!\UART_Link1|data_buffer_fill_ctr[23]~79  & VCC))
// \UART_Link1|data_buffer_fill_ctr[24]~81  = CARRY((\UART_Link1|data_buffer_fill_ctr [24] & !\UART_Link1|data_buffer_fill_ctr[23]~79 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[23]~79 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[24]~80_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[24]~81 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[24]~80 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \UART_Link1|data_buffer_fill_ctr[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[24] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[25]~82 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[25]~82_combout  = (\UART_Link1|data_buffer_fill_ctr [25] & (!\UART_Link1|data_buffer_fill_ctr[24]~81 )) # (!\UART_Link1|data_buffer_fill_ctr [25] & ((\UART_Link1|data_buffer_fill_ctr[24]~81 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[25]~83  = CARRY((!\UART_Link1|data_buffer_fill_ctr[24]~81 ) # (!\UART_Link1|data_buffer_fill_ctr [25]))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[24]~81 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[25]~82_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[25]~83 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[25]~82 .lut_mask = 16'h3C3F;
defparam \UART_Link1|data_buffer_fill_ctr[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \UART_Link1|data_buffer_fill_ctr[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[25] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[26]~84 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[26]~84_combout  = (\UART_Link1|data_buffer_fill_ctr [26] & (\UART_Link1|data_buffer_fill_ctr[25]~83  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [26] & (!\UART_Link1|data_buffer_fill_ctr[25]~83  & VCC))
// \UART_Link1|data_buffer_fill_ctr[26]~85  = CARRY((\UART_Link1|data_buffer_fill_ctr [26] & !\UART_Link1|data_buffer_fill_ctr[25]~83 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[25]~83 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[26]~84_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[26]~85 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[26]~84 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \UART_Link1|data_buffer_fill_ctr[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[26] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[27]~86 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[27]~86_combout  = (\UART_Link1|data_buffer_fill_ctr [27] & (!\UART_Link1|data_buffer_fill_ctr[26]~85 )) # (!\UART_Link1|data_buffer_fill_ctr [27] & ((\UART_Link1|data_buffer_fill_ctr[26]~85 ) # (GND)))
// \UART_Link1|data_buffer_fill_ctr[27]~87  = CARRY((!\UART_Link1|data_buffer_fill_ctr[26]~85 ) # (!\UART_Link1|data_buffer_fill_ctr [27]))

	.dataa(\UART_Link1|data_buffer_fill_ctr [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[26]~85 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[27]~86_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[27]~87 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[27]~86 .lut_mask = 16'h5A5F;
defparam \UART_Link1|data_buffer_fill_ctr[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \UART_Link1|data_buffer_fill_ctr[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[27] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \UART_Link1|data_buffer_fill_ctr[28]~88 (
// Equation(s):
// \UART_Link1|data_buffer_fill_ctr[28]~88_combout  = (\UART_Link1|data_buffer_fill_ctr [28] & (\UART_Link1|data_buffer_fill_ctr[27]~87  $ (GND))) # (!\UART_Link1|data_buffer_fill_ctr [28] & (!\UART_Link1|data_buffer_fill_ctr[27]~87  & VCC))
// \UART_Link1|data_buffer_fill_ctr[28]~89  = CARRY((\UART_Link1|data_buffer_fill_ctr [28] & !\UART_Link1|data_buffer_fill_ctr[27]~87 ))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_fill_ctr [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|data_buffer_fill_ctr[27]~87 ),
	.combout(\UART_Link1|data_buffer_fill_ctr[28]~88_combout ),
	.cout(\UART_Link1|data_buffer_fill_ctr[28]~89 ));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[28]~88 .lut_mask = 16'hC30C;
defparam \UART_Link1|data_buffer_fill_ctr[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \UART_Link1|data_buffer_fill_ctr[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[28] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \UART_Link1|data_buffer_fill_ctr[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer_fill_ctr[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|data_buffer_fill_ctr[30]~97_combout ),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_fill_ctr[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_fill_ctr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_fill_ctr[29] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_fill_ctr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \UART_Link1|LessThan2~21 (
// Equation(s):
// \UART_Link1|LessThan2~21_combout  = (!\UART_Link1|data_buffer_fill_ctr [24] & (!\UART_Link1|data_buffer_fill_ctr [27] & (!\UART_Link1|data_buffer_fill_ctr [26] & !\UART_Link1|data_buffer_fill_ctr [25])))

	.dataa(\UART_Link1|data_buffer_fill_ctr [24]),
	.datab(\UART_Link1|data_buffer_fill_ctr [27]),
	.datac(\UART_Link1|data_buffer_fill_ctr [26]),
	.datad(\UART_Link1|data_buffer_fill_ctr [25]),
	.cin(gnd),
	.combout(\UART_Link1|LessThan2~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|LessThan2~21 .lut_mask = 16'h0001;
defparam \UART_Link1|LessThan2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \UART_Link1|LessThan2~22 (
// Equation(s):
// \UART_Link1|LessThan2~22_combout  = (!\UART_Link1|data_buffer_fill_ctr [29] & (!\UART_Link1|data_buffer_fill_ctr [30] & (\UART_Link1|LessThan2~21_combout  & !\UART_Link1|data_buffer_fill_ctr [28])))

	.dataa(\UART_Link1|data_buffer_fill_ctr [29]),
	.datab(\UART_Link1|data_buffer_fill_ctr [30]),
	.datac(\UART_Link1|LessThan2~21_combout ),
	.datad(\UART_Link1|data_buffer_fill_ctr [28]),
	.cin(gnd),
	.combout(\UART_Link1|LessThan2~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|LessThan2~22 .lut_mask = 16'h0010;
defparam \UART_Link1|LessThan2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \UART_Link1|data_buffer_sz_latch[0]~0 (
// Equation(s):
// \UART_Link1|data_buffer_sz_latch[0]~0_combout  = (!\UART_Link1|rx_dst [1] & (!\UART_Link1|rx_dst [0] & \UART_Link1|carrier_magic_ctr~0_combout ))

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(gnd),
	.datad(\UART_Link1|carrier_magic_ctr~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer_sz_latch[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer_sz_latch[0]~0 .lut_mask = 16'h1100;
defparam \UART_Link1|data_buffer_sz_latch[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \UART_Link1|data_buffer_sz_latch[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_sz_latch[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_sz_latch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_sz_latch[7] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_sz_latch[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \UART_Link1|data_buffer_sz_latch[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_sz_latch[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_sz_latch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_sz_latch[6] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_sz_latch[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \UART_Link1|data_buffer_sz_latch[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_sz_latch[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_sz_latch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_sz_latch[5] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_sz_latch[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \UART_Link1|data_buffer_sz_latch[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_sz_latch[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_sz_latch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_sz_latch[4] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_sz_latch[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \UART_Link1|data_buffer_sz_latch[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_sz_latch[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_sz_latch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_sz_latch[3] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_sz_latch[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \UART_Link1|data_buffer_sz_latch[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_sz_latch[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_sz_latch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_sz_latch[2] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_sz_latch[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \UART_Link1|data_buffer_sz_latch[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_sz_latch[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_sz_latch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_sz_latch[1] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_sz_latch[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \UART_Link1|data_buffer_sz_latch[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer_sz_latch[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer_sz_latch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer_sz_latch[0] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer_sz_latch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \UART_Link1|LessThan2~1 (
// Equation(s):
// \UART_Link1|LessThan2~1_cout  = CARRY((\UART_Link1|data_buffer_sz_latch [0] & !\UART_Link1|data_buffer_fill_ctr [0]))

	.dataa(\UART_Link1|data_buffer_sz_latch [0]),
	.datab(\UART_Link1|data_buffer_fill_ctr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\UART_Link1|LessThan2~1_cout ));
// synopsys translate_off
defparam \UART_Link1|LessThan2~1 .lut_mask = 16'h0022;
defparam \UART_Link1|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \UART_Link1|LessThan2~3 (
// Equation(s):
// \UART_Link1|LessThan2~3_cout  = CARRY((\UART_Link1|data_buffer_sz_latch [1] & (\UART_Link1|data_buffer_fill_ctr [1] & !\UART_Link1|LessThan2~1_cout )) # (!\UART_Link1|data_buffer_sz_latch [1] & ((\UART_Link1|data_buffer_fill_ctr [1]) # 
// (!\UART_Link1|LessThan2~1_cout ))))

	.dataa(\UART_Link1|data_buffer_sz_latch [1]),
	.datab(\UART_Link1|data_buffer_fill_ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|LessThan2~1_cout ),
	.combout(),
	.cout(\UART_Link1|LessThan2~3_cout ));
// synopsys translate_off
defparam \UART_Link1|LessThan2~3 .lut_mask = 16'h004D;
defparam \UART_Link1|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \UART_Link1|LessThan2~5 (
// Equation(s):
// \UART_Link1|LessThan2~5_cout  = CARRY((\UART_Link1|data_buffer_fill_ctr [2] & (\UART_Link1|data_buffer_sz_latch [2] & !\UART_Link1|LessThan2~3_cout )) # (!\UART_Link1|data_buffer_fill_ctr [2] & ((\UART_Link1|data_buffer_sz_latch [2]) # 
// (!\UART_Link1|LessThan2~3_cout ))))

	.dataa(\UART_Link1|data_buffer_fill_ctr [2]),
	.datab(\UART_Link1|data_buffer_sz_latch [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|LessThan2~3_cout ),
	.combout(),
	.cout(\UART_Link1|LessThan2~5_cout ));
// synopsys translate_off
defparam \UART_Link1|LessThan2~5 .lut_mask = 16'h004D;
defparam \UART_Link1|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \UART_Link1|LessThan2~7 (
// Equation(s):
// \UART_Link1|LessThan2~7_cout  = CARRY((\UART_Link1|data_buffer_fill_ctr [3] & ((!\UART_Link1|LessThan2~5_cout ) # (!\UART_Link1|data_buffer_sz_latch [3]))) # (!\UART_Link1|data_buffer_fill_ctr [3] & (!\UART_Link1|data_buffer_sz_latch [3] & 
// !\UART_Link1|LessThan2~5_cout )))

	.dataa(\UART_Link1|data_buffer_fill_ctr [3]),
	.datab(\UART_Link1|data_buffer_sz_latch [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|LessThan2~5_cout ),
	.combout(),
	.cout(\UART_Link1|LessThan2~7_cout ));
// synopsys translate_off
defparam \UART_Link1|LessThan2~7 .lut_mask = 16'h002B;
defparam \UART_Link1|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \UART_Link1|LessThan2~9 (
// Equation(s):
// \UART_Link1|LessThan2~9_cout  = CARRY((\UART_Link1|data_buffer_fill_ctr [4] & (\UART_Link1|data_buffer_sz_latch [4] & !\UART_Link1|LessThan2~7_cout )) # (!\UART_Link1|data_buffer_fill_ctr [4] & ((\UART_Link1|data_buffer_sz_latch [4]) # 
// (!\UART_Link1|LessThan2~7_cout ))))

	.dataa(\UART_Link1|data_buffer_fill_ctr [4]),
	.datab(\UART_Link1|data_buffer_sz_latch [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|LessThan2~7_cout ),
	.combout(),
	.cout(\UART_Link1|LessThan2~9_cout ));
// synopsys translate_off
defparam \UART_Link1|LessThan2~9 .lut_mask = 16'h004D;
defparam \UART_Link1|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \UART_Link1|LessThan2~11 (
// Equation(s):
// \UART_Link1|LessThan2~11_cout  = CARRY((\UART_Link1|data_buffer_fill_ctr [5] & ((!\UART_Link1|LessThan2~9_cout ) # (!\UART_Link1|data_buffer_sz_latch [5]))) # (!\UART_Link1|data_buffer_fill_ctr [5] & (!\UART_Link1|data_buffer_sz_latch [5] & 
// !\UART_Link1|LessThan2~9_cout )))

	.dataa(\UART_Link1|data_buffer_fill_ctr [5]),
	.datab(\UART_Link1|data_buffer_sz_latch [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|LessThan2~9_cout ),
	.combout(),
	.cout(\UART_Link1|LessThan2~11_cout ));
// synopsys translate_off
defparam \UART_Link1|LessThan2~11 .lut_mask = 16'h002B;
defparam \UART_Link1|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \UART_Link1|LessThan2~13 (
// Equation(s):
// \UART_Link1|LessThan2~13_cout  = CARRY((\UART_Link1|data_buffer_fill_ctr [6] & (\UART_Link1|data_buffer_sz_latch [6] & !\UART_Link1|LessThan2~11_cout )) # (!\UART_Link1|data_buffer_fill_ctr [6] & ((\UART_Link1|data_buffer_sz_latch [6]) # 
// (!\UART_Link1|LessThan2~11_cout ))))

	.dataa(\UART_Link1|data_buffer_fill_ctr [6]),
	.datab(\UART_Link1|data_buffer_sz_latch [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|LessThan2~11_cout ),
	.combout(),
	.cout(\UART_Link1|LessThan2~13_cout ));
// synopsys translate_off
defparam \UART_Link1|LessThan2~13 .lut_mask = 16'h004D;
defparam \UART_Link1|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \UART_Link1|LessThan2~14 (
// Equation(s):
// \UART_Link1|LessThan2~14_combout  = (\UART_Link1|data_buffer_sz_latch [7] & ((\UART_Link1|LessThan2~13_cout ) # (!\UART_Link1|data_buffer_fill_ctr [7]))) # (!\UART_Link1|data_buffer_sz_latch [7] & (\UART_Link1|LessThan2~13_cout  & 
// !\UART_Link1|data_buffer_fill_ctr [7]))

	.dataa(gnd),
	.datab(\UART_Link1|data_buffer_sz_latch [7]),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer_fill_ctr [7]),
	.cin(\UART_Link1|LessThan2~13_cout ),
	.combout(\UART_Link1|LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|LessThan2~14 .lut_mask = 16'hC0FC;
defparam \UART_Link1|LessThan2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \UART_Link1|LessThan2~23 (
// Equation(s):
// \UART_Link1|LessThan2~23_combout  = (\UART_Link1|data_buffer_fill_ctr [31]) # ((\UART_Link1|LessThan2~22_combout  & (\UART_Link1|LessThan2~20_combout  & \UART_Link1|LessThan2~14_combout )))

	.dataa(\UART_Link1|LessThan2~22_combout ),
	.datab(\UART_Link1|LessThan2~20_combout ),
	.datac(\UART_Link1|data_buffer_fill_ctr [31]),
	.datad(\UART_Link1|LessThan2~14_combout ),
	.cin(gnd),
	.combout(\UART_Link1|LessThan2~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|LessThan2~23 .lut_mask = 16'hF8F0;
defparam \UART_Link1|LessThan2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \UART_Link1|Mux120~0 (
// Equation(s):
// \UART_Link1|Mux120~0_combout  = (\UART_Link1|rx_dst [0] & (((\UART_Link1|rx_dst [1]) # (\UART_Link1|data_buffer~0_combout )))) # (!\UART_Link1|rx_dst [0] & (\UART_Link1|LessThan2~23_combout  & (\UART_Link1|rx_dst [1])))

	.dataa(\UART_Link1|LessThan2~23_combout ),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|rx_dst [1]),
	.datad(\UART_Link1|data_buffer~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux120~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux120~0 .lut_mask = 16'hECE0;
defparam \UART_Link1|Mux120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \UART_Link1|rx_dst[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|carrier_magic_ctr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|rx_dst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|rx_dst[1] .is_wysiwyg = "true";
defparam \UART_Link1|rx_dst[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \UART_Link1|state~22 (
// Equation(s):
// \UART_Link1|state~22_combout  = (\UART_Link1|rx_dst [1] & \UART_Link1|state.s_rxing~q )

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|state.s_rxing~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~22 .lut_mask = 16'hAA00;
defparam \UART_Link1|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \UART_Link1|state~21 (
// Equation(s):
// \UART_Link1|state~21_combout  = (!\UART_Link1|state.s_act~q  & ((\UART_Link1|state.s_rxing~q  & (!\UART_Link1|rx_dst [1])) # (!\UART_Link1|state.s_rxing~q  & ((\UART_Link1|state.s_txing~q )))))

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(\UART_Link1|state.s_txing~q ),
	.datac(\UART_Link1|state.s_act~q ),
	.datad(\UART_Link1|state.s_rxing~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~21 .lut_mask = 16'h050C;
defparam \UART_Link1|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \UART_Link1|state~23 (
// Equation(s):
// \UART_Link1|state~23_combout  = (\UART_Link1|Equal4~2_combout  & (((\UART_Link1|state.s_act_wait~q ) # (!\UART_Link1|state~21_combout )))) # (!\UART_Link1|Equal4~2_combout  & (!\UART_Link1|state~22_combout  & ((\UART_Link1|state.s_act_wait~q ) # 
// (!\UART_Link1|state~21_combout ))))

	.dataa(\UART_Link1|Equal4~2_combout ),
	.datab(\UART_Link1|state~22_combout ),
	.datac(\UART_Link1|state.s_act_wait~q ),
	.datad(\UART_Link1|state~21_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~23 .lut_mask = 16'hB0BB;
defparam \UART_Link1|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \UART_Link1|state.s_listen (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_listen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_listen .is_wysiwyg = "true";
defparam \UART_Link1|state.s_listen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \UART_Link1|Selector0~0 (
// Equation(s):
// \UART_Link1|Selector0~0_combout  = (!\UART_Link1|tx_token [0] & (\UART_Link1|state.s_txing~q  & !\UART_Link1|tx_token [1]))

	.dataa(gnd),
	.datab(\UART_Link1|tx_token [0]),
	.datac(\UART_Link1|state.s_txing~q ),
	.datad(\UART_Link1|tx_token [1]),
	.cin(gnd),
	.combout(\UART_Link1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector0~0 .lut_mask = 16'h0030;
defparam \UART_Link1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \UART_Link1|Selector0~1 (
// Equation(s):
// \UART_Link1|Selector0~1_combout  = (\UART_Link1|Selector0~0_combout ) # ((\UART_Link1|iob_uart_write~q  & ((\UART_Link1|state.s_listen~q ) # (\UART_Link1|state.s_txing~q ))))

	.dataa(\UART_Link1|state.s_listen~q ),
	.datab(\UART_Link1|state.s_txing~q ),
	.datac(\UART_Link1|iob_uart_write~q ),
	.datad(\UART_Link1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector0~1 .lut_mask = 16'hFFE0;
defparam \UART_Link1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \UART_Link1|iob_uart_write (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_uart_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_uart_write .is_wysiwyg = "true";
defparam \UART_Link1|iob_uart_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~0 (
// Equation(s):
// \UART_Controller1|uart_tx_data~0_combout  = (!\UART_Controller1|uart_tx_data~q  & (((!\UART_Link1|iob_uart_write~q  & !\UART_Controller1|uart_tx_state.tx_send_start_bit~q )) # (!\UART_Controller1|tx_baud_tick~q )))

	.dataa(\UART_Controller1|uart_tx_data~q ),
	.datab(\UART_Link1|iob_uart_write~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.datad(\UART_Controller1|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~0 .lut_mask = 16'h0155;
defparam \UART_Controller1|uart_tx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \UART_Link1|Mux139~0 (
// Equation(s):
// \UART_Link1|Mux139~0_combout  = (\UART_Controller1|uart_rx_data_vec [4] & \UART_Link1|rx_dst [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_data_vec [4]),
	.datad(\UART_Link1|rx_dst [1]),
	.cin(gnd),
	.combout(\UART_Link1|Mux139~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux139~0 .lut_mask = 16'hF000;
defparam \UART_Link1|Mux139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \UART_Link1|data_buffer[0][4]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[0][4]~feeder_combout  = \UART_Link1|Mux139~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Mux139~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][4]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \UART_Link1|data_buffer[0][0]~2 (
// Equation(s):
// \UART_Link1|data_buffer[0][0]~2_combout  = (\UART_Link1|rx_dst [1] & (!\UART_Link1|rx_dst [0] & (\UART_Link1|LessThan2~23_combout  & \UART_Link1|carrier_magic_ctr~0_combout )))

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|LessThan2~23_combout ),
	.datad(\UART_Link1|carrier_magic_ctr~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[0][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][0]~2 .lut_mask = 16'h2000;
defparam \UART_Link1|data_buffer[0][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \UART_Link1|data_buffer[0][0]~1 (
// Equation(s):
// \UART_Link1|data_buffer[0][0]~1_combout  = (\UART_Link1|data_buffer~0_combout  & (\UART_Link1|rx_dst [0] & (!\UART_Link1|rx_dst [1] & \UART_Link1|carrier_magic_ctr~0_combout )))

	.dataa(\UART_Link1|data_buffer~0_combout ),
	.datab(\UART_Link1|rx_dst [0]),
	.datac(\UART_Link1|rx_dst [1]),
	.datad(\UART_Link1|carrier_magic_ctr~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[0][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][0]~1 .lut_mask = 16'h0800;
defparam \UART_Link1|data_buffer[0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \UART_Link1|data_buffer[0][0]~3 (
// Equation(s):
// \UART_Link1|data_buffer[0][0]~3_combout  = (\UART_Link1|data_buffer[0][0]~1_combout ) # ((\UART_Link1|data_buffer[0][0]~2_combout  & !\UART_Link1|data_buffer_fill_ctr [0]))

	.dataa(\UART_Link1|data_buffer[0][0]~2_combout ),
	.datab(gnd),
	.datac(\UART_Link1|data_buffer_fill_ctr [0]),
	.datad(\UART_Link1|data_buffer[0][0]~1_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[0][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][0]~3 .lut_mask = 16'hFF0A;
defparam \UART_Link1|data_buffer[0][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \UART_Link1|data_buffer[0][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][4] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \UART_Link1|data_buffer[1][0]~4 (
// Equation(s):
// \UART_Link1|data_buffer[1][0]~4_combout  = (\UART_Link1|data_buffer[0][0]~1_combout ) # ((\UART_Link1|data_buffer[0][0]~2_combout  & \UART_Link1|data_buffer_fill_ctr [0]))

	.dataa(\UART_Link1|data_buffer[0][0]~2_combout ),
	.datab(gnd),
	.datac(\UART_Link1|data_buffer_fill_ctr [0]),
	.datad(\UART_Link1|data_buffer[0][0]~1_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[1][0]~4 .lut_mask = 16'hFFA0;
defparam \UART_Link1|data_buffer[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \UART_Link1|data_buffer[1][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux139~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[1][4] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \UART_Link1|iob_uart_writedata[4]~2 (
// Equation(s):
// \UART_Link1|iob_uart_writedata[4]~2_combout  = (\UART_Link1|data_buffer_fill_ctr [0] & ((\UART_Link1|data_buffer[1][4]~q ))) # (!\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer[0][4]~q ))

	.dataa(\UART_Link1|data_buffer[0][4]~q ),
	.datab(\UART_Link1|data_buffer_fill_ctr [0]),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer[1][4]~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_uart_writedata[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[4]~2 .lut_mask = 16'hEE22;
defparam \UART_Link1|iob_uart_writedata[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \UART_Link1|carrier_buffer[1][0]~5 (
// Equation(s):
// \UART_Link1|carrier_buffer[1][0]~5_combout  = (\UART_Link1|carrier_buffer[0][1]~0_combout  & (!\UART_Link1|carrier_buffer_fill_ctr [2] & (!\UART_Link1|carrier_buffer_fill_ctr [1] & \UART_Link1|carrier_buffer_fill_ctr [0])))

	.dataa(\UART_Link1|carrier_buffer[0][1]~0_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][0]~5 .lut_mask = 16'h0200;
defparam \UART_Link1|carrier_buffer[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \UART_Link1|carrier_buffer[1][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][4] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \UART_Link1|Mux251~0 (
// Equation(s):
// \UART_Link1|Mux251~0_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (((\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|carrier_buffer_fill_ctr [1] & ((\UART_Link1|carrier_buffer_fill_ctr [0] & ((\UART_Link1|carrier_buffer[1][4]~q ))) # 
// (!\UART_Link1|carrier_buffer_fill_ctr [0] & (\UART_Link1|carrier_buffer[0][4]~q ))))

	.dataa(\UART_Link1|carrier_buffer[0][4]~q ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer[1][4]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux251~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux251~0 .lut_mask = 16'hFC22;
defparam \UART_Link1|Mux251~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \UART_Link1|carrier_buffer[3][0]~6 (
// Equation(s):
// \UART_Link1|carrier_buffer[3][0]~6_combout  = (\UART_Link1|carrier_buffer[0][1]~0_combout  & (!\UART_Link1|carrier_buffer_fill_ctr [2] & (\UART_Link1|carrier_buffer_fill_ctr [1] & \UART_Link1|carrier_buffer_fill_ctr [0])))

	.dataa(\UART_Link1|carrier_buffer[0][1]~0_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[3][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][0]~6 .lut_mask = 16'h2000;
defparam \UART_Link1|carrier_buffer[3][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \UART_Link1|carrier_buffer[3][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[3][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][4] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \UART_Link1|carrier_buffer[2][4]~feeder (
// Equation(s):
// \UART_Link1|carrier_buffer[2][4]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [4]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][4]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|carrier_buffer[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \UART_Link1|carrier_buffer[2][0]~4 (
// Equation(s):
// \UART_Link1|carrier_buffer[2][0]~4_combout  = (\UART_Link1|carrier_buffer[0][1]~0_combout  & (!\UART_Link1|carrier_buffer_fill_ctr [2] & (\UART_Link1|carrier_buffer_fill_ctr [1] & !\UART_Link1|carrier_buffer_fill_ctr [0])))

	.dataa(\UART_Link1|carrier_buffer[0][1]~0_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[2][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][0]~4 .lut_mask = 16'h0020;
defparam \UART_Link1|carrier_buffer[2][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \UART_Link1|carrier_buffer[2][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|carrier_buffer[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][4] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \UART_Link1|Mux251~1 (
// Equation(s):
// \UART_Link1|Mux251~1_combout  = (\UART_Link1|Mux251~0_combout  & (((\UART_Link1|carrier_buffer[3][4]~q )) # (!\UART_Link1|carrier_buffer_fill_ctr [1]))) # (!\UART_Link1|Mux251~0_combout  & (\UART_Link1|carrier_buffer_fill_ctr [1] & 
// ((\UART_Link1|carrier_buffer[2][4]~q ))))

	.dataa(\UART_Link1|Mux251~0_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer[3][4]~q ),
	.datad(\UART_Link1|carrier_buffer[2][4]~q ),
	.cin(gnd),
	.combout(\UART_Link1|Mux251~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux251~1 .lut_mask = 16'hE6A2;
defparam \UART_Link1|Mux251~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \UART_Link1|iob_uart_writedata[1]~5 (
// Equation(s):
// \UART_Link1|iob_uart_writedata[1]~5_combout  = (\UART_Link1|carrier_buffer_fill_ctr [2] & ((\UART_Link1|carrier_buffer_fill_ctr [1]) # (\UART_Link1|carrier_buffer_fill_ctr [0])))

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[1]~5 .lut_mask = 16'hF0C0;
defparam \UART_Link1|iob_uart_writedata[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \UART_Link1|carrier_buffer[4][0]~7 (
// Equation(s):
// \UART_Link1|carrier_buffer[4][0]~7_combout  = (\UART_Link1|carrier_buffer[0][1]~0_combout  & (\UART_Link1|carrier_buffer_fill_ctr [2] & (!\UART_Link1|carrier_buffer_fill_ctr [1] & !\UART_Link1|carrier_buffer_fill_ctr [0])))

	.dataa(\UART_Link1|carrier_buffer[0][1]~0_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[4][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[4][0]~7 .lut_mask = 16'h0008;
defparam \UART_Link1|carrier_buffer[4][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \UART_Link1|carrier_buffer[4][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[4][4] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \UART_Link1|iob_uart_writedata[1]~6 (
// Equation(s):
// \UART_Link1|iob_uart_writedata[1]~6_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1]) # (!\UART_Link1|carrier_buffer_fill_ctr [2])

	.dataa(gnd),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datac(gnd),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.cin(gnd),
	.combout(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[1]~6 .lut_mask = 16'hFF33;
defparam \UART_Link1|iob_uart_writedata[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \UART_Link1|Mux251~2 (
// Equation(s):
// \UART_Link1|Mux251~2_combout  = (\UART_Link1|iob_uart_writedata[1]~5_combout  & (((\UART_Link1|iob_uart_writedata[1]~6_combout )))) # (!\UART_Link1|iob_uart_writedata[1]~5_combout  & ((\UART_Link1|iob_uart_writedata[1]~6_combout  & 
// (\UART_Link1|Mux251~1_combout )) # (!\UART_Link1|iob_uart_writedata[1]~6_combout  & ((\UART_Link1|carrier_buffer[4][4]~q )))))

	.dataa(\UART_Link1|Mux251~1_combout ),
	.datab(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.datac(\UART_Link1|carrier_buffer[4][4]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux251~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux251~2 .lut_mask = 16'hEE30;
defparam \UART_Link1|Mux251~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \UART_Link1|carrier_buffer[5][0]~3 (
// Equation(s):
// \UART_Link1|carrier_buffer[5][0]~3_combout  = (\UART_Link1|carrier_buffer_fill_ctr [2] & (\UART_Link1|carrier_buffer_fill_ctr [0] & (\UART_Link1|carrier_buffer[0][1]~0_combout  & !\UART_Link1|carrier_buffer_fill_ctr [1])))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.datac(\UART_Link1|carrier_buffer[0][1]~0_combout ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[5][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[5][0]~3 .lut_mask = 16'h0080;
defparam \UART_Link1|carrier_buffer[5][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \UART_Link1|carrier_buffer[5][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[5][4] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \UART_Link1|carrier_buffer[6][0]~8 (
// Equation(s):
// \UART_Link1|carrier_buffer[6][0]~8_combout  = (\UART_Link1|carrier_buffer[0][1]~0_combout  & (\UART_Link1|carrier_buffer_fill_ctr [2] & (\UART_Link1|carrier_buffer_fill_ctr [1] & !\UART_Link1|carrier_buffer_fill_ctr [0])))

	.dataa(\UART_Link1|carrier_buffer[0][1]~0_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [2]),
	.datac(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[6][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[6][0]~8 .lut_mask = 16'h0080;
defparam \UART_Link1|carrier_buffer[6][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \UART_Link1|carrier_buffer[6][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[6][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[6][4] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \UART_Link1|Mux251~3 (
// Equation(s):
// \UART_Link1|Mux251~3_combout  = (\UART_Link1|Mux251~2_combout  & (((\UART_Link1|carrier_buffer[6][4]~q ) # (!\UART_Link1|iob_uart_writedata[1]~5_combout )))) # (!\UART_Link1|Mux251~2_combout  & (\UART_Link1|carrier_buffer[5][4]~q  & 
// ((\UART_Link1|iob_uart_writedata[1]~5_combout ))))

	.dataa(\UART_Link1|Mux251~2_combout ),
	.datab(\UART_Link1|carrier_buffer[5][4]~q ),
	.datac(\UART_Link1|carrier_buffer[6][4]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux251~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux251~3 .lut_mask = 16'hE4AA;
defparam \UART_Link1|Mux251~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \UART_Link1|Mux253~4 (
// Equation(s):
// \UART_Link1|Mux253~4_combout  = \UART_Link1|tx_token [0] $ (!\UART_Link1|tx_token [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|tx_token [0]),
	.datad(\UART_Link1|tx_token [1]),
	.cin(gnd),
	.combout(\UART_Link1|Mux253~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux253~4 .lut_mask = 16'hF00F;
defparam \UART_Link1|Mux253~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \UART_Link1|iob_uart_writedata[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_uart_writedata[4]~2_combout ),
	.asdata(\UART_Link1|Mux251~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|Mux253~4_combout ),
	.sload(!\UART_Link1|tx_token [1]),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_uart_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[4] .is_wysiwyg = "true";
defparam \UART_Link1|iob_uart_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \UART_Link1|carrier_buffer[2][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][7] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \UART_Link1|Mux248~1 (
// Equation(s):
// \UART_Link1|Mux248~1_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (((\UART_Link1|carrier_buffer[2][7]~q ) # (\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|carrier_buffer_fill_ctr [1] & (\UART_Link1|carrier_buffer[0][7]~q  & 
// ((!\UART_Link1|carrier_buffer_fill_ctr [0]))))

	.dataa(\UART_Link1|carrier_buffer[0][7]~q ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer[2][7]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux248~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux248~1 .lut_mask = 16'hCCE2;
defparam \UART_Link1|Mux248~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \UART_Link1|carrier_buffer[3][7]~feeder (
// Equation(s):
// \UART_Link1|carrier_buffer[3][7]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [7]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][7]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|carrier_buffer[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \UART_Link1|carrier_buffer[3][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|carrier_buffer[3][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][7] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \UART_Link1|carrier_buffer[1][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][7] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \UART_Link1|Mux248~2 (
// Equation(s):
// \UART_Link1|Mux248~2_combout  = (\UART_Link1|Mux248~1_combout  & ((\UART_Link1|carrier_buffer[3][7]~q ) # ((!\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|Mux248~1_combout  & (((\UART_Link1|carrier_buffer[1][7]~q  & 
// \UART_Link1|carrier_buffer_fill_ctr [0]))))

	.dataa(\UART_Link1|Mux248~1_combout ),
	.datab(\UART_Link1|carrier_buffer[3][7]~q ),
	.datac(\UART_Link1|carrier_buffer[1][7]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux248~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux248~2 .lut_mask = 16'hD8AA;
defparam \UART_Link1|Mux248~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \UART_Link1|carrier_buffer[6][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[6][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[6][7] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \UART_Link1|carrier_buffer[5][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[5][7] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \UART_Link1|carrier_buffer[4][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[4][7] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \UART_Link1|Mux248~3 (
// Equation(s):
// \UART_Link1|Mux248~3_combout  = (\UART_Link1|iob_uart_writedata[1]~5_combout  & ((\UART_Link1|carrier_buffer[5][7]~q ) # ((\UART_Link1|iob_uart_writedata[1]~6_combout )))) # (!\UART_Link1|iob_uart_writedata[1]~5_combout  & 
// (((\UART_Link1|carrier_buffer[4][7]~q  & !\UART_Link1|iob_uart_writedata[1]~6_combout ))))

	.dataa(\UART_Link1|carrier_buffer[5][7]~q ),
	.datab(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.datac(\UART_Link1|carrier_buffer[4][7]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux248~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux248~3 .lut_mask = 16'hCCB8;
defparam \UART_Link1|Mux248~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \UART_Link1|Mux248~4 (
// Equation(s):
// \UART_Link1|Mux248~4_combout  = (\UART_Link1|iob_uart_writedata[1]~6_combout  & ((\UART_Link1|Mux248~3_combout  & ((\UART_Link1|carrier_buffer[6][7]~q ))) # (!\UART_Link1|Mux248~3_combout  & (\UART_Link1|Mux248~2_combout )))) # 
// (!\UART_Link1|iob_uart_writedata[1]~6_combout  & (((\UART_Link1|Mux248~3_combout ))))

	.dataa(\UART_Link1|Mux248~2_combout ),
	.datab(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.datac(\UART_Link1|carrier_buffer[6][7]~q ),
	.datad(\UART_Link1|Mux248~3_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux248~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux248~4 .lut_mask = 16'hF388;
defparam \UART_Link1|Mux248~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \UART_Link1|Mux136~0 (
// Equation(s):
// \UART_Link1|Mux136~0_combout  = (\UART_Link1|rx_dst [1] & \UART_Controller1|uart_rx_data_vec [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|rx_dst [1]),
	.datad(\UART_Controller1|uart_rx_data_vec [7]),
	.cin(gnd),
	.combout(\UART_Link1|Mux136~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux136~0 .lut_mask = 16'hF000;
defparam \UART_Link1|Mux136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \UART_Link1|data_buffer[1][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|Mux136~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[1][7] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \UART_Link1|data_buffer[0][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][7] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \UART_Link1|Mux248~0 (
// Equation(s):
// \UART_Link1|Mux248~0_combout  = (\UART_Link1|tx_token [1] & ((\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer[1][7]~q )) # (!\UART_Link1|data_buffer_fill_ctr [0] & ((\UART_Link1|data_buffer[0][7]~q )))))

	.dataa(\UART_Link1|tx_token [1]),
	.datab(\UART_Link1|data_buffer_fill_ctr [0]),
	.datac(\UART_Link1|data_buffer[1][7]~q ),
	.datad(\UART_Link1|data_buffer[0][7]~q ),
	.cin(gnd),
	.combout(\UART_Link1|Mux248~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux248~0 .lut_mask = 16'hA280;
defparam \UART_Link1|Mux248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \UART_Link1|Mux248~5 (
// Equation(s):
// \UART_Link1|Mux248~5_combout  = (\UART_Link1|Mux248~0_combout ) # ((\UART_Link1|tx_token [1] & (\UART_Link1|tx_token [0])) # (!\UART_Link1|tx_token [1] & ((\UART_Link1|Mux248~4_combout ) # (!\UART_Link1|tx_token [0]))))

	.dataa(\UART_Link1|tx_token [1]),
	.datab(\UART_Link1|tx_token [0]),
	.datac(\UART_Link1|Mux248~4_combout ),
	.datad(\UART_Link1|Mux248~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux248~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux248~5 .lut_mask = 16'hFFD9;
defparam \UART_Link1|Mux248~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \UART_Link1|iob_uart_writedata[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux248~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_uart_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[7] .is_wysiwyg = "true";
defparam \UART_Link1|iob_uart_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~7 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~7_combout  = (\UART_Controller1|uart_tx_count[0]~0_combout  & ((\UART_Link1|iob_uart_writedata [7]))) # (!\UART_Controller1|uart_tx_count[0]~0_combout  & (\UART_Controller1|uart_tx_data_vec [7]))

	.dataa(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_data_vec [7]),
	.datad(\UART_Link1|iob_uart_writedata [7]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~7 .lut_mask = 16'hFA50;
defparam \UART_Controller1|uart_tx_data_vec~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \UART_Controller1|uart_tx_data_vec[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[7] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \UART_Link1|Mux137~0 (
// Equation(s):
// \UART_Link1|Mux137~0_combout  = (\UART_Link1|rx_dst [1] & \UART_Controller1|uart_rx_data_vec [6])

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [6]),
	.cin(gnd),
	.combout(\UART_Link1|Mux137~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux137~0 .lut_mask = 16'hAA00;
defparam \UART_Link1|Mux137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \UART_Link1|data_buffer[1][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux137~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[1][6] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \UART_Link1|data_buffer[0][6]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[0][6]~feeder_combout  = \UART_Link1|Mux137~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Mux137~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][6]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \UART_Link1|data_buffer[0][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][6] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \UART_Link1|iob_uart_writedata[6]~4 (
// Equation(s):
// \UART_Link1|iob_uart_writedata[6]~4_combout  = (\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer[1][6]~q )) # (!\UART_Link1|data_buffer_fill_ctr [0] & ((\UART_Link1|data_buffer[0][6]~q )))

	.dataa(\UART_Link1|data_buffer[1][6]~q ),
	.datab(\UART_Link1|data_buffer_fill_ctr [0]),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer[0][6]~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_uart_writedata[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[6]~4 .lut_mask = 16'hBB88;
defparam \UART_Link1|iob_uart_writedata[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \UART_Link1|carrier_buffer[5][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[5][6] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \UART_Link1|carrier_buffer[1][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][6] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \UART_Link1|Mux249~0 (
// Equation(s):
// \UART_Link1|Mux249~0_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (((\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|carrier_buffer_fill_ctr [1] & ((\UART_Link1|carrier_buffer_fill_ctr [0] & ((\UART_Link1|carrier_buffer[1][6]~q ))) # 
// (!\UART_Link1|carrier_buffer_fill_ctr [0] & (\UART_Link1|carrier_buffer[0][6]~q ))))

	.dataa(\UART_Link1|carrier_buffer[0][6]~q ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer[1][6]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux249~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux249~0 .lut_mask = 16'hFC22;
defparam \UART_Link1|Mux249~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \UART_Link1|carrier_buffer[3][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[3][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][6] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \UART_Link1|carrier_buffer[2][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][6] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \UART_Link1|Mux249~1 (
// Equation(s):
// \UART_Link1|Mux249~1_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & ((\UART_Link1|Mux249~0_combout  & (\UART_Link1|carrier_buffer[3][6]~q )) # (!\UART_Link1|Mux249~0_combout  & ((\UART_Link1|carrier_buffer[2][6]~q ))))) # 
// (!\UART_Link1|carrier_buffer_fill_ctr [1] & (\UART_Link1|Mux249~0_combout ))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datab(\UART_Link1|Mux249~0_combout ),
	.datac(\UART_Link1|carrier_buffer[3][6]~q ),
	.datad(\UART_Link1|carrier_buffer[2][6]~q ),
	.cin(gnd),
	.combout(\UART_Link1|Mux249~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux249~1 .lut_mask = 16'hE6C4;
defparam \UART_Link1|Mux249~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \UART_Link1|carrier_buffer[4][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[4][6] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \UART_Link1|Mux249~2 (
// Equation(s):
// \UART_Link1|Mux249~2_combout  = (\UART_Link1|iob_uart_writedata[1]~6_combout  & ((\UART_Link1|Mux249~1_combout ) # ((\UART_Link1|iob_uart_writedata[1]~5_combout )))) # (!\UART_Link1|iob_uart_writedata[1]~6_combout  & (((\UART_Link1|carrier_buffer[4][6]~q  
// & !\UART_Link1|iob_uart_writedata[1]~5_combout ))))

	.dataa(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.datab(\UART_Link1|Mux249~1_combout ),
	.datac(\UART_Link1|carrier_buffer[4][6]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux249~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux249~2 .lut_mask = 16'hAAD8;
defparam \UART_Link1|Mux249~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \UART_Link1|carrier_buffer[6][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[6][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[6][6] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \UART_Link1|Mux249~3 (
// Equation(s):
// \UART_Link1|Mux249~3_combout  = (\UART_Link1|Mux249~2_combout  & (((\UART_Link1|carrier_buffer[6][6]~q ) # (!\UART_Link1|iob_uart_writedata[1]~5_combout )))) # (!\UART_Link1|Mux249~2_combout  & (\UART_Link1|carrier_buffer[5][6]~q  & 
// ((\UART_Link1|iob_uart_writedata[1]~5_combout ))))

	.dataa(\UART_Link1|carrier_buffer[5][6]~q ),
	.datab(\UART_Link1|Mux249~2_combout ),
	.datac(\UART_Link1|carrier_buffer[6][6]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux249~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux249~3 .lut_mask = 16'hE2CC;
defparam \UART_Link1|Mux249~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \UART_Link1|iob_uart_writedata[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_uart_writedata[6]~4_combout ),
	.asdata(\UART_Link1|Mux249~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|Mux253~4_combout ),
	.sload(!\UART_Link1|tx_token [1]),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_uart_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[6] .is_wysiwyg = "true";
defparam \UART_Link1|iob_uart_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~6 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~6_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [7])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((\UART_Link1|iob_uart_writedata [6])))

	.dataa(\UART_Controller1|uart_tx_data_vec [7]),
	.datab(gnd),
	.datac(\UART_Link1|iob_uart_writedata [6]),
	.datad(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~6 .lut_mask = 16'hAAF0;
defparam \UART_Controller1|uart_tx_data_vec~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \UART_Controller1|uart_tx_data_vec[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[6] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \UART_Link1|Mux138~0 (
// Equation(s):
// \UART_Link1|Mux138~0_combout  = (\UART_Link1|rx_dst [1] & \UART_Controller1|uart_rx_data_vec [5])

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [5]),
	.cin(gnd),
	.combout(\UART_Link1|Mux138~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux138~0 .lut_mask = 16'hAA00;
defparam \UART_Link1|Mux138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \UART_Link1|data_buffer[1][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux138~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[1][5] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \UART_Link1|data_buffer[0][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|Mux138~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][5] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \UART_Link1|iob_uart_writedata[5]~3 (
// Equation(s):
// \UART_Link1|iob_uart_writedata[5]~3_combout  = (\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer[1][5]~q )) # (!\UART_Link1|data_buffer_fill_ctr [0] & ((\UART_Link1|data_buffer[0][5]~q )))

	.dataa(\UART_Link1|data_buffer[1][5]~q ),
	.datab(\UART_Link1|data_buffer_fill_ctr [0]),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer[0][5]~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_uart_writedata[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[5]~3 .lut_mask = 16'hBB88;
defparam \UART_Link1|iob_uart_writedata[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \UART_Link1|carrier_buffer[5][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[5][5] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \UART_Link1|carrier_buffer[4][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[4][5] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \UART_Link1|Mux250~2 (
// Equation(s):
// \UART_Link1|Mux250~2_combout  = (\UART_Link1|iob_uart_writedata[1]~6_combout  & (((\UART_Link1|iob_uart_writedata[1]~5_combout )))) # (!\UART_Link1|iob_uart_writedata[1]~6_combout  & ((\UART_Link1|iob_uart_writedata[1]~5_combout  & 
// (\UART_Link1|carrier_buffer[5][5]~q )) # (!\UART_Link1|iob_uart_writedata[1]~5_combout  & ((\UART_Link1|carrier_buffer[4][5]~q )))))

	.dataa(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.datab(\UART_Link1|carrier_buffer[5][5]~q ),
	.datac(\UART_Link1|carrier_buffer[4][5]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux250~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux250~2 .lut_mask = 16'hEE50;
defparam \UART_Link1|Mux250~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \UART_Link1|carrier_buffer[6][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[6][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[6][5] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \UART_Link1|carrier_buffer[2][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][5] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \UART_Link1|Mux250~0 (
// Equation(s):
// \UART_Link1|Mux250~0_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (((\UART_Link1|carrier_buffer[2][5]~q ) # (\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|carrier_buffer_fill_ctr [1] & (\UART_Link1|carrier_buffer[0][5]~q  & 
// ((!\UART_Link1|carrier_buffer_fill_ctr [0]))))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datab(\UART_Link1|carrier_buffer[0][5]~q ),
	.datac(\UART_Link1|carrier_buffer[2][5]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux250~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux250~0 .lut_mask = 16'hAAE4;
defparam \UART_Link1|Mux250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \UART_Link1|carrier_buffer[1][5]~feeder (
// Equation(s):
// \UART_Link1|carrier_buffer[1][5]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [5]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][5]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|carrier_buffer[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \UART_Link1|carrier_buffer[1][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|carrier_buffer[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][5] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \UART_Link1|carrier_buffer[3][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[3][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][5] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \UART_Link1|Mux250~1 (
// Equation(s):
// \UART_Link1|Mux250~1_combout  = (\UART_Link1|Mux250~0_combout  & (((\UART_Link1|carrier_buffer[3][5]~q ) # (!\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|Mux250~0_combout  & (\UART_Link1|carrier_buffer[1][5]~q  & 
// ((\UART_Link1|carrier_buffer_fill_ctr [0]))))

	.dataa(\UART_Link1|Mux250~0_combout ),
	.datab(\UART_Link1|carrier_buffer[1][5]~q ),
	.datac(\UART_Link1|carrier_buffer[3][5]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux250~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux250~1 .lut_mask = 16'hE4AA;
defparam \UART_Link1|Mux250~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \UART_Link1|Mux250~3 (
// Equation(s):
// \UART_Link1|Mux250~3_combout  = (\UART_Link1|Mux250~2_combout  & (((\UART_Link1|carrier_buffer[6][5]~q )) # (!\UART_Link1|iob_uart_writedata[1]~6_combout ))) # (!\UART_Link1|Mux250~2_combout  & (\UART_Link1|iob_uart_writedata[1]~6_combout  & 
// ((\UART_Link1|Mux250~1_combout ))))

	.dataa(\UART_Link1|Mux250~2_combout ),
	.datab(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.datac(\UART_Link1|carrier_buffer[6][5]~q ),
	.datad(\UART_Link1|Mux250~1_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux250~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux250~3 .lut_mask = 16'hE6A2;
defparam \UART_Link1|Mux250~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \UART_Link1|iob_uart_writedata[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_uart_writedata[5]~3_combout ),
	.asdata(\UART_Link1|Mux250~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|Mux253~4_combout ),
	.sload(!\UART_Link1|tx_token [1]),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_uart_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[5] .is_wysiwyg = "true";
defparam \UART_Link1|iob_uart_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~5 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~5_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [6])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((\UART_Link1|iob_uart_writedata [5])))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|uart_tx_data_vec [6]),
	.datac(gnd),
	.datad(\UART_Link1|iob_uart_writedata [5]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~5 .lut_mask = 16'hDD88;
defparam \UART_Controller1|uart_tx_data_vec~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \UART_Controller1|uart_tx_data_vec[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[5] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~4 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~4_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & ((\UART_Controller1|uart_tx_data_vec [5]))) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Link1|iob_uart_writedata [4]))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Link1|iob_uart_writedata [4]),
	.datac(\UART_Controller1|uart_tx_data_vec [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~4 .lut_mask = 16'hE4E4;
defparam \UART_Controller1|uart_tx_data_vec~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \UART_Controller1|uart_tx_data_vec[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[4] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \UART_Link1|Mux140~0 (
// Equation(s):
// \UART_Link1|Mux140~0_combout  = (\UART_Link1|rx_dst [1] & \UART_Controller1|uart_rx_data_vec [3])

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_data_vec [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Mux140~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux140~0 .lut_mask = 16'hA0A0;
defparam \UART_Link1|Mux140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \UART_Link1|data_buffer[1][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux140~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[1][3] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \UART_Link1|data_buffer[0][3]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[0][3]~feeder_combout  = \UART_Link1|Mux140~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Mux140~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \UART_Link1|data_buffer[0][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][3] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \UART_Link1|iob_uart_writedata[3]~1 (
// Equation(s):
// \UART_Link1|iob_uart_writedata[3]~1_combout  = (\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer[1][3]~q )) # (!\UART_Link1|data_buffer_fill_ctr [0] & ((\UART_Link1|data_buffer[0][3]~q )))

	.dataa(\UART_Link1|data_buffer[1][3]~q ),
	.datab(\UART_Link1|data_buffer_fill_ctr [0]),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer[0][3]~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_uart_writedata[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[3]~1 .lut_mask = 16'hBB88;
defparam \UART_Link1|iob_uart_writedata[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \UART_Link1|carrier_buffer[5][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[5][3] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \UART_Link1|carrier_buffer[4][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[4][3] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \UART_Link1|Mux252~2 (
// Equation(s):
// \UART_Link1|Mux252~2_combout  = (\UART_Link1|iob_uart_writedata[1]~6_combout  & (((\UART_Link1|iob_uart_writedata[1]~5_combout )))) # (!\UART_Link1|iob_uart_writedata[1]~6_combout  & ((\UART_Link1|iob_uart_writedata[1]~5_combout  & 
// (\UART_Link1|carrier_buffer[5][3]~q )) # (!\UART_Link1|iob_uart_writedata[1]~5_combout  & ((\UART_Link1|carrier_buffer[4][3]~q )))))

	.dataa(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.datab(\UART_Link1|carrier_buffer[5][3]~q ),
	.datac(\UART_Link1|carrier_buffer[4][3]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux252~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux252~2 .lut_mask = 16'hEE50;
defparam \UART_Link1|Mux252~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \UART_Link1|carrier_buffer[6][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[6][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[6][3] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \UART_Link1|carrier_buffer[2][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][3] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \UART_Link1|Mux252~0 (
// Equation(s):
// \UART_Link1|Mux252~0_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (((\UART_Link1|carrier_buffer[2][3]~q ) # (\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|carrier_buffer_fill_ctr [1] & (\UART_Link1|carrier_buffer[0][3]~q  & 
// ((!\UART_Link1|carrier_buffer_fill_ctr [0]))))

	.dataa(\UART_Link1|carrier_buffer[0][3]~q ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer[2][3]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux252~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux252~0 .lut_mask = 16'hCCE2;
defparam \UART_Link1|Mux252~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \UART_Link1|carrier_buffer[3][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[3][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][3] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \UART_Link1|carrier_buffer[1][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][3] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \UART_Link1|Mux252~1 (
// Equation(s):
// \UART_Link1|Mux252~1_combout  = (\UART_Link1|carrier_buffer_fill_ctr [0] & ((\UART_Link1|Mux252~0_combout  & (\UART_Link1|carrier_buffer[3][3]~q )) # (!\UART_Link1|Mux252~0_combout  & ((\UART_Link1|carrier_buffer[1][3]~q ))))) # 
// (!\UART_Link1|carrier_buffer_fill_ctr [0] & (\UART_Link1|Mux252~0_combout ))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.datab(\UART_Link1|Mux252~0_combout ),
	.datac(\UART_Link1|carrier_buffer[3][3]~q ),
	.datad(\UART_Link1|carrier_buffer[1][3]~q ),
	.cin(gnd),
	.combout(\UART_Link1|Mux252~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux252~1 .lut_mask = 16'hE6C4;
defparam \UART_Link1|Mux252~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \UART_Link1|Mux252~3 (
// Equation(s):
// \UART_Link1|Mux252~3_combout  = (\UART_Link1|Mux252~2_combout  & (((\UART_Link1|carrier_buffer[6][3]~q )) # (!\UART_Link1|iob_uart_writedata[1]~6_combout ))) # (!\UART_Link1|Mux252~2_combout  & (\UART_Link1|iob_uart_writedata[1]~6_combout  & 
// ((\UART_Link1|Mux252~1_combout ))))

	.dataa(\UART_Link1|Mux252~2_combout ),
	.datab(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.datac(\UART_Link1|carrier_buffer[6][3]~q ),
	.datad(\UART_Link1|Mux252~1_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux252~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux252~3 .lut_mask = 16'hE6A2;
defparam \UART_Link1|Mux252~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \UART_Link1|iob_uart_writedata[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_uart_writedata[3]~1_combout ),
	.asdata(\UART_Link1|Mux252~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|Mux253~4_combout ),
	.sload(!\UART_Link1|tx_token [1]),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_uart_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[3] .is_wysiwyg = "true";
defparam \UART_Link1|iob_uart_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~3 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~3_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [4])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((\UART_Link1|iob_uart_writedata [3])))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_data_vec [4]),
	.datad(\UART_Link1|iob_uart_writedata [3]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~3 .lut_mask = 16'hF5A0;
defparam \UART_Controller1|uart_tx_data_vec~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \UART_Controller1|uart_tx_data_vec[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[3] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \UART_Link1|Mux141~0 (
// Equation(s):
// \UART_Link1|Mux141~0_combout  = (\UART_Link1|rx_dst [1] & \UART_Controller1|uart_rx_data_vec [2])

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [2]),
	.cin(gnd),
	.combout(\UART_Link1|Mux141~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux141~0 .lut_mask = 16'hAA00;
defparam \UART_Link1|Mux141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \UART_Link1|data_buffer[0][2]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[0][2]~feeder_combout  = \UART_Link1|Mux141~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Mux141~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \UART_Link1|data_buffer[0][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][2] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \UART_Link1|data_buffer[1][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux141~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[1][2] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \UART_Link1|iob_uart_writedata[2]~0 (
// Equation(s):
// \UART_Link1|iob_uart_writedata[2]~0_combout  = (\UART_Link1|data_buffer_fill_ctr [0] & ((\UART_Link1|data_buffer[1][2]~q ))) # (!\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer[0][2]~q ))

	.dataa(\UART_Link1|data_buffer[0][2]~q ),
	.datab(\UART_Link1|data_buffer_fill_ctr [0]),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer[1][2]~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_uart_writedata[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[2]~0 .lut_mask = 16'hEE22;
defparam \UART_Link1|iob_uart_writedata[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \UART_Link1|carrier_buffer[1][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][2] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \UART_Link1|Mux253~0 (
// Equation(s):
// \UART_Link1|Mux253~0_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (((\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|carrier_buffer_fill_ctr [1] & ((\UART_Link1|carrier_buffer_fill_ctr [0] & ((\UART_Link1|carrier_buffer[1][2]~q ))) # 
// (!\UART_Link1|carrier_buffer_fill_ctr [0] & (\UART_Link1|carrier_buffer[0][2]~q ))))

	.dataa(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datab(\UART_Link1|carrier_buffer[0][2]~q ),
	.datac(\UART_Link1|carrier_buffer[1][2]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux253~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux253~0 .lut_mask = 16'hFA44;
defparam \UART_Link1|Mux253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \UART_Link1|carrier_buffer[3][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[3][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][2] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \UART_Link1|carrier_buffer[2][2]~feeder (
// Equation(s):
// \UART_Link1|carrier_buffer[2][2]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [2]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|carrier_buffer[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \UART_Link1|carrier_buffer[2][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|carrier_buffer[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][2] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \UART_Link1|Mux253~1 (
// Equation(s):
// \UART_Link1|Mux253~1_combout  = (\UART_Link1|Mux253~0_combout  & (((\UART_Link1|carrier_buffer[3][2]~q )) # (!\UART_Link1|carrier_buffer_fill_ctr [1]))) # (!\UART_Link1|Mux253~0_combout  & (\UART_Link1|carrier_buffer_fill_ctr [1] & 
// ((\UART_Link1|carrier_buffer[2][2]~q ))))

	.dataa(\UART_Link1|Mux253~0_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer[3][2]~q ),
	.datad(\UART_Link1|carrier_buffer[2][2]~q ),
	.cin(gnd),
	.combout(\UART_Link1|Mux253~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux253~1 .lut_mask = 16'hE6A2;
defparam \UART_Link1|Mux253~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \UART_Link1|carrier_buffer[4][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[4][2] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \UART_Link1|Mux253~2 (
// Equation(s):
// \UART_Link1|Mux253~2_combout  = (\UART_Link1|iob_uart_writedata[1]~5_combout  & (((\UART_Link1|iob_uart_writedata[1]~6_combout )))) # (!\UART_Link1|iob_uart_writedata[1]~5_combout  & ((\UART_Link1|iob_uart_writedata[1]~6_combout  & 
// (\UART_Link1|Mux253~1_combout )) # (!\UART_Link1|iob_uart_writedata[1]~6_combout  & ((\UART_Link1|carrier_buffer[4][2]~q )))))

	.dataa(\UART_Link1|Mux253~1_combout ),
	.datab(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.datac(\UART_Link1|carrier_buffer[4][2]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux253~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux253~2 .lut_mask = 16'hEE30;
defparam \UART_Link1|Mux253~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \UART_Link1|carrier_buffer[6][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[6][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[6][2] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \UART_Link1|carrier_buffer[5][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[5][2] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \UART_Link1|Mux253~3 (
// Equation(s):
// \UART_Link1|Mux253~3_combout  = (\UART_Link1|Mux253~2_combout  & (((\UART_Link1|carrier_buffer[6][2]~q )) # (!\UART_Link1|iob_uart_writedata[1]~5_combout ))) # (!\UART_Link1|Mux253~2_combout  & (\UART_Link1|iob_uart_writedata[1]~5_combout  & 
// ((\UART_Link1|carrier_buffer[5][2]~q ))))

	.dataa(\UART_Link1|Mux253~2_combout ),
	.datab(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.datac(\UART_Link1|carrier_buffer[6][2]~q ),
	.datad(\UART_Link1|carrier_buffer[5][2]~q ),
	.cin(gnd),
	.combout(\UART_Link1|Mux253~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux253~3 .lut_mask = 16'hE6A2;
defparam \UART_Link1|Mux253~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \UART_Link1|iob_uart_writedata[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_uart_writedata[2]~0_combout ),
	.asdata(\UART_Link1|Mux253~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Link1|Mux253~4_combout ),
	.sload(!\UART_Link1|tx_token [1]),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_uart_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[2] .is_wysiwyg = "true";
defparam \UART_Link1|iob_uart_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~2 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~2_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [3])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((\UART_Link1|iob_uart_writedata [2])))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|uart_tx_data_vec [3]),
	.datac(gnd),
	.datad(\UART_Link1|iob_uart_writedata [2]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~2 .lut_mask = 16'hDD88;
defparam \UART_Controller1|uart_tx_data_vec~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \UART_Controller1|uart_tx_data_vec[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \UART_Link1|Mux142~0 (
// Equation(s):
// \UART_Link1|Mux142~0_combout  = (\UART_Controller1|uart_rx_data_vec [1] & \UART_Link1|rx_dst [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Controller1|uart_rx_data_vec [1]),
	.datad(\UART_Link1|rx_dst [1]),
	.cin(gnd),
	.combout(\UART_Link1|Mux142~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux142~0 .lut_mask = 16'hF000;
defparam \UART_Link1|Mux142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \UART_Link1|data_buffer[1][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux142~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[1][1] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \UART_Link1|data_buffer[0][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|Mux142~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][1] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \UART_Link1|Mux254~4 (
// Equation(s):
// \UART_Link1|Mux254~4_combout  = (\UART_Link1|tx_token [0]) # ((\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer[1][1]~q )) # (!\UART_Link1|data_buffer_fill_ctr [0] & ((\UART_Link1|data_buffer[0][1]~q ))))

	.dataa(\UART_Link1|data_buffer[1][1]~q ),
	.datab(\UART_Link1|tx_token [0]),
	.datac(\UART_Link1|data_buffer[0][1]~q ),
	.datad(\UART_Link1|data_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux254~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux254~4 .lut_mask = 16'hEEFC;
defparam \UART_Link1|Mux254~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \UART_Link1|carrier_buffer[5][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[5][1] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \UART_Link1|carrier_buffer[4][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[4][1] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \UART_Link1|Mux254~2 (
// Equation(s):
// \UART_Link1|Mux254~2_combout  = (\UART_Link1|iob_uart_writedata[1]~6_combout  & (((\UART_Link1|iob_uart_writedata[1]~5_combout )))) # (!\UART_Link1|iob_uart_writedata[1]~6_combout  & ((\UART_Link1|iob_uart_writedata[1]~5_combout  & 
// (\UART_Link1|carrier_buffer[5][1]~q )) # (!\UART_Link1|iob_uart_writedata[1]~5_combout  & ((\UART_Link1|carrier_buffer[4][1]~q )))))

	.dataa(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.datab(\UART_Link1|carrier_buffer[5][1]~q ),
	.datac(\UART_Link1|carrier_buffer[4][1]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux254~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux254~2 .lut_mask = 16'hEE50;
defparam \UART_Link1|Mux254~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \UART_Link1|carrier_buffer[6][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[6][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[6][1] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \UART_Link1|carrier_buffer[3][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[3][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][1] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \UART_Link1|carrier_buffer[1][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][1] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \UART_Link1|carrier_buffer[2][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][1] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \UART_Link1|Mux254~0 (
// Equation(s):
// \UART_Link1|Mux254~0_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (((\UART_Link1|carrier_buffer[2][1]~q ) # (\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|carrier_buffer_fill_ctr [1] & (\UART_Link1|carrier_buffer[0][1]~q  & 
// ((!\UART_Link1|carrier_buffer_fill_ctr [0]))))

	.dataa(\UART_Link1|carrier_buffer[0][1]~q ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer[2][1]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux254~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux254~0 .lut_mask = 16'hCCE2;
defparam \UART_Link1|Mux254~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \UART_Link1|Mux254~1 (
// Equation(s):
// \UART_Link1|Mux254~1_combout  = (\UART_Link1|carrier_buffer_fill_ctr [0] & ((\UART_Link1|Mux254~0_combout  & (\UART_Link1|carrier_buffer[3][1]~q )) # (!\UART_Link1|Mux254~0_combout  & ((\UART_Link1|carrier_buffer[1][1]~q ))))) # 
// (!\UART_Link1|carrier_buffer_fill_ctr [0] & (((\UART_Link1|Mux254~0_combout ))))

	.dataa(\UART_Link1|carrier_buffer[3][1]~q ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.datac(\UART_Link1|carrier_buffer[1][1]~q ),
	.datad(\UART_Link1|Mux254~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux254~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux254~1 .lut_mask = 16'hBBC0;
defparam \UART_Link1|Mux254~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \UART_Link1|Mux254~3 (
// Equation(s):
// \UART_Link1|Mux254~3_combout  = (\UART_Link1|Mux254~2_combout  & (((\UART_Link1|carrier_buffer[6][1]~q )) # (!\UART_Link1|iob_uart_writedata[1]~6_combout ))) # (!\UART_Link1|Mux254~2_combout  & (\UART_Link1|iob_uart_writedata[1]~6_combout  & 
// ((\UART_Link1|Mux254~1_combout ))))

	.dataa(\UART_Link1|Mux254~2_combout ),
	.datab(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.datac(\UART_Link1|carrier_buffer[6][1]~q ),
	.datad(\UART_Link1|Mux254~1_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux254~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux254~3 .lut_mask = 16'hE6A2;
defparam \UART_Link1|Mux254~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \UART_Link1|Mux254~5 (
// Equation(s):
// \UART_Link1|Mux254~5_combout  = (\UART_Link1|tx_token [1] & ((\UART_Link1|Mux254~4_combout ) # ((\UART_Link1|tx_token [0] & \UART_Link1|Mux254~3_combout )))) # (!\UART_Link1|tx_token [1] & (((\UART_Link1|tx_token [0] & \UART_Link1|Mux254~3_combout ))))

	.dataa(\UART_Link1|tx_token [1]),
	.datab(\UART_Link1|Mux254~4_combout ),
	.datac(\UART_Link1|tx_token [0]),
	.datad(\UART_Link1|Mux254~3_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux254~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux254~5 .lut_mask = 16'hF888;
defparam \UART_Link1|Mux254~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \UART_Link1|iob_uart_writedata[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux254~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_uart_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[1] .is_wysiwyg = "true";
defparam \UART_Link1|iob_uart_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~1 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~1_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [2])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((\UART_Link1|iob_uart_writedata [1])))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|uart_tx_data_vec [2]),
	.datac(gnd),
	.datad(\UART_Link1|iob_uart_writedata [1]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~1 .lut_mask = 16'hDD88;
defparam \UART_Controller1|uart_tx_data_vec~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \UART_Controller1|uart_tx_data_vec[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \UART_Link1|carrier_buffer[1][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[1][0] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \UART_Link1|Mux255~0 (
// Equation(s):
// \UART_Link1|Mux255~0_combout  = (\UART_Link1|carrier_buffer_fill_ctr [1] & (((\UART_Link1|carrier_buffer_fill_ctr [0])))) # (!\UART_Link1|carrier_buffer_fill_ctr [1] & ((\UART_Link1|carrier_buffer_fill_ctr [0] & ((\UART_Link1|carrier_buffer[1][0]~q ))) # 
// (!\UART_Link1|carrier_buffer_fill_ctr [0] & (\UART_Link1|carrier_buffer[0][0]~q ))))

	.dataa(\UART_Link1|carrier_buffer[0][0]~q ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer[1][0]~q ),
	.datad(\UART_Link1|carrier_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux255~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux255~0 .lut_mask = 16'hFC22;
defparam \UART_Link1|Mux255~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \UART_Link1|carrier_buffer[3][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[3][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[3][0] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \UART_Link1|carrier_buffer[2][0]~feeder (
// Equation(s):
// \UART_Link1|carrier_buffer[2][0]~feeder_combout  = \UART_Controller1|uart_rx_data_vec [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [0]),
	.cin(gnd),
	.combout(\UART_Link1|carrier_buffer[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][0]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|carrier_buffer[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \UART_Link1|carrier_buffer[2][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|carrier_buffer[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|carrier_buffer[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[2][0] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \UART_Link1|Mux255~1 (
// Equation(s):
// \UART_Link1|Mux255~1_combout  = (\UART_Link1|Mux255~0_combout  & (((\UART_Link1|carrier_buffer[3][0]~q )) # (!\UART_Link1|carrier_buffer_fill_ctr [1]))) # (!\UART_Link1|Mux255~0_combout  & (\UART_Link1|carrier_buffer_fill_ctr [1] & 
// ((\UART_Link1|carrier_buffer[2][0]~q ))))

	.dataa(\UART_Link1|Mux255~0_combout ),
	.datab(\UART_Link1|carrier_buffer_fill_ctr [1]),
	.datac(\UART_Link1|carrier_buffer[3][0]~q ),
	.datad(\UART_Link1|carrier_buffer[2][0]~q ),
	.cin(gnd),
	.combout(\UART_Link1|Mux255~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux255~1 .lut_mask = 16'hE6A2;
defparam \UART_Link1|Mux255~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \UART_Link1|carrier_buffer[4][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[4][0] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \UART_Link1|Mux255~2 (
// Equation(s):
// \UART_Link1|Mux255~2_combout  = (\UART_Link1|iob_uart_writedata[1]~5_combout  & (((\UART_Link1|iob_uart_writedata[1]~6_combout )))) # (!\UART_Link1|iob_uart_writedata[1]~5_combout  & ((\UART_Link1|iob_uart_writedata[1]~6_combout  & 
// (\UART_Link1|Mux255~1_combout )) # (!\UART_Link1|iob_uart_writedata[1]~6_combout  & ((\UART_Link1|carrier_buffer[4][0]~q )))))

	.dataa(\UART_Link1|Mux255~1_combout ),
	.datab(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.datac(\UART_Link1|carrier_buffer[4][0]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~6_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux255~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux255~2 .lut_mask = 16'hEE30;
defparam \UART_Link1|Mux255~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \UART_Link1|carrier_buffer[5][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[5][0] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \UART_Link1|carrier_buffer[6][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Controller1|uart_rx_data_vec [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|carrier_buffer[6][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|carrier_buffer[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|carrier_buffer[6][0] .is_wysiwyg = "true";
defparam \UART_Link1|carrier_buffer[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \UART_Link1|Mux255~3 (
// Equation(s):
// \UART_Link1|Mux255~3_combout  = (\UART_Link1|Mux255~2_combout  & (((\UART_Link1|carrier_buffer[6][0]~q ) # (!\UART_Link1|iob_uart_writedata[1]~5_combout )))) # (!\UART_Link1|Mux255~2_combout  & (\UART_Link1|carrier_buffer[5][0]~q  & 
// ((\UART_Link1|iob_uart_writedata[1]~5_combout ))))

	.dataa(\UART_Link1|Mux255~2_combout ),
	.datab(\UART_Link1|carrier_buffer[5][0]~q ),
	.datac(\UART_Link1|carrier_buffer[6][0]~q ),
	.datad(\UART_Link1|iob_uart_writedata[1]~5_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux255~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux255~3 .lut_mask = 16'hE4AA;
defparam \UART_Link1|Mux255~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \UART_Link1|Mux143~0 (
// Equation(s):
// \UART_Link1|Mux143~0_combout  = (\UART_Link1|rx_dst [1] & \UART_Controller1|uart_rx_data_vec [0])

	.dataa(\UART_Link1|rx_dst [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_rx_data_vec [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux143~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux143~0 .lut_mask = 16'hAA00;
defparam \UART_Link1|Mux143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \UART_Link1|data_buffer[1][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux143~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[1][0] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \UART_Link1|data_buffer[0][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|Mux143~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[0][0] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \UART_Link1|Mux255~4 (
// Equation(s):
// \UART_Link1|Mux255~4_combout  = ((\UART_Link1|data_buffer_fill_ctr [0] & (\UART_Link1|data_buffer[1][0]~q )) # (!\UART_Link1|data_buffer_fill_ctr [0] & ((\UART_Link1|data_buffer[0][0]~q )))) # (!\UART_Link1|tx_token [1])

	.dataa(\UART_Link1|tx_token [1]),
	.datab(\UART_Link1|data_buffer[1][0]~q ),
	.datac(\UART_Link1|data_buffer[0][0]~q ),
	.datad(\UART_Link1|data_buffer_fill_ctr [0]),
	.cin(gnd),
	.combout(\UART_Link1|Mux255~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux255~4 .lut_mask = 16'hDDF5;
defparam \UART_Link1|Mux255~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \UART_Link1|Mux255~5 (
// Equation(s):
// \UART_Link1|Mux255~5_combout  = (\UART_Link1|tx_token [1] & (((!\UART_Link1|tx_token [0] & \UART_Link1|Mux255~4_combout )))) # (!\UART_Link1|tx_token [1] & ((\UART_Link1|Mux255~3_combout ) # ((!\UART_Link1|tx_token [0] & \UART_Link1|Mux255~4_combout ))))

	.dataa(\UART_Link1|tx_token [1]),
	.datab(\UART_Link1|Mux255~3_combout ),
	.datac(\UART_Link1|tx_token [0]),
	.datad(\UART_Link1|Mux255~4_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Mux255~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Mux255~5 .lut_mask = 16'h4F44;
defparam \UART_Link1|Mux255~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \UART_Link1|iob_uart_writedata[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Mux255~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|tx_token[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_uart_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_uart_writedata[0] .is_wysiwyg = "true";
defparam \UART_Link1|iob_uart_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \UART_Controller1|uart_tx_data_vec~0 (
// Equation(s):
// \UART_Controller1|uart_tx_data_vec~0_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|uart_tx_data_vec [1])) # (!\UART_Controller1|uart_tx_state.tx_send_data~q  & ((\UART_Link1|iob_uart_writedata [0])))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_data_vec [1]),
	.datad(\UART_Link1|iob_uart_writedata [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data_vec~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec~0 .lut_mask = 16'hF5A0;
defparam \UART_Controller1|uart_tx_data_vec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \UART_Controller1|uart_tx_data_vec[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data_vec~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data_vec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data_vec[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data_vec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~1 (
// Equation(s):
// \UART_Controller1|uart_tx_data~1_combout  = (\UART_Controller1|tx_baud_tick~q  & (\UART_Controller1|uart_tx_state.tx_send_start_bit~q  & ((\UART_Controller1|uart_tx_data_vec [0]) # (!\UART_Controller1|uart_tx_state.tx_send_data~q ))))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|tx_baud_tick~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_start_bit~q ),
	.datad(\UART_Controller1|uart_tx_data_vec [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~1 .lut_mask = 16'hC040;
defparam \UART_Controller1|uart_tx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~2 (
// Equation(s):
// \UART_Controller1|uart_tx_data~2_combout  = (!\UART_Controller1|uart_tx_data~0_combout  & (!\restart_system~q  & !\UART_Controller1|uart_tx_data~1_combout ))

	.dataa(\UART_Controller1|uart_tx_data~0_combout ),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|uart_tx_data~1_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~2 .lut_mask = 16'h0005;
defparam \UART_Controller1|uart_tx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \UART_Controller1|uart_tx_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \UART_Link1|leds[0]~feeder (
// Equation(s):
// \UART_Link1|leds[0]~feeder_combout  = \UART_Link1|data_buffer[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer[0][0]~q ),
	.cin(gnd),
	.combout(\UART_Link1|leds[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|leds[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|leds[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \UART_Link1|leds[0]~0 (
// Equation(s):
// \UART_Link1|leds[0]~0_combout  = (\uart_link_enable~q  & \UART_Link1|state.s_act_wait~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_link_enable~q ),
	.datad(\UART_Link1|state.s_act_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|leds[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|leds[0]~0 .lut_mask = 16'hF000;
defparam \UART_Link1|leds[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \UART_Link1|leds[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|leds[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|leds[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|leds [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|leds[0] .is_wysiwyg = "true";
defparam \UART_Link1|leds[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \UART_Link1|leds[1]~feeder (
// Equation(s):
// \UART_Link1|leds[1]~feeder_combout  = \UART_Link1|data_buffer[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer[0][1]~q ),
	.cin(gnd),
	.combout(\UART_Link1|leds[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|leds[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|leds[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \UART_Link1|leds[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|leds[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|leds[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|leds [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|leds[1] .is_wysiwyg = "true";
defparam \UART_Link1|leds[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \UART_Link1|leds[2]~feeder (
// Equation(s):
// \UART_Link1|leds[2]~feeder_combout  = \UART_Link1|data_buffer[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer[0][2]~q ),
	.cin(gnd),
	.combout(\UART_Link1|leds[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|leds[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|leds[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \UART_Link1|leds[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|leds[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|leds[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|leds [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|leds[2] .is_wysiwyg = "true";
defparam \UART_Link1|leds[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \UART_Link1|leds[3]~feeder (
// Equation(s):
// \UART_Link1|leds[3]~feeder_combout  = \UART_Link1|data_buffer[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer[0][3]~q ),
	.cin(gnd),
	.combout(\UART_Link1|leds[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|leds[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|leds[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \UART_Link1|leds[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|leds[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|leds[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|leds [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|leds[3] .is_wysiwyg = "true";
defparam \UART_Link1|leds[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \SDRAM_DQ0~input (
	.i(SDRAM_DQ0),
	.ibar(gnd),
	.o(\SDRAM_DQ0~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ0~input .bus_hold = "false";
defparam \SDRAM_DQ0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \SDRAM_DQ1~input (
	.i(SDRAM_DQ1),
	.ibar(gnd),
	.o(\SDRAM_DQ1~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ1~input .bus_hold = "false";
defparam \SDRAM_DQ1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \SDRAM_DQ2~input (
	.i(SDRAM_DQ2),
	.ibar(gnd),
	.o(\SDRAM_DQ2~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ2~input .bus_hold = "false";
defparam \SDRAM_DQ2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \SDRAM_DQ3~input (
	.i(SDRAM_DQ3),
	.ibar(gnd),
	.o(\SDRAM_DQ3~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ3~input .bus_hold = "false";
defparam \SDRAM_DQ3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \SDRAM_DQ4~input (
	.i(SDRAM_DQ4),
	.ibar(gnd),
	.o(\SDRAM_DQ4~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ4~input .bus_hold = "false";
defparam \SDRAM_DQ4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \SDRAM_DQ5~input (
	.i(SDRAM_DQ5),
	.ibar(gnd),
	.o(\SDRAM_DQ5~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ5~input .bus_hold = "false";
defparam \SDRAM_DQ5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ6~input (
	.i(SDRAM_DQ6),
	.ibar(gnd),
	.o(\SDRAM_DQ6~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ6~input .bus_hold = "false";
defparam \SDRAM_DQ6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ7~input (
	.i(SDRAM_DQ7),
	.ibar(gnd),
	.o(\SDRAM_DQ7~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ7~input .bus_hold = "false";
defparam \SDRAM_DQ7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ8~input (
	.i(SDRAM_DQ8),
	.ibar(gnd),
	.o(\SDRAM_DQ8~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ8~input .bus_hold = "false";
defparam \SDRAM_DQ8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ9~input (
	.i(SDRAM_DQ9),
	.ibar(gnd),
	.o(\SDRAM_DQ9~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ9~input .bus_hold = "false";
defparam \SDRAM_DQ9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ10~input (
	.i(SDRAM_DQ10),
	.ibar(gnd),
	.o(\SDRAM_DQ10~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ10~input .bus_hold = "false";
defparam \SDRAM_DQ10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ11~input (
	.i(SDRAM_DQ11),
	.ibar(gnd),
	.o(\SDRAM_DQ11~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ11~input .bus_hold = "false";
defparam \SDRAM_DQ11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ12~input (
	.i(SDRAM_DQ12),
	.ibar(gnd),
	.o(\SDRAM_DQ12~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ12~input .bus_hold = "false";
defparam \SDRAM_DQ12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ13~input (
	.i(SDRAM_DQ13),
	.ibar(gnd),
	.o(\SDRAM_DQ13~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ13~input .bus_hold = "false";
defparam \SDRAM_DQ13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ14~input (
	.i(SDRAM_DQ14),
	.ibar(gnd),
	.o(\SDRAM_DQ14~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ14~input .bus_hold = "false";
defparam \SDRAM_DQ14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ15~input (
	.i(SDRAM_DQ15),
	.ibar(gnd),
	.o(\SDRAM_DQ15~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ15~input .bus_hold = "false";
defparam \SDRAM_DQ15~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
