/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for CAMERA_TRDC_MGR
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_CAMERA_TRDC_MGR.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for CAMERA_TRDC_MGR
 *
 * CMSIS Peripheral Access Layer for CAMERA_TRDC_MGR
 */

#if !defined(PERI_CAMERA_TRDC_MGR_H_)
#define PERI_CAMERA_TRDC_MGR_H_                  /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- CAMERA_TRDC_MGR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CAMERA_TRDC_MGR_Peripheral_Access_Layer CAMERA_TRDC_MGR Peripheral Access Layer
 * @{
 */

/** CAMERA_TRDC_MGR - Size of Registers Arrays */
#define CAMERA_TRDC_MGR_DERRLOC_COUNT             16u
#define CAMERA_TRDC_MGR_MBC_DERR_COUNT            3u
#define CAMERA_TRDC_MGR_MRC_DERR_COUNT            1u
#define CAMERA_TRDC_MGR_MBC_MEM_GLBCFG0_COUNT     4u
#define CAMERA_TRDC_MGR_MBC_MEMN_GLBAC0_COUNT     8u
#define CAMERA_TRDC_MGR_MBC_MEM_GLBCFG1_COUNT     4u
#define CAMERA_TRDC_MGR_MBC_MEMN_GLBAC1_COUNT     8u
#define CAMERA_TRDC_MGR_MBC_MEM_GLBCFG2_COUNT     4u
#define CAMERA_TRDC_MGR_MBC_MEMN_GLBAC2_COUNT     8u
#define CAMERA_TRDC_MGR_MRC0_GLBAC_COUNT          8u
#define CAMERA_TRDC_MGR_MRC0_DOM0_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM1_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM2_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM3_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM4_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM5_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM6_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM7_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM8_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM9_RGD_COUNT       2u
#define CAMERA_TRDC_MGR_MRC0_DOM10_RGD_COUNT      2u
#define CAMERA_TRDC_MGR_MRC0_DOM11_RGD_COUNT      2u
#define CAMERA_TRDC_MGR_MRC0_DOM12_RGD_COUNT      2u
#define CAMERA_TRDC_MGR_MRC0_DOM13_RGD_COUNT      2u
#define CAMERA_TRDC_MGR_MRC0_DOM14_RGD_COUNT      2u
#define CAMERA_TRDC_MGR_MRC0_DOM15_RGD_COUNT      2u

/** CAMERA_TRDC_MGR - Register Layout Typedef */
typedef struct {
  __IO uint32_t TRDC_CR;                           /**< TRDC Register, offset: 0x0 */
       uint8_t RESERVED_0[236];
  __I  uint32_t TRDC_HWCFG0;                       /**< TRDC Hardware Configuration Register 0, offset: 0xF0 */
  __I  uint32_t TRDC_HWCFG1;                       /**< TRDC Hardware Configuration Register 1, offset: 0xF4 */
       uint8_t RESERVED_1[8];
  __I  uint8_t DACFG0;                             /**< Domain Assignment Configuration Register, offset: 0x100 */
  __I  uint8_t DACFG1;                             /**< Domain Assignment Configuration Register, offset: 0x101 */
  __I  uint8_t DACFG2;                             /**< Domain Assignment Configuration Register, offset: 0x102 */
  __I  uint8_t DACFG3;                             /**< Domain Assignment Configuration Register, offset: 0x103 */
  __I  uint8_t DACFG4;                             /**< Domain Assignment Configuration Register, offset: 0x104 */
  __I  uint8_t DACFG5;                             /**< Domain Assignment Configuration Register, offset: 0x105 */
  __I  uint8_t DACFG6;                             /**< Domain Assignment Configuration Register, offset: 0x106 */
  __I  uint8_t DACFG7;                             /**< Domain Assignment Configuration Register, offset: 0x107 */
  __I  uint8_t DACFG8;                             /**< Domain Assignment Configuration Register, offset: 0x108 */
  __I  uint8_t DACFG9;                             /**< Domain Assignment Configuration Register, offset: 0x109 */
  __I  uint8_t DACFG10;                            /**< Domain Assignment Configuration Register, offset: 0x10A */
  __I  uint8_t DACFG11;                            /**< Domain Assignment Configuration Register, offset: 0x10B */
  __I  uint8_t DACFG12;                            /**< Domain Assignment Configuration Register, offset: 0x10C */
  __I  uint8_t DACFG13;                            /**< Domain Assignment Configuration Register, offset: 0x10D */
  __I  uint8_t DACFG14;                            /**< Domain Assignment Configuration Register, offset: 0x10E */
  __I  uint8_t DACFG15;                            /**< Domain Assignment Configuration Register, offset: 0x10F */
  __I  uint8_t DACFG16;                            /**< Domain Assignment Configuration Register, offset: 0x110 */
  __I  uint8_t DACFG17;                            /**< Domain Assignment Configuration Register, offset: 0x111 */
  __I  uint8_t DACFG18;                            /**< Domain Assignment Configuration Register, offset: 0x112 */
  __I  uint8_t DACFG19;                            /**< Domain Assignment Configuration Register, offset: 0x113 */
  __I  uint8_t DACFG20;                            /**< Domain Assignment Configuration Register, offset: 0x114 */
  __I  uint8_t DACFG21;                            /**< Domain Assignment Configuration Register, offset: 0x115 */
  __I  uint8_t DACFG22;                            /**< Domain Assignment Configuration Register, offset: 0x116 */
  __I  uint8_t DACFG23;                            /**< Domain Assignment Configuration Register, offset: 0x117 */
  __I  uint8_t DACFG24;                            /**< Domain Assignment Configuration Register, offset: 0x118 */
  __I  uint8_t DACFG25;                            /**< Domain Assignment Configuration Register, offset: 0x119 */
       uint8_t RESERVED_2[166];
  __IO uint32_t TRDC_IDAU_CR;                      /**< TRDC IDAU Control Register, offset: 0x1C0 */
       uint8_t RESERVED_3[28];
  __IO uint32_t TRDC_FLW_CTL;                      /**< TRDC FLW Control, offset: 0x1E0 */
  __I  uint32_t TRDC_FLW_PBASE;                    /**< TRDC FLW Physical Base, offset: 0x1E4 */
  __IO uint32_t TRDC_FLW_ABASE;                    /**< TRDC FLW Array Base, offset: 0x1E8 */
  __IO uint32_t TRDC_FLW_BCNT;                     /**< TRDC FLW Block Count, offset: 0x1EC */
       uint8_t RESERVED_4[12];
  __IO uint32_t TRDC_FDID;                         /**< TRDC Fault Domain ID, offset: 0x1FC */
  __I  uint32_t TRDC_DERRLOC[CAMERA_TRDC_MGR_DERRLOC_COUNT]; /**< TRDC Domain Error Location Register, array offset: 0x200, array step: 0x4 */
       uint8_t RESERVED_5[448];
  struct {                                         /* offset: 0x400, array step: 0x10 */
    __I  uint32_t W0;                                /**< MBC Domain Error Word0 Register, array offset: 0x400, array step: 0x10 */
    __I  uint32_t W1;                                /**< MBC Domain Error Word1 Register, array offset: 0x404, array step: 0x10 */
         uint8_t RESERVED_0[4];
    __IO uint32_t W3;                                /**< MBC Domain Error Word3 Register, array offset: 0x40C, array step: 0x10 */
  } MBC_DERR[CAMERA_TRDC_MGR_MBC_DERR_COUNT];
       uint8_t RESERVED_6[80];
  struct {                                         /* offset: 0x480, array step: 0x10 */
    __I  uint32_t W0;                                /**< MRC Domain Error Word0 Register, array offset: 0x480, array step: 0x10 */
    __I  uint32_t W1;                                /**< MRC Domain Error Word1 Register, array offset: 0x484, array step: 0x10 */
         uint8_t RESERVED_0[4];
    __IO uint32_t W3;                                /**< MRC Domain Error Word3 Register, array offset: 0x48C, array step: 0x10 */
  } MRC_DERR[CAMERA_TRDC_MGR_MRC_DERR_COUNT];
       uint8_t RESERVED_7[880];
  __IO uint32_t MDA_W0_0_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x800 */
       uint8_t RESERVED_8[28];
  __IO uint32_t MDA_W0_1_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x820 */
       uint8_t RESERVED_9[28];
  __IO uint32_t MDA_W0_2_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x840 */
       uint8_t RESERVED_10[28];
  __IO uint32_t MDA_W0_3_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x860 */
       uint8_t RESERVED_11[28];
  __IO uint32_t MDA_W0_4_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x880 */
       uint8_t RESERVED_12[28];
  __IO uint32_t MDA_W0_5_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x8A0 */
       uint8_t RESERVED_13[28];
  __IO uint32_t MDA_W0_6_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x8C0 */
       uint8_t RESERVED_14[28];
  __IO uint32_t MDA_W0_7_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x8E0 */
       uint8_t RESERVED_15[28];
  __IO uint32_t MDA_W0_8_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x900 */
       uint8_t RESERVED_16[28];
  __IO uint32_t MDA_W0_9_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x920 */
       uint8_t RESERVED_17[28];
  __IO uint32_t MDA_W0_10_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0x940 */
       uint8_t RESERVED_18[28];
  __IO uint32_t MDA_W0_11_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0x960 */
       uint8_t RESERVED_19[28];
  __IO uint32_t MDA_W0_12_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0x980 */
       uint8_t RESERVED_20[28];
  __IO uint32_t MDA_W0_13_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0x9A0 */
       uint8_t RESERVED_21[28];
  __IO uint32_t MDA_W0_14_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0x9C0 */
       uint8_t RESERVED_22[28];
  __IO uint32_t MDA_W0_15_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0x9E0 */
       uint8_t RESERVED_23[28];
  __IO uint32_t MDA_W0_16_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xA00 */
       uint8_t RESERVED_24[28];
  __IO uint32_t MDA_W0_17_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xA20 */
       uint8_t RESERVED_25[28];
  __IO uint32_t MDA_W0_18_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xA40 */
       uint8_t RESERVED_26[28];
  __IO uint32_t MDA_W0_19_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xA60 */
       uint8_t RESERVED_27[28];
  __IO uint32_t MDA_W0_20_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xA80 */
       uint8_t RESERVED_28[28];
  __IO uint32_t MDA_W0_21_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xAA0 */
       uint8_t RESERVED_29[28];
  __IO uint32_t MDA_W0_22_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xAC0 */
       uint8_t RESERVED_30[28];
  __IO uint32_t MDA_W0_23_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xAE0 */
       uint8_t RESERVED_31[28];
  __IO uint32_t MDA_W0_24_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xB00 */
       uint8_t RESERVED_32[28];
  __IO uint32_t MDA_W0_25_DFMT1;                   /**< DAC Master Domain Assignment Register, offset: 0xB20 */
       uint8_t RESERVED_33[62684];
  __I  uint32_t MBC0_MEM_GLBCFG[CAMERA_TRDC_MGR_MBC_MEM_GLBCFG0_COUNT]; /**< MBC Global Configuration Register, array offset: 0x10000, array step: 0x4 */
  __IO uint32_t MBC0_NSE_BLK_INDEX;                /**< MBC NonSecure Enable Block Index, offset: 0x10010 */
  __IO uint32_t MBC0_NSE_BLK_SET;                  /**< MBC NonSecure Enable Block Set, offset: 0x10014 */
  __IO uint32_t MBC0_NSE_BLK_CLR;                  /**< MBC NonSecure Enable Block Clear, offset: 0x10018 */
  __IO uint32_t MBC0_NSE_BLK_CLR_ALL;              /**< MBC NonSecure Enable Block Clear All, offset: 0x1001C */
  __IO uint32_t MBC0_MEMN_GLBAC[CAMERA_TRDC_MGR_MBC_MEMN_GLBAC0_COUNT]; /**< MBC Global Access Control, array offset: 0x10020, array step: 0x4 */
  __IO uint32_t MBC0_DOM0_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10040 */
  __IO uint32_t MBC0_DOM0_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x10044 */
  __IO uint32_t MBC0_DOM0_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x10048 */
  __IO uint32_t MBC0_DOM0_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x1004C */
  __IO uint32_t MBC0_DOM0_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x10050 */
  __IO uint32_t MBC0_DOM0_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x10054 */
  __IO uint32_t MBC0_DOM0_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x10058 */
       uint8_t RESERVED_34[228];
  __IO uint32_t MBC0_DOM0_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10140 */
  __IO uint32_t MBC0_DOM0_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10144 */
       uint8_t RESERVED_35[248];
  __IO uint32_t MBC0_DOM1_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10240 */
  __IO uint32_t MBC0_DOM1_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x10244 */
  __IO uint32_t MBC0_DOM1_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x10248 */
  __IO uint32_t MBC0_DOM1_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x1024C */
  __IO uint32_t MBC0_DOM1_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x10250 */
  __IO uint32_t MBC0_DOM1_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x10254 */
  __IO uint32_t MBC0_DOM1_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x10258 */
       uint8_t RESERVED_36[228];
  __IO uint32_t MBC0_DOM1_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10340 */
  __IO uint32_t MBC0_DOM1_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10344 */
       uint8_t RESERVED_37[248];
  __IO uint32_t MBC0_DOM2_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10440 */
  __IO uint32_t MBC0_DOM2_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x10444 */
  __IO uint32_t MBC0_DOM2_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x10448 */
  __IO uint32_t MBC0_DOM2_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x1044C */
  __IO uint32_t MBC0_DOM2_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x10450 */
  __IO uint32_t MBC0_DOM2_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x10454 */
  __IO uint32_t MBC0_DOM2_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x10458 */
       uint8_t RESERVED_38[228];
  __IO uint32_t MBC0_DOM2_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10540 */
  __IO uint32_t MBC0_DOM2_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10544 */
       uint8_t RESERVED_39[248];
  __IO uint32_t MBC0_DOM3_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10640 */
  __IO uint32_t MBC0_DOM3_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x10644 */
  __IO uint32_t MBC0_DOM3_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x10648 */
  __IO uint32_t MBC0_DOM3_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x1064C */
  __IO uint32_t MBC0_DOM3_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x10650 */
  __IO uint32_t MBC0_DOM3_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x10654 */
  __IO uint32_t MBC0_DOM3_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x10658 */
       uint8_t RESERVED_40[228];
  __IO uint32_t MBC0_DOM3_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10740 */
  __IO uint32_t MBC0_DOM3_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10744 */
       uint8_t RESERVED_41[248];
  __IO uint32_t MBC0_DOM4_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10840 */
  __IO uint32_t MBC0_DOM4_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x10844 */
  __IO uint32_t MBC0_DOM4_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x10848 */
  __IO uint32_t MBC0_DOM4_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x1084C */
  __IO uint32_t MBC0_DOM4_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x10850 */
  __IO uint32_t MBC0_DOM4_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x10854 */
  __IO uint32_t MBC0_DOM4_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x10858 */
       uint8_t RESERVED_42[228];
  __IO uint32_t MBC0_DOM4_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10940 */
  __IO uint32_t MBC0_DOM4_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10944 */
       uint8_t RESERVED_43[248];
  __IO uint32_t MBC0_DOM5_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10A40 */
  __IO uint32_t MBC0_DOM5_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x10A44 */
  __IO uint32_t MBC0_DOM5_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x10A48 */
  __IO uint32_t MBC0_DOM5_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x10A4C */
  __IO uint32_t MBC0_DOM5_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x10A50 */
  __IO uint32_t MBC0_DOM5_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x10A54 */
  __IO uint32_t MBC0_DOM5_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x10A58 */
       uint8_t RESERVED_44[228];
  __IO uint32_t MBC0_DOM5_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10B40 */
  __IO uint32_t MBC0_DOM5_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10B44 */
       uint8_t RESERVED_45[248];
  __IO uint32_t MBC0_DOM6_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10C40 */
  __IO uint32_t MBC0_DOM6_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x10C44 */
  __IO uint32_t MBC0_DOM6_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x10C48 */
  __IO uint32_t MBC0_DOM6_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x10C4C */
  __IO uint32_t MBC0_DOM6_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x10C50 */
  __IO uint32_t MBC0_DOM6_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x10C54 */
  __IO uint32_t MBC0_DOM6_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x10C58 */
       uint8_t RESERVED_46[228];
  __IO uint32_t MBC0_DOM6_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10D40 */
  __IO uint32_t MBC0_DOM6_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10D44 */
       uint8_t RESERVED_47[248];
  __IO uint32_t MBC0_DOM7_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10E40 */
  __IO uint32_t MBC0_DOM7_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x10E44 */
  __IO uint32_t MBC0_DOM7_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x10E48 */
  __IO uint32_t MBC0_DOM7_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x10E4C */
  __IO uint32_t MBC0_DOM7_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x10E50 */
  __IO uint32_t MBC0_DOM7_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x10E54 */
  __IO uint32_t MBC0_DOM7_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x10E58 */
       uint8_t RESERVED_48[228];
  __IO uint32_t MBC0_DOM7_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10F40 */
  __IO uint32_t MBC0_DOM7_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10F44 */
       uint8_t RESERVED_49[248];
  __IO uint32_t MBC0_DOM8_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x11040 */
  __IO uint32_t MBC0_DOM8_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x11044 */
  __IO uint32_t MBC0_DOM8_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x11048 */
  __IO uint32_t MBC0_DOM8_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x1104C */
  __IO uint32_t MBC0_DOM8_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x11050 */
  __IO uint32_t MBC0_DOM8_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x11054 */
  __IO uint32_t MBC0_DOM8_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x11058 */
       uint8_t RESERVED_50[228];
  __IO uint32_t MBC0_DOM8_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x11140 */
  __IO uint32_t MBC0_DOM8_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x11144 */
       uint8_t RESERVED_51[248];
  __IO uint32_t MBC0_DOM9_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x11240 */
  __IO uint32_t MBC0_DOM9_MEM0_BLK_CFG_W1;         /**< MBC Memory Block Configuration Word, offset: 0x11244 */
  __IO uint32_t MBC0_DOM9_MEM0_BLK_CFG_W2;         /**< MBC Memory Block Configuration Word, offset: 0x11248 */
  __IO uint32_t MBC0_DOM9_MEM0_BLK_CFG_W3;         /**< MBC Memory Block Configuration Word, offset: 0x1124C */
  __IO uint32_t MBC0_DOM9_MEM0_BLK_CFG_W4;         /**< MBC Memory Block Configuration Word, offset: 0x11250 */
  __IO uint32_t MBC0_DOM9_MEM0_BLK_CFG_W5;         /**< MBC Memory Block Configuration Word, offset: 0x11254 */
  __IO uint32_t MBC0_DOM9_MEM0_BLK_CFG_W6;         /**< MBC Memory Block Configuration Word, offset: 0x11258 */
       uint8_t RESERVED_52[228];
  __IO uint32_t MBC0_DOM9_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x11340 */
  __IO uint32_t MBC0_DOM9_MEM0_BLK_NSE_W1;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x11344 */
       uint8_t RESERVED_53[248];
  __IO uint32_t MBC0_DOM10_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11440 */
  __IO uint32_t MBC0_DOM10_MEM0_BLK_CFG_W1;        /**< MBC Memory Block Configuration Word, offset: 0x11444 */
  __IO uint32_t MBC0_DOM10_MEM0_BLK_CFG_W2;        /**< MBC Memory Block Configuration Word, offset: 0x11448 */
  __IO uint32_t MBC0_DOM10_MEM0_BLK_CFG_W3;        /**< MBC Memory Block Configuration Word, offset: 0x1144C */
  __IO uint32_t MBC0_DOM10_MEM0_BLK_CFG_W4;        /**< MBC Memory Block Configuration Word, offset: 0x11450 */
  __IO uint32_t MBC0_DOM10_MEM0_BLK_CFG_W5;        /**< MBC Memory Block Configuration Word, offset: 0x11454 */
  __IO uint32_t MBC0_DOM10_MEM0_BLK_CFG_W6;        /**< MBC Memory Block Configuration Word, offset: 0x11458 */
       uint8_t RESERVED_54[228];
  __IO uint32_t MBC0_DOM10_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11540 */
  __IO uint32_t MBC0_DOM10_MEM0_BLK_NSE_W1;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11544 */
       uint8_t RESERVED_55[248];
  __IO uint32_t MBC0_DOM11_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11640 */
  __IO uint32_t MBC0_DOM11_MEM0_BLK_CFG_W1;        /**< MBC Memory Block Configuration Word, offset: 0x11644 */
  __IO uint32_t MBC0_DOM11_MEM0_BLK_CFG_W2;        /**< MBC Memory Block Configuration Word, offset: 0x11648 */
  __IO uint32_t MBC0_DOM11_MEM0_BLK_CFG_W3;        /**< MBC Memory Block Configuration Word, offset: 0x1164C */
  __IO uint32_t MBC0_DOM11_MEM0_BLK_CFG_W4;        /**< MBC Memory Block Configuration Word, offset: 0x11650 */
  __IO uint32_t MBC0_DOM11_MEM0_BLK_CFG_W5;        /**< MBC Memory Block Configuration Word, offset: 0x11654 */
  __IO uint32_t MBC0_DOM11_MEM0_BLK_CFG_W6;        /**< MBC Memory Block Configuration Word, offset: 0x11658 */
       uint8_t RESERVED_56[228];
  __IO uint32_t MBC0_DOM11_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11740 */
  __IO uint32_t MBC0_DOM11_MEM0_BLK_NSE_W1;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11744 */
       uint8_t RESERVED_57[248];
  __IO uint32_t MBC0_DOM12_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11840 */
  __IO uint32_t MBC0_DOM12_MEM0_BLK_CFG_W1;        /**< MBC Memory Block Configuration Word, offset: 0x11844 */
  __IO uint32_t MBC0_DOM12_MEM0_BLK_CFG_W2;        /**< MBC Memory Block Configuration Word, offset: 0x11848 */
  __IO uint32_t MBC0_DOM12_MEM0_BLK_CFG_W3;        /**< MBC Memory Block Configuration Word, offset: 0x1184C */
  __IO uint32_t MBC0_DOM12_MEM0_BLK_CFG_W4;        /**< MBC Memory Block Configuration Word, offset: 0x11850 */
  __IO uint32_t MBC0_DOM12_MEM0_BLK_CFG_W5;        /**< MBC Memory Block Configuration Word, offset: 0x11854 */
  __IO uint32_t MBC0_DOM12_MEM0_BLK_CFG_W6;        /**< MBC Memory Block Configuration Word, offset: 0x11858 */
       uint8_t RESERVED_58[228];
  __IO uint32_t MBC0_DOM12_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11940 */
  __IO uint32_t MBC0_DOM12_MEM0_BLK_NSE_W1;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11944 */
       uint8_t RESERVED_59[248];
  __IO uint32_t MBC0_DOM13_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11A40 */
  __IO uint32_t MBC0_DOM13_MEM0_BLK_CFG_W1;        /**< MBC Memory Block Configuration Word, offset: 0x11A44 */
  __IO uint32_t MBC0_DOM13_MEM0_BLK_CFG_W2;        /**< MBC Memory Block Configuration Word, offset: 0x11A48 */
  __IO uint32_t MBC0_DOM13_MEM0_BLK_CFG_W3;        /**< MBC Memory Block Configuration Word, offset: 0x11A4C */
  __IO uint32_t MBC0_DOM13_MEM0_BLK_CFG_W4;        /**< MBC Memory Block Configuration Word, offset: 0x11A50 */
  __IO uint32_t MBC0_DOM13_MEM0_BLK_CFG_W5;        /**< MBC Memory Block Configuration Word, offset: 0x11A54 */
  __IO uint32_t MBC0_DOM13_MEM0_BLK_CFG_W6;        /**< MBC Memory Block Configuration Word, offset: 0x11A58 */
       uint8_t RESERVED_60[228];
  __IO uint32_t MBC0_DOM13_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11B40 */
  __IO uint32_t MBC0_DOM13_MEM0_BLK_NSE_W1;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11B44 */
       uint8_t RESERVED_61[248];
  __IO uint32_t MBC0_DOM14_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11C40 */
  __IO uint32_t MBC0_DOM14_MEM0_BLK_CFG_W1;        /**< MBC Memory Block Configuration Word, offset: 0x11C44 */
  __IO uint32_t MBC0_DOM14_MEM0_BLK_CFG_W2;        /**< MBC Memory Block Configuration Word, offset: 0x11C48 */
  __IO uint32_t MBC0_DOM14_MEM0_BLK_CFG_W3;        /**< MBC Memory Block Configuration Word, offset: 0x11C4C */
  __IO uint32_t MBC0_DOM14_MEM0_BLK_CFG_W4;        /**< MBC Memory Block Configuration Word, offset: 0x11C50 */
  __IO uint32_t MBC0_DOM14_MEM0_BLK_CFG_W5;        /**< MBC Memory Block Configuration Word, offset: 0x11C54 */
  __IO uint32_t MBC0_DOM14_MEM0_BLK_CFG_W6;        /**< MBC Memory Block Configuration Word, offset: 0x11C58 */
       uint8_t RESERVED_62[228];
  __IO uint32_t MBC0_DOM14_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11D40 */
  __IO uint32_t MBC0_DOM14_MEM0_BLK_NSE_W1;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11D44 */
       uint8_t RESERVED_63[248];
  __IO uint32_t MBC0_DOM15_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11E40 */
  __IO uint32_t MBC0_DOM15_MEM0_BLK_CFG_W1;        /**< MBC Memory Block Configuration Word, offset: 0x11E44 */
  __IO uint32_t MBC0_DOM15_MEM0_BLK_CFG_W2;        /**< MBC Memory Block Configuration Word, offset: 0x11E48 */
  __IO uint32_t MBC0_DOM15_MEM0_BLK_CFG_W3;        /**< MBC Memory Block Configuration Word, offset: 0x11E4C */
  __IO uint32_t MBC0_DOM15_MEM0_BLK_CFG_W4;        /**< MBC Memory Block Configuration Word, offset: 0x11E50 */
  __IO uint32_t MBC0_DOM15_MEM0_BLK_CFG_W5;        /**< MBC Memory Block Configuration Word, offset: 0x11E54 */
  __IO uint32_t MBC0_DOM15_MEM0_BLK_CFG_W6;        /**< MBC Memory Block Configuration Word, offset: 0x11E58 */
       uint8_t RESERVED_64[228];
  __IO uint32_t MBC0_DOM15_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11F40 */
  __IO uint32_t MBC0_DOM15_MEM0_BLK_NSE_W1;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11F44 */
       uint8_t RESERVED_65[184];
  __I  uint32_t MBC1_MEM_GLBCFG[CAMERA_TRDC_MGR_MBC_MEM_GLBCFG1_COUNT]; /**< MBC Global Configuration Register, array offset: 0x12000, array step: 0x4 */
  __IO uint32_t MBC1_NSE_BLK_INDEX;                /**< MBC NonSecure Enable Block Index, offset: 0x12010 */
  __IO uint32_t MBC1_NSE_BLK_SET;                  /**< MBC NonSecure Enable Block Set, offset: 0x12014 */
  __IO uint32_t MBC1_NSE_BLK_CLR;                  /**< MBC NonSecure Enable Block Clear, offset: 0x12018 */
  __IO uint32_t MBC1_NSE_BLK_CLR_ALL;              /**< MBC NonSecure Enable Block Clear All, offset: 0x1201C */
  __IO uint32_t MBC1_MEMN_GLBAC[CAMERA_TRDC_MGR_MBC_MEMN_GLBAC1_COUNT]; /**< MBC Global Access Control, array offset: 0x12020, array step: 0x4 */
  __IO uint32_t MBC1_DOM0_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x12040 */
       uint8_t RESERVED_66[252];
  __IO uint32_t MBC1_DOM0_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x12140 */
       uint8_t RESERVED_67[252];
  __IO uint32_t MBC1_DOM1_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x12240 */
       uint8_t RESERVED_68[252];
  __IO uint32_t MBC1_DOM1_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x12340 */
       uint8_t RESERVED_69[252];
  __IO uint32_t MBC1_DOM2_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x12440 */
       uint8_t RESERVED_70[252];
  __IO uint32_t MBC1_DOM2_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x12540 */
       uint8_t RESERVED_71[252];
  __IO uint32_t MBC1_DOM3_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x12640 */
       uint8_t RESERVED_72[252];
  __IO uint32_t MBC1_DOM3_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x12740 */
       uint8_t RESERVED_73[252];
  __IO uint32_t MBC1_DOM4_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x12840 */
       uint8_t RESERVED_74[252];
  __IO uint32_t MBC1_DOM4_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x12940 */
       uint8_t RESERVED_75[252];
  __IO uint32_t MBC1_DOM5_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x12A40 */
       uint8_t RESERVED_76[252];
  __IO uint32_t MBC1_DOM5_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x12B40 */
       uint8_t RESERVED_77[252];
  __IO uint32_t MBC1_DOM6_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x12C40 */
       uint8_t RESERVED_78[252];
  __IO uint32_t MBC1_DOM6_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x12D40 */
       uint8_t RESERVED_79[252];
  __IO uint32_t MBC1_DOM7_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x12E40 */
       uint8_t RESERVED_80[252];
  __IO uint32_t MBC1_DOM7_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x12F40 */
       uint8_t RESERVED_81[252];
  __IO uint32_t MBC1_DOM8_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x13040 */
       uint8_t RESERVED_82[252];
  __IO uint32_t MBC1_DOM8_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x13140 */
       uint8_t RESERVED_83[252];
  __IO uint32_t MBC1_DOM9_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x13240 */
       uint8_t RESERVED_84[252];
  __IO uint32_t MBC1_DOM9_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x13340 */
       uint8_t RESERVED_85[252];
  __IO uint32_t MBC1_DOM10_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x13440 */
       uint8_t RESERVED_86[252];
  __IO uint32_t MBC1_DOM10_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x13540 */
       uint8_t RESERVED_87[252];
  __IO uint32_t MBC1_DOM11_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x13640 */
       uint8_t RESERVED_88[252];
  __IO uint32_t MBC1_DOM11_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x13740 */
       uint8_t RESERVED_89[252];
  __IO uint32_t MBC1_DOM12_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x13840 */
       uint8_t RESERVED_90[252];
  __IO uint32_t MBC1_DOM12_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x13940 */
       uint8_t RESERVED_91[252];
  __IO uint32_t MBC1_DOM13_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x13A40 */
       uint8_t RESERVED_92[252];
  __IO uint32_t MBC1_DOM13_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x13B40 */
       uint8_t RESERVED_93[252];
  __IO uint32_t MBC1_DOM14_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x13C40 */
       uint8_t RESERVED_94[252];
  __IO uint32_t MBC1_DOM14_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x13D40 */
       uint8_t RESERVED_95[252];
  __IO uint32_t MBC1_DOM15_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x13E40 */
       uint8_t RESERVED_96[252];
  __IO uint32_t MBC1_DOM15_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x13F40 */
       uint8_t RESERVED_97[188];
  __I  uint32_t MBC2_MEM_GLBCFG[CAMERA_TRDC_MGR_MBC_MEM_GLBCFG2_COUNT]; /**< MBC Global Configuration Register, array offset: 0x14000, array step: 0x4 */
  __IO uint32_t MBC2_NSE_BLK_INDEX;                /**< MBC NonSecure Enable Block Index, offset: 0x14010 */
  __IO uint32_t MBC2_NSE_BLK_SET;                  /**< MBC NonSecure Enable Block Set, offset: 0x14014 */
  __IO uint32_t MBC2_NSE_BLK_CLR;                  /**< MBC NonSecure Enable Block Clear, offset: 0x14018 */
  __IO uint32_t MBC2_NSE_BLK_CLR_ALL;              /**< MBC NonSecure Enable Block Clear All, offset: 0x1401C */
  __IO uint32_t MBC2_MEMN_GLBAC[CAMERA_TRDC_MGR_MBC_MEMN_GLBAC2_COUNT]; /**< MBC Global Access Control, array offset: 0x14020, array step: 0x4 */
  __IO uint32_t MBC2_DOM0_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x14040 */
       uint8_t RESERVED_98[252];
  __IO uint32_t MBC2_DOM0_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x14140 */
       uint8_t RESERVED_99[252];
  __IO uint32_t MBC2_DOM1_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x14240 */
       uint8_t RESERVED_100[252];
  __IO uint32_t MBC2_DOM1_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x14340 */
       uint8_t RESERVED_101[252];
  __IO uint32_t MBC2_DOM2_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x14440 */
       uint8_t RESERVED_102[252];
  __IO uint32_t MBC2_DOM2_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x14540 */
       uint8_t RESERVED_103[252];
  __IO uint32_t MBC2_DOM3_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x14640 */
       uint8_t RESERVED_104[252];
  __IO uint32_t MBC2_DOM3_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x14740 */
       uint8_t RESERVED_105[252];
  __IO uint32_t MBC2_DOM4_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x14840 */
       uint8_t RESERVED_106[252];
  __IO uint32_t MBC2_DOM4_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x14940 */
       uint8_t RESERVED_107[252];
  __IO uint32_t MBC2_DOM5_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x14A40 */
       uint8_t RESERVED_108[252];
  __IO uint32_t MBC2_DOM5_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x14B40 */
       uint8_t RESERVED_109[252];
  __IO uint32_t MBC2_DOM6_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x14C40 */
       uint8_t RESERVED_110[252];
  __IO uint32_t MBC2_DOM6_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x14D40 */
       uint8_t RESERVED_111[252];
  __IO uint32_t MBC2_DOM7_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x14E40 */
       uint8_t RESERVED_112[252];
  __IO uint32_t MBC2_DOM7_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x14F40 */
       uint8_t RESERVED_113[252];
  __IO uint32_t MBC2_DOM8_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x15040 */
       uint8_t RESERVED_114[252];
  __IO uint32_t MBC2_DOM8_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x15140 */
       uint8_t RESERVED_115[252];
  __IO uint32_t MBC2_DOM9_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x15240 */
       uint8_t RESERVED_116[252];
  __IO uint32_t MBC2_DOM9_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x15340 */
       uint8_t RESERVED_117[252];
  __IO uint32_t MBC2_DOM10_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x15440 */
       uint8_t RESERVED_118[252];
  __IO uint32_t MBC2_DOM10_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x15540 */
       uint8_t RESERVED_119[252];
  __IO uint32_t MBC2_DOM11_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x15640 */
       uint8_t RESERVED_120[252];
  __IO uint32_t MBC2_DOM11_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x15740 */
       uint8_t RESERVED_121[252];
  __IO uint32_t MBC2_DOM12_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x15840 */
       uint8_t RESERVED_122[252];
  __IO uint32_t MBC2_DOM12_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x15940 */
       uint8_t RESERVED_123[252];
  __IO uint32_t MBC2_DOM13_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x15A40 */
       uint8_t RESERVED_124[252];
  __IO uint32_t MBC2_DOM13_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x15B40 */
       uint8_t RESERVED_125[252];
  __IO uint32_t MBC2_DOM14_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x15C40 */
       uint8_t RESERVED_126[252];
  __IO uint32_t MBC2_DOM14_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x15D40 */
       uint8_t RESERVED_127[252];
  __IO uint32_t MBC2_DOM15_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x15E40 */
       uint8_t RESERVED_128[252];
  __IO uint32_t MBC2_DOM15_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x15F40 */
       uint8_t RESERVED_129[188];
  __I  uint32_t MRC0_GLBCFG;                       /**< MRC Global Configuration Register, offset: 0x16000 */
       uint8_t RESERVED_130[12];
  __IO uint32_t MRC0_NSE_RGN_INDIRECT;             /**< MRC NonSecure Enable Region Indirect, offset: 0x16010 */
  __IO uint32_t MRC0_NSE_RGN_SET;                  /**< MRC NonSecure Enable Region Set, offset: 0x16014 */
  __IO uint32_t MRC0_NSE_RGN_CLR;                  /**< MRC NonSecure Enable Region Clear, offset: 0x16018 */
  __IO uint32_t MRC0_NSE_RGN_CLR_ALL;              /**< MRC NonSecure Enable Region Clear All, offset: 0x1601C */
  __IO uint32_t MRC0_GLBAC[CAMERA_TRDC_MGR_MRC0_GLBAC_COUNT]; /**< MRC Global Access Control, array offset: 0x16020, array step: 0x4 */
  struct {                                         /* offset: 0x16040, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16040, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16044, array step: 0x8 */
  } MRC0_DOM0_RGD[CAMERA_TRDC_MGR_MRC0_DOM0_RGD_COUNT];
       uint8_t RESERVED_131[112];
  __IO uint32_t MRC0_DOM0_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x160C0 */
       uint8_t RESERVED_132[124];
  struct {                                         /* offset: 0x16140, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16140, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16144, array step: 0x8 */
  } MRC0_DOM1_RGD[CAMERA_TRDC_MGR_MRC0_DOM1_RGD_COUNT];
       uint8_t RESERVED_133[112];
  __IO uint32_t MRC0_DOM1_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x161C0 */
       uint8_t RESERVED_134[124];
  struct {                                         /* offset: 0x16240, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16240, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16244, array step: 0x8 */
  } MRC0_DOM2_RGD[CAMERA_TRDC_MGR_MRC0_DOM2_RGD_COUNT];
       uint8_t RESERVED_135[112];
  __IO uint32_t MRC0_DOM2_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x162C0 */
       uint8_t RESERVED_136[124];
  struct {                                         /* offset: 0x16340, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16340, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16344, array step: 0x8 */
  } MRC0_DOM3_RGD[CAMERA_TRDC_MGR_MRC0_DOM3_RGD_COUNT];
       uint8_t RESERVED_137[112];
  __IO uint32_t MRC0_DOM3_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x163C0 */
       uint8_t RESERVED_138[124];
  struct {                                         /* offset: 0x16440, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16440, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16444, array step: 0x8 */
  } MRC0_DOM4_RGD[CAMERA_TRDC_MGR_MRC0_DOM4_RGD_COUNT];
       uint8_t RESERVED_139[112];
  __IO uint32_t MRC0_DOM4_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x164C0 */
       uint8_t RESERVED_140[124];
  struct {                                         /* offset: 0x16540, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16540, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16544, array step: 0x8 */
  } MRC0_DOM5_RGD[CAMERA_TRDC_MGR_MRC0_DOM5_RGD_COUNT];
       uint8_t RESERVED_141[112];
  __IO uint32_t MRC0_DOM5_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x165C0 */
       uint8_t RESERVED_142[124];
  struct {                                         /* offset: 0x16640, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16640, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16644, array step: 0x8 */
  } MRC0_DOM6_RGD[CAMERA_TRDC_MGR_MRC0_DOM6_RGD_COUNT];
       uint8_t RESERVED_143[112];
  __IO uint32_t MRC0_DOM6_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x166C0 */
       uint8_t RESERVED_144[124];
  struct {                                         /* offset: 0x16740, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16740, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16744, array step: 0x8 */
  } MRC0_DOM7_RGD[CAMERA_TRDC_MGR_MRC0_DOM7_RGD_COUNT];
       uint8_t RESERVED_145[112];
  __IO uint32_t MRC0_DOM7_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x167C0 */
       uint8_t RESERVED_146[124];
  struct {                                         /* offset: 0x16840, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16840, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16844, array step: 0x8 */
  } MRC0_DOM8_RGD[CAMERA_TRDC_MGR_MRC0_DOM8_RGD_COUNT];
       uint8_t RESERVED_147[112];
  __IO uint32_t MRC0_DOM8_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x168C0 */
       uint8_t RESERVED_148[124];
  struct {                                         /* offset: 0x16940, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16940, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16944, array step: 0x8 */
  } MRC0_DOM9_RGD[CAMERA_TRDC_MGR_MRC0_DOM9_RGD_COUNT];
       uint8_t RESERVED_149[112];
  __IO uint32_t MRC0_DOM9_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x169C0 */
       uint8_t RESERVED_150[124];
  struct {                                         /* offset: 0x16A40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16A40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16A44, array step: 0x8 */
  } MRC0_DOM10_RGD[CAMERA_TRDC_MGR_MRC0_DOM10_RGD_COUNT];
       uint8_t RESERVED_151[112];
  __IO uint32_t MRC0_DOM10_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x16AC0 */
       uint8_t RESERVED_152[124];
  struct {                                         /* offset: 0x16B40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16B40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16B44, array step: 0x8 */
  } MRC0_DOM11_RGD[CAMERA_TRDC_MGR_MRC0_DOM11_RGD_COUNT];
       uint8_t RESERVED_153[112];
  __IO uint32_t MRC0_DOM11_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x16BC0 */
       uint8_t RESERVED_154[124];
  struct {                                         /* offset: 0x16C40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16C40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16C44, array step: 0x8 */
  } MRC0_DOM12_RGD[CAMERA_TRDC_MGR_MRC0_DOM12_RGD_COUNT];
       uint8_t RESERVED_155[112];
  __IO uint32_t MRC0_DOM12_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x16CC0 */
       uint8_t RESERVED_156[124];
  struct {                                         /* offset: 0x16D40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16D40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16D44, array step: 0x8 */
  } MRC0_DOM13_RGD[CAMERA_TRDC_MGR_MRC0_DOM13_RGD_COUNT];
       uint8_t RESERVED_157[112];
  __IO uint32_t MRC0_DOM13_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x16DC0 */
       uint8_t RESERVED_158[124];
  struct {                                         /* offset: 0x16E40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16E40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16E44, array step: 0x8 */
  } MRC0_DOM14_RGD[CAMERA_TRDC_MGR_MRC0_DOM14_RGD_COUNT];
       uint8_t RESERVED_159[112];
  __IO uint32_t MRC0_DOM14_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x16EC0 */
       uint8_t RESERVED_160[124];
  struct {                                         /* offset: 0x16F40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x16F40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x16F44, array step: 0x8 */
  } MRC0_DOM15_RGD[CAMERA_TRDC_MGR_MRC0_DOM15_RGD_COUNT];
       uint8_t RESERVED_161[112];
  __IO uint32_t MRC0_DOM15_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x16FC0 */
} CAMERA_TRDC_MGR_Type;

/* ----------------------------------------------------------------------------
   -- CAMERA_TRDC_MGR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CAMERA_TRDC_MGR_Register_Masks CAMERA_TRDC_MGR Register Masks
 * @{
 */

/*! @name TRDC_CR - TRDC Register */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_CR_GVLDM_MASK       (0x1U)
#define CAMERA_TRDC_MGR_TRDC_CR_GVLDM_SHIFT      (0U)
/*! GVLDM - Global Valid for Domain Assignment Controllers
 *  0b0..TRDC DACs are disabled.
 *  0b1..TRDC DACs are enabled.
 */
#define CAMERA_TRDC_MGR_TRDC_CR_GVLDM(x)         (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_CR_GVLDM_SHIFT)) & CAMERA_TRDC_MGR_TRDC_CR_GVLDM_MASK)

#define CAMERA_TRDC_MGR_TRDC_CR_HRL_MASK         (0x1EU)
#define CAMERA_TRDC_MGR_TRDC_CR_HRL_SHIFT        (1U)
/*! HRL - Hardware Revision Level */
#define CAMERA_TRDC_MGR_TRDC_CR_HRL(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_CR_HRL_SHIFT)) & CAMERA_TRDC_MGR_TRDC_CR_HRL_MASK)

#define CAMERA_TRDC_MGR_TRDC_CR_GVLDB_MASK       (0x4000U)
#define CAMERA_TRDC_MGR_TRDC_CR_GVLDB_SHIFT      (14U)
/*! GVLDB - Global Valid for Memory Block Checkers
 *  0b0..TRDC MBCs are disabled.
 *  0b1..TRDC MBCs are enabled.
 */
#define CAMERA_TRDC_MGR_TRDC_CR_GVLDB(x)         (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_CR_GVLDB_SHIFT)) & CAMERA_TRDC_MGR_TRDC_CR_GVLDB_MASK)

#define CAMERA_TRDC_MGR_TRDC_CR_GVLDR_MASK       (0x8000U)
#define CAMERA_TRDC_MGR_TRDC_CR_GVLDR_SHIFT      (15U)
/*! GVLDR - Global Valid for Memory Region Checkers
 *  0b0..TRDC MRCs are disabled.
 *  0b1..TRDC MRCs are enabled.
 */
#define CAMERA_TRDC_MGR_TRDC_CR_GVLDR(x)         (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_CR_GVLDR_SHIFT)) & CAMERA_TRDC_MGR_TRDC_CR_GVLDR_MASK)

#define CAMERA_TRDC_MGR_TRDC_CR_LK1_MASK         (0x40000000U)
#define CAMERA_TRDC_MGR_TRDC_CR_LK1_SHIFT        (30U)
/*! LK1 - Lock Status
 *  0b0..The CR can be written by any secure privileged write.
 *  0b1..The CR is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_TRDC_CR_LK1(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_CR_LK1_SHIFT)) & CAMERA_TRDC_MGR_TRDC_CR_LK1_MASK)
/*! @} */

/*! @name TRDC_HWCFG0 - TRDC Hardware Configuration Register 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NDID_MASK    (0x1FU)
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NDID_SHIFT   (0U)
/*! NDID - Number of domains */
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NDID(x)      (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_HWCFG0_NDID_SHIFT)) & CAMERA_TRDC_MGR_TRDC_HWCFG0_NDID_MASK)

#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NMSTR_MASK   (0xFF00U)
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NMSTR_SHIFT  (8U)
/*! NMSTR - Number of bus masters */
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NMSTR(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_HWCFG0_NMSTR_SHIFT)) & CAMERA_TRDC_MGR_TRDC_HWCFG0_NMSTR_MASK)

#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NMBC_MASK    (0xF0000U)
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NMBC_SHIFT   (16U)
/*! NMBC - Number of MBCs */
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NMBC(x)      (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_HWCFG0_NMBC_SHIFT)) & CAMERA_TRDC_MGR_TRDC_HWCFG0_NMBC_MASK)

#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NMRC_MASK    (0x1F000000U)
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NMRC_SHIFT   (24U)
/*! NMRC - Number of MRCs */
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_NMRC(x)      (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_HWCFG0_NMRC_SHIFT)) & CAMERA_TRDC_MGR_TRDC_HWCFG0_NMRC_MASK)

#define CAMERA_TRDC_MGR_TRDC_HWCFG0_MID_MASK     (0xE0000000U)
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_MID_SHIFT    (29U)
/*! MID - Module ID */
#define CAMERA_TRDC_MGR_TRDC_HWCFG0_MID(x)       (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_HWCFG0_MID_SHIFT)) & CAMERA_TRDC_MGR_TRDC_HWCFG0_MID_MASK)
/*! @} */

/*! @name TRDC_HWCFG1 - TRDC Hardware Configuration Register 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_HWCFG1_DID_MASK     (0xFU)
#define CAMERA_TRDC_MGR_TRDC_HWCFG1_DID_SHIFT    (0U)
/*! DID - Domain identifier number */
#define CAMERA_TRDC_MGR_TRDC_HWCFG1_DID(x)       (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_HWCFG1_DID_SHIFT)) & CAMERA_TRDC_MGR_TRDC_HWCFG1_DID_MASK)
/*! @} */

/*! @name DACFG0 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG0_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG0_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG0_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG0_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG0_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG0_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG0_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG0_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG0_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG0_NCM_MASK)
/*! @} */

/*! @name DACFG1 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG1_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG1_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG1_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG1_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG1_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG1_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG1_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG1_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG1_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG1_NCM_MASK)
/*! @} */

/*! @name DACFG2 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG2_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG2_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG2_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG2_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG2_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG2_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG2_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG2_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG2_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG2_NCM_MASK)
/*! @} */

/*! @name DACFG3 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG3_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG3_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG3_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG3_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG3_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG3_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG3_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG3_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG3_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG3_NCM_MASK)
/*! @} */

/*! @name DACFG4 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG4_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG4_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG4_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG4_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG4_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG4_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG4_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG4_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG4_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG4_NCM_MASK)
/*! @} */

/*! @name DACFG5 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG5_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG5_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG5_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG5_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG5_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG5_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG5_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG5_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG5_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG5_NCM_MASK)
/*! @} */

/*! @name DACFG6 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG6_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG6_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG6_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG6_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG6_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG6_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG6_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG6_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG6_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG6_NCM_MASK)
/*! @} */

/*! @name DACFG7 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG7_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG7_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG7_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG7_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG7_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG7_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG7_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG7_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG7_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG7_NCM_MASK)
/*! @} */

/*! @name DACFG8 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG8_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG8_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG8_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG8_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG8_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG8_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG8_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG8_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG8_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG8_NCM_MASK)
/*! @} */

/*! @name DACFG9 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG9_NMDAR_MASK        (0xFU)
#define CAMERA_TRDC_MGR_DACFG9_NMDAR_SHIFT       (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG9_NMDAR(x)          (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG9_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG9_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG9_NCM_MASK          (0x80U)
#define CAMERA_TRDC_MGR_DACFG9_NCM_SHIFT         (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG9_NCM(x)            (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG9_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG9_NCM_MASK)
/*! @} */

/*! @name DACFG10 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG10_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG10_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG10_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG10_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG10_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG10_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG10_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG10_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG10_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG10_NCM_MASK)
/*! @} */

/*! @name DACFG11 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG11_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG11_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG11_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG11_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG11_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG11_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG11_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG11_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG11_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG11_NCM_MASK)
/*! @} */

/*! @name DACFG12 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG12_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG12_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG12_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG12_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG12_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG12_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG12_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG12_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG12_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG12_NCM_MASK)
/*! @} */

/*! @name DACFG13 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG13_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG13_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG13_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG13_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG13_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG13_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG13_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG13_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG13_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG13_NCM_MASK)
/*! @} */

/*! @name DACFG14 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG14_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG14_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG14_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG14_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG14_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG14_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG14_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG14_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG14_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG14_NCM_MASK)
/*! @} */

/*! @name DACFG15 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG15_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG15_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG15_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG15_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG15_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG15_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG15_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG15_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG15_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG15_NCM_MASK)
/*! @} */

/*! @name DACFG16 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG16_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG16_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG16_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG16_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG16_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG16_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG16_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG16_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG16_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG16_NCM_MASK)
/*! @} */

/*! @name DACFG17 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG17_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG17_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG17_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG17_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG17_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG17_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG17_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG17_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG17_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG17_NCM_MASK)
/*! @} */

/*! @name DACFG18 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG18_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG18_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG18_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG18_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG18_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG18_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG18_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG18_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG18_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG18_NCM_MASK)
/*! @} */

/*! @name DACFG19 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG19_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG19_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG19_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG19_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG19_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG19_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG19_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG19_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG19_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG19_NCM_MASK)
/*! @} */

/*! @name DACFG20 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG20_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG20_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG20_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG20_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG20_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG20_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG20_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG20_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG20_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG20_NCM_MASK)
/*! @} */

/*! @name DACFG21 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG21_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG21_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG21_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG21_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG21_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG21_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG21_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG21_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG21_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG21_NCM_MASK)
/*! @} */

/*! @name DACFG22 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG22_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG22_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG22_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG22_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG22_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG22_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG22_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG22_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG22_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG22_NCM_MASK)
/*! @} */

/*! @name DACFG23 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG23_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG23_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG23_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG23_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG23_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG23_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG23_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG23_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG23_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG23_NCM_MASK)
/*! @} */

/*! @name DACFG24 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG24_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG24_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG24_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG24_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG24_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG24_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG24_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG24_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG24_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG24_NCM_MASK)
/*! @} */

/*! @name DACFG25 - Domain Assignment Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_DACFG25_NMDAR_MASK       (0xFU)
#define CAMERA_TRDC_MGR_DACFG25_NMDAR_SHIFT      (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define CAMERA_TRDC_MGR_DACFG25_NMDAR(x)         (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG25_NMDAR_SHIFT)) & CAMERA_TRDC_MGR_DACFG25_NMDAR_MASK)

#define CAMERA_TRDC_MGR_DACFG25_NCM_MASK         (0x80U)
#define CAMERA_TRDC_MGR_DACFG25_NCM_SHIFT        (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define CAMERA_TRDC_MGR_DACFG25_NCM(x)           (((uint8_t)(((uint8_t)(x)) << CAMERA_TRDC_MGR_DACFG25_NCM_SHIFT)) & CAMERA_TRDC_MGR_DACFG25_NCM_MASK)
/*! @} */

/*! @name TRDC_IDAU_CR - TRDC IDAU Control Register */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_VLD_MASK    (0x1U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_VLD_SHIFT   (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_VLD(x)      (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_VLD_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_VLD_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT_MASK (0x8U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT_SHIFT (3U)
/*! CFGSECEXT - Configure Security Extension
 *  0b0..Armv8M Security Extension is disabled
 *  0b1..Armv8-M Security Extension is enabled
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS_MASK (0x10U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS_SHIFT (4U)
/*! MPUSDIS - Secure Memory Protection Unit Disabled
 *  0b0..Secure MPU is enabled
 *  0b1..Secure MPU is disabled
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS_MASK (0x20U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS_SHIFT (5U)
/*! MPUNSDIS - NonSecure Memory Protection Unit Disabled
 *  0b0..Nonsecure MPU is enabled
 *  0b1..Nonsecure MPU is disabled
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_SAUDIS_MASK (0x40U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_SAUDIS_SHIFT (6U)
/*! SAUDIS - Security Attribution Unit Disable
 *  0b0..SAU is enabled
 *  0b1..SAU is disabled
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_SAUDIS(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_SAUDIS_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_SAUDIS_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR_MASK (0x100U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR_SHIFT (8U)
/*! LKSVTAIRCR - Lock Secure VTOR, Application interrupt and Reset Control Registers
 *  0b0..Unlock these registers
 *  0b1..Disable writes to the VTOR_S, AIRCR[PRIS], and AIRCR[BFHFNMINS] registers
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR_MASK (0x200U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR_SHIFT (9U)
/*! LKNSVTOR - Lock Nonsecure Vector Table Offset Register
 *  0b0..Unlock this register
 *  0b1..Disable writes to the VTOR_NS register
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSMPU_MASK (0x400U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSMPU_SHIFT (10U)
/*! LKSMPU - Lock Secure MPU
 *  0b0..Unlock these registers
 *  0b1..Disable writes to the MPU_CTRL, MPU_RNR, MPU_RBAR, MPU_RLAR, MPU_RBAR_An and MPU_RLAR_An from software or
 *       from a debug agent connected to the processor in Secure state
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSMPU(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSMPU_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSMPU_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU_MASK (0x800U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU_SHIFT (11U)
/*! LKNSMPU - Lock Nonsecure MPU
 *  0b0..Unlock these registers
 *  0b1..Disable writes to the MPU_CTRL_NS, MPU_RNR_NS, MPU_RBAR_NS, MPU_RLAR_NS, MPU_RBAR_A_NSn and
 *       MPU_RLAR_A_NSn from software or from a debug agent connected to the processor
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSAU_MASK  (0x1000U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSAU_SHIFT (12U)
/*! LKSAU - Lock SAU
 *  0b0..Unlock these registers
 *  0b1..Disable writes to the SAU_CTRL, SAU_RNR, SAU_RBAR and SAU_RLAR registers from software or from a debug agent connected to the processor
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSAU(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSAU_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_LKSAU_MASK)

#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_PCURRNS_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_PCURRNS_SHIFT (31U)
/*! PCURRNS - Processor current security
 *  0b0..Processor is in Secure state
 *  0b1..Processor is in Nonsecure state
 */
#define CAMERA_TRDC_MGR_TRDC_IDAU_CR_PCURRNS(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_IDAU_CR_PCURRNS_SHIFT)) & CAMERA_TRDC_MGR_TRDC_IDAU_CR_PCURRNS_MASK)
/*! @} */

/*! @name TRDC_FLW_CTL - TRDC FLW Control */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_FLW_CTL_LK_MASK     (0x40000000U)
#define CAMERA_TRDC_MGR_TRDC_FLW_CTL_LK_SHIFT    (30U)
/*! LK - Lock bit
 *  0b0..FLW registers may be modified.
 *  0b1..FLW registers are locked until the next reset.
 */
#define CAMERA_TRDC_MGR_TRDC_FLW_CTL_LK(x)       (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_FLW_CTL_LK_SHIFT)) & CAMERA_TRDC_MGR_TRDC_FLW_CTL_LK_MASK)

#define CAMERA_TRDC_MGR_TRDC_FLW_CTL_V_MASK      (0x80000000U)
#define CAMERA_TRDC_MGR_TRDC_FLW_CTL_V_SHIFT     (31U)
/*! V - Valid bit
 *  0b0..FLW function is disabled.
 *  0b1..FLW function is enabled.
 */
#define CAMERA_TRDC_MGR_TRDC_FLW_CTL_V(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_FLW_CTL_V_SHIFT)) & CAMERA_TRDC_MGR_TRDC_FLW_CTL_V_MASK)
/*! @} */

/*! @name TRDC_FLW_PBASE - TRDC FLW Physical Base */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_FLW_PBASE_PBASE_MASK (0xFFFFFFFFU)
#define CAMERA_TRDC_MGR_TRDC_FLW_PBASE_PBASE_SHIFT (0U)
/*! PBASE - Physical base address */
#define CAMERA_TRDC_MGR_TRDC_FLW_PBASE_PBASE(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_FLW_PBASE_PBASE_SHIFT)) & CAMERA_TRDC_MGR_TRDC_FLW_PBASE_PBASE_MASK)
/*! @} */

/*! @name TRDC_FLW_ABASE - TRDC FLW Array Base */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L_MASK (0x3F8000U)
#define CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L_SHIFT (15U)
/*! ABASE_L - Array base address low */
#define CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L_SHIFT)) & CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L_MASK)

#define CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H_MASK (0xFFC00000U)
#define CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H_SHIFT (22U)
/*! ABASE_H - Array base address high */
#define CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H_SHIFT)) & CAMERA_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H_MASK)
/*! @} */

/*! @name TRDC_FLW_BCNT - TRDC FLW Block Count */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_FLW_BCNT_BCNT_MASK  (0x7FFFU)
#define CAMERA_TRDC_MGR_TRDC_FLW_BCNT_BCNT_SHIFT (0U)
/*! BCNT - Block Count */
#define CAMERA_TRDC_MGR_TRDC_FLW_BCNT_BCNT(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_FLW_BCNT_BCNT_SHIFT)) & CAMERA_TRDC_MGR_TRDC_FLW_BCNT_BCNT_MASK)
/*! @} */

/*! @name TRDC_FDID - TRDC Fault Domain ID */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_FDID_FDID_MASK      (0xFU)
#define CAMERA_TRDC_MGR_TRDC_FDID_FDID_SHIFT     (0U)
/*! FDID - Domain ID of Faulted Access */
#define CAMERA_TRDC_MGR_TRDC_FDID_FDID(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_FDID_FDID_SHIFT)) & CAMERA_TRDC_MGR_TRDC_FDID_FDID_MASK)
/*! @} */

/*! @name TRDC_DERRLOC - TRDC Domain Error Location Register */
/*! @{ */

#define CAMERA_TRDC_MGR_TRDC_DERRLOC_MBCINST_MASK (0xFFU)
#define CAMERA_TRDC_MGR_TRDC_DERRLOC_MBCINST_SHIFT (0U)
/*! MBCINST - MBC instance */
#define CAMERA_TRDC_MGR_TRDC_DERRLOC_MBCINST(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_DERRLOC_MBCINST_SHIFT)) & CAMERA_TRDC_MGR_TRDC_DERRLOC_MBCINST_MASK)

#define CAMERA_TRDC_MGR_TRDC_DERRLOC_MRCINST_MASK (0xFFFF0000U)
#define CAMERA_TRDC_MGR_TRDC_DERRLOC_MRCINST_SHIFT (16U)
/*! MRCINST - MRC instance */
#define CAMERA_TRDC_MGR_TRDC_DERRLOC_MRCINST(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_TRDC_DERRLOC_MRCINST_SHIFT)) & CAMERA_TRDC_MGR_TRDC_DERRLOC_MRCINST_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_TRDC_DERRLOC */
#define CAMERA_TRDC_MGR_TRDC_DERRLOC_COUNT       (16U)

/*! @name W0 - MBC Domain Error Word0 Register */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_EADDR_MASK            (0xFFFFFFFFU)
#define CAMERA_TRDC_MGR_W0_EADDR_SHIFT           (0U)
/*! EADDR - Error address */
#define CAMERA_TRDC_MGR_W0_EADDR(x)              (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_EADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_EADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_W0_COUNT                 (3U)

/*! @name W1 - MBC Domain Error Word1 Register */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_EDID_MASK             (0xFU)
#define CAMERA_TRDC_MGR_W1_EDID_SHIFT            (0U)
/*! EDID - Error domain identifier */
#define CAMERA_TRDC_MGR_W1_EDID(x)               (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_EDID_SHIFT)) & CAMERA_TRDC_MGR_W1_EDID_MASK)

#define CAMERA_TRDC_MGR_W1_EATR_MASK             (0x700U)
#define CAMERA_TRDC_MGR_W1_EATR_SHIFT            (8U)
/*! EATR - Error attributes
 *  0b000..Secure user mode, instruction fetch access.
 *  0b001..Secure user mode, data access.
 *  0b010..Secure privileged mode, instruction fetch access.
 *  0b011..Secure privileged mode, data access.
 *  0b100..Nonsecure user mode, instruction fetch access.
 *  0b101..Nonsecure user mode, data access.
 *  0b110..Nonsecure privileged mode, instruction fetch access.
 *  0b111..Nonsecure privileged mode, data access.
 */
#define CAMERA_TRDC_MGR_W1_EATR(x)               (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_EATR_SHIFT)) & CAMERA_TRDC_MGR_W1_EATR_MASK)

#define CAMERA_TRDC_MGR_W1_ERW_MASK              (0x800U)
#define CAMERA_TRDC_MGR_W1_ERW_SHIFT             (11U)
/*! ERW - Error read/write
 *  0b0..Read access
 *  0b1..Write access
 */
#define CAMERA_TRDC_MGR_W1_ERW(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_ERW_SHIFT)) & CAMERA_TRDC_MGR_W1_ERW_MASK)

#define CAMERA_TRDC_MGR_W1_EPORT_MASK            (0x7000000U)
#define CAMERA_TRDC_MGR_W1_EPORT_SHIFT           (24U)
/*! EPORT - Error port
 *  0b000..mbcxslv0
 *  0b001..mbcxslv1
 *  0b010..mbcxslv2
 *  0b011..mbcxslv3
 */
#define CAMERA_TRDC_MGR_W1_EPORT(x)              (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_EPORT_SHIFT)) & CAMERA_TRDC_MGR_W1_EPORT_MASK)

#define CAMERA_TRDC_MGR_W1_EST_MASK              (0xC0000000U)
#define CAMERA_TRDC_MGR_W1_EST_SHIFT             (30U)
/*! EST - Error state
 *  0b00..No access violation has been detected.
 *  0b01..No access violation has been detected.
 *  0b10..A single access violation has been detected.
 *  0b11..Multiple access violations for this domain have been detected by this submodule instance. Only the
 *        address and attribute information for the first error have been captured in DERR_W0_i and DERR_W1_i.
 */
#define CAMERA_TRDC_MGR_W1_EST(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_EST_SHIFT)) & CAMERA_TRDC_MGR_W1_EST_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_W1_COUNT                 (3U)

/*! @name W3 - MBC Domain Error Word3 Register */
/*! @{ */

#define CAMERA_TRDC_MGR_W3_RECR_MASK             (0xC0000000U)
#define CAMERA_TRDC_MGR_W3_RECR_SHIFT            (30U)
/*! RECR - Rearm Error Capture Registers */
#define CAMERA_TRDC_MGR_W3_RECR(x)               (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W3_RECR_SHIFT)) & CAMERA_TRDC_MGR_W3_RECR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W3 */
#define CAMERA_TRDC_MGR_W3_COUNT                 (3U)

/*! @name W0 - MRC Domain Error Word0 Register */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_EADDR_MASK            (0xFFFFFFFFU)
#define CAMERA_TRDC_MGR_W0_EADDR_SHIFT           (0U)
/*! EADDR - Error address */
#define CAMERA_TRDC_MGR_W0_EADDR(x)              (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_EADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_EADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC_DERR_W0_COUNT        (1U)

/*! @name W1 - MRC Domain Error Word1 Register */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_EDID_MASK             (0xFU)
#define CAMERA_TRDC_MGR_W1_EDID_SHIFT            (0U)
/*! EDID - Error domain identifier */
#define CAMERA_TRDC_MGR_W1_EDID(x)               (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_EDID_SHIFT)) & CAMERA_TRDC_MGR_W1_EDID_MASK)

#define CAMERA_TRDC_MGR_W1_EATR_MASK             (0x700U)
#define CAMERA_TRDC_MGR_W1_EATR_SHIFT            (8U)
/*! EATR - Error attributes
 *  0b000..Secure user mode, instruction fetch access.
 *  0b001..Secure user mode, data access.
 *  0b010..Secure privileged mode, instruction fetch access.
 *  0b011..Secure privileged mode, data access.
 *  0b100..Nonsecure user mode, instruction fetch access.
 *  0b101..Nonsecure user mode, data access.
 *  0b110..Nonsecure privileged mode, instruction fetch access.
 *  0b111..Nonsecure privileged mode, data access.
 */
#define CAMERA_TRDC_MGR_W1_EATR(x)               (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_EATR_SHIFT)) & CAMERA_TRDC_MGR_W1_EATR_MASK)

#define CAMERA_TRDC_MGR_W1_ERW_MASK              (0x800U)
#define CAMERA_TRDC_MGR_W1_ERW_SHIFT             (11U)
/*! ERW - Error read/write
 *  0b0..Read access
 *  0b1..Write access
 */
#define CAMERA_TRDC_MGR_W1_ERW(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_ERW_SHIFT)) & CAMERA_TRDC_MGR_W1_ERW_MASK)

#define CAMERA_TRDC_MGR_W1_EPORT_MASK            (0x7000000U)
#define CAMERA_TRDC_MGR_W1_EPORT_SHIFT           (24U)
/*! EPORT - Error port */
#define CAMERA_TRDC_MGR_W1_EPORT(x)              (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_EPORT_SHIFT)) & CAMERA_TRDC_MGR_W1_EPORT_MASK)

#define CAMERA_TRDC_MGR_W1_EST_MASK              (0xC0000000U)
#define CAMERA_TRDC_MGR_W1_EST_SHIFT             (30U)
/*! EST - Error state
 *  0b00..No access violation has been detected.
 *  0b01..No access violation has been detected.
 *  0b10..A single access violation has been detected.
 *  0b11..Multiple access violations for this domain have been detected by this submodule instance. Only the
 *        address and attribute information for the first error have been captured in DERR_W0_i and DERR_W1_i.
 */
#define CAMERA_TRDC_MGR_W1_EST(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_EST_SHIFT)) & CAMERA_TRDC_MGR_W1_EST_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC_DERR_W1_COUNT        (1U)

/*! @name W3 - MRC Domain Error Word3 Register */
/*! @{ */

#define CAMERA_TRDC_MGR_W3_RECR_MASK             (0xC0000000U)
#define CAMERA_TRDC_MGR_W3_RECR_SHIFT            (30U)
/*! RECR - Rearm Error Capture Registers */
#define CAMERA_TRDC_MGR_W3_RECR(x)               (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W3_RECR_SHIFT)) & CAMERA_TRDC_MGR_W3_RECR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W3 */
#define CAMERA_TRDC_MGR_MRC_DERR_W3_COUNT        (1U)

/*! @name MDA_W0_0_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_0_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_1_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_1_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_2_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_2_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_3_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_3_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_4_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_4_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_5_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_5_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_6_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_6_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_7_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_7_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_8_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_8_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_9_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DID_MASK  (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_PA_MASK   (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_PA_SHIFT  (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_PA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SA_MASK   (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SA_SHIFT  (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SA(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DIDB(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SID_MASK  (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SID(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_KPA_MASK  (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_KPA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DFMT(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_LK1_MASK  (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_LK1(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_VLD_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_VLD(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_9_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_10_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_10_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_11_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_11_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_12_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_12_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_13_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_13_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_14_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_14_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_15_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_15_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_16_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_16_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_17_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_17_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_18_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_18_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_19_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_19_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_20_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_20_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_21_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_21_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_22_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_22_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_23_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_23_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_24_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_24_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_25_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DID_MASK (0xFU)
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DID_SHIFT (0U)
/*! DID - Domain identifier */
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_PA_MASK  (0x30U)
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_PA_SHIFT (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_PA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_PA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_PA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SA_MASK  (0xC0U)
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SA_SHIFT (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SA(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DIDB_MASK (0x100U)
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DIDB_SHIFT (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DIDB(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DIDB_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DIDB_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SID_MASK (0xFC00000U)
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SID_SHIFT (22U)
/*! SID - Stream ID */
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SID(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SID_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_SID_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_KPA_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_KPA_SHIFT (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_KPA(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_KPA_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_KPA_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DFMT_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DFMT_SHIFT (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DFMT(x)  (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DFMT_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_DFMT_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_LK1_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_LK1_SHIFT (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_LK1(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_LK1_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_LK1_MASK)

#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_VLD_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_VLD_SHIFT (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_VLD(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_VLD_SHIFT)) & CAMERA_TRDC_MGR_MDA_W0_25_DFMT1_VLD_MASK)
/*! @} */

/*! @name MBC0_MEM_GLBCFG - MBC Global Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS_MASK (0x3FFU)
#define CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS_SHIFT (0U)
/*! NBLKS - Number of blocks in this memory */
#define CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2_MASK (0x1F0000U)
#define CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2_SHIFT (16U)
/*! SIZE_LOG2 - Log2 size per block */
#define CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG */
#define CAMERA_TRDC_MGR_MBC0_MEM_GLBCFG_COUNT    (4U)

/*! @name MBC0_NSE_BLK_INDEX - MBC NonSecure Enable Block Index */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI_SHIFT (0U)
/*! AI - Auto Increment
 *  0b0..No effect.
 *  0b1..Add 1 to the WNDX field after the register write.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX_MASK (0x3CU)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX_SHIFT (2U)
/*! WNDX - Word index into the block NSE bitmap. It selects the BLK_NSE_Wn register, where WNDX determines the value of n. */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL_MASK (0xF00U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL_SHIFT (8U)
/*! MEM_SEL - Memory Select */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0_SHIFT (16U)
/*! DID_SEL0 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1_SHIFT (17U)
/*! DID_SEL1 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2_SHIFT (18U)
/*! DID_SEL2 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3_SHIFT (19U)
/*! DID_SEL3 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4_SHIFT (20U)
/*! DID_SEL4 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5_SHIFT (21U)
/*! DID_SEL5 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6_SHIFT (22U)
/*! DID_SEL6 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7_SHIFT (23U)
/*! DID_SEL7 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8_SHIFT (24U)
/*! DID_SEL8 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9_SHIFT (25U)
/*! DID_SEL9 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10_SHIFT (26U)
/*! DID_SEL10 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11_SHIFT (27U)
/*! DID_SEL11 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12_SHIFT (28U)
/*! DID_SEL12 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13_SHIFT (29U)
/*! DID_SEL13 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14_SHIFT (30U)
/*! DID_SEL14 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15_SHIFT (31U)
/*! DID_SEL15 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15_MASK)
/*! @} */

/*! @name MBC0_NSE_BLK_SET - MBC NonSecure Enable Block Set */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET_MASK (0xFFFFFFFFU)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET_SHIFT (0U)
/*! W1SET - Write-1 Set */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET_MASK)
/*! @} */

/*! @name MBC0_NSE_BLK_CLR - MBC NonSecure Enable Block Clear */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR_MASK (0xFFFFFFFFU)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR_SHIFT (0U)
/*! W1CLR - Write-1 Clear */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR_MASK)
/*! @} */

/*! @name MBC0_NSE_BLK_CLR_ALL - MBC NonSecure Enable Block Clear All */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL_MASK (0xF00U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL_SHIFT (8U)
/*! MEMSEL - Memory Select */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0_SHIFT (16U)
/*! DID_SEL0 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1_SHIFT (17U)
/*! DID_SEL1 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2_SHIFT (18U)
/*! DID_SEL2 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3_SHIFT (19U)
/*! DID_SEL3 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4_SHIFT (20U)
/*! DID_SEL4 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5_SHIFT (21U)
/*! DID_SEL5 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6_SHIFT (22U)
/*! DID_SEL6 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7_SHIFT (23U)
/*! DID_SEL7 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8_SHIFT (24U)
/*! DID_SEL8 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9_SHIFT (25U)
/*! DID_SEL9 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10_SHIFT (26U)
/*! DID_SEL10 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11_SHIFT (27U)
/*! DID_SEL11 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12_SHIFT (28U)
/*! DID_SEL12 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13_SHIFT (29U)
/*! DID_SEL13 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14_SHIFT (30U)
/*! DID_SEL14 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14_MASK)

#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15_SHIFT (31U)
/*! DID_SEL15 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15_MASK)
/*! @} */

/*! @name MBC0_MEMN_GLBAC - MBC Global Access Control */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUX_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUX_SHIFT (0U)
/*! NUX - NonsecureUser Execute
 *  0b0..Execute access is not allowed in Nonsecure User mode.
 *  0b1..Execute access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUX_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUX_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUW_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUW_SHIFT (1U)
/*! NUW - NonsecureUser Write
 *  0b0..Write access is not allowed in Nonsecure User mode.
 *  0b1..Write access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUW_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUW_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUR_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUR_SHIFT (2U)
/*! NUR - NonsecureUser Read
 *  0b0..Read access is not allowed in Nonsecure User mode.
 *  0b1..Read access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUR_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NUR_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPX_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPX_SHIFT (4U)
/*! NPX - NonsecurePriv Execute
 *  0b0..Execute access is not allowed in Nonsecure Privilege mode.
 *  0b1..Execute access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPX_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPX_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPW_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPW_SHIFT (5U)
/*! NPW - NonsecurePriv Write
 *  0b0..Write access is not allowed in Nonsecure Privilege mode.
 *  0b1..Write access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPW_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPW_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPR_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPR_SHIFT (6U)
/*! NPR - NonsecurePriv Read
 *  0b0..Read access is not allowed in Nonsecure Privilege mode.
 *  0b1..Read access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPR_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_NPR_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUX_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUX_SHIFT (8U)
/*! SUX - SecureUser Execute
 *  0b0..Execute access is not allowed in Secure User mode.
 *  0b1..Execute access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUX_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUX_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUW_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUW_SHIFT (9U)
/*! SUW - SecureUser Write
 *  0b0..Write access is not allowed in Secure User mode.
 *  0b1..Write access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUW_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUW_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUR_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUR_SHIFT (10U)
/*! SUR - SecureUser Read
 *  0b0..Read access is not allowed in Secure User mode.
 *  0b1..Read access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUR_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SUR_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPX_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPX_SHIFT (12U)
/*! SPX - SecurePriv Execute
 *  0b0..Execute access is not allowed in Secure Privilege mode.
 *  0b1..Execute access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPX_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPX_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPW_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPW_SHIFT (13U)
/*! SPW - SecurePriv Write
 *  0b0..Write access is not allowed in Secure Privilege mode.
 *  0b1..Write access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPW_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPW_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPR_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPR_SHIFT (14U)
/*! SPR - SecurePriv Read
 *  0b0..Read access is not allowed in Secure Privilege mode.
 *  0b1..Read access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPR_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_SPR_MASK)

#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_LK_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_LK_SHIFT (31U)
/*! LK - LOCK
 *  0b0..This register is not locked and can be altered.
 *  0b1..This register is locked and cannot be altered.
 */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_LK(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_LK_SHIFT)) & CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_LK_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC */
#define CAMERA_TRDC_MGR_MBC0_MEMN_GLBAC_COUNT    (8U)

/*! @name MBC0_DOM0_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM0_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM0_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM0_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM0_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM0_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM0_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM0_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM0_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_CFG_W1 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W1_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_CFG_W2 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W2_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_CFG_W3 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W3_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_CFG_W4 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W4_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_CFG_W5 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W5_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_CFG_W6 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W6_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_NSE_W1 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W1_BIT31_MASK)
/*! @} */

/*! @name MBC1_MEM_GLBCFG - MBC Global Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_NBLKS_MASK (0x3FFU)
#define CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_NBLKS_SHIFT (0U)
/*! NBLKS - Number of blocks in this memory */
#define CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_NBLKS(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_NBLKS_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_NBLKS_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_SIZE_LOG2_MASK (0x1F0000U)
#define CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_SIZE_LOG2_SHIFT (16U)
/*! SIZE_LOG2 - Log2 size per block */
#define CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_SIZE_LOG2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_SIZE_LOG2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_SIZE_LOG2_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG */
#define CAMERA_TRDC_MGR_MBC1_MEM_GLBCFG_COUNT    (4U)

/*! @name MBC1_NSE_BLK_INDEX - MBC NonSecure Enable Block Index */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_AI_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_AI_SHIFT (0U)
/*! AI - Auto Increment
 *  0b0..No effect.
 *  0b1..Add 1 to the WNDX field after the register write.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_AI(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_AI_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_AI_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_WNDX_MASK (0x3CU)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_WNDX_SHIFT (2U)
/*! WNDX - Word index into the block NSE bitmap. It selects the BLK_NSE_Wn register, where WNDX determines the value of n. */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_WNDX(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_WNDX_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_WNDX_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_MEM_SEL_MASK (0xF00U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_MEM_SEL_SHIFT (8U)
/*! MEM_SEL - Memory Select */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_MEM_SEL(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_MEM_SEL_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_MEM_SEL_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL0_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL0_SHIFT (16U)
/*! DID_SEL0 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL1_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL1_SHIFT (17U)
/*! DID_SEL1 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL2_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL2_SHIFT (18U)
/*! DID_SEL2 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL3_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL3_SHIFT (19U)
/*! DID_SEL3 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL4_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL4_SHIFT (20U)
/*! DID_SEL4 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL5_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL5_SHIFT (21U)
/*! DID_SEL5 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL6_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL6_SHIFT (22U)
/*! DID_SEL6 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL7_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL7_SHIFT (23U)
/*! DID_SEL7 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL8_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL8_SHIFT (24U)
/*! DID_SEL8 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL8_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL9_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL9_SHIFT (25U)
/*! DID_SEL9 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL9_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL10_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL10_SHIFT (26U)
/*! DID_SEL10 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL10_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL11_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL11_SHIFT (27U)
/*! DID_SEL11 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL11_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL12_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL12_SHIFT (28U)
/*! DID_SEL12 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL12_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL13_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL13_SHIFT (29U)
/*! DID_SEL13 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL13_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL14_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL14_SHIFT (30U)
/*! DID_SEL14 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL14_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL15_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL15_SHIFT (31U)
/*! DID_SEL15 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_INDEX_DID_SEL15_MASK)
/*! @} */

/*! @name MBC1_NSE_BLK_SET - MBC NonSecure Enable Block Set */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_SET_W1SET_MASK (0xFFFFFFFFU)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_SET_W1SET_SHIFT (0U)
/*! W1SET - Write-1 Set */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_SET_W1SET(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_SET_W1SET_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_SET_W1SET_MASK)
/*! @} */

/*! @name MBC1_NSE_BLK_CLR - MBC NonSecure Enable Block Clear */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_W1CLR_MASK (0xFFFFFFFFU)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_W1CLR_SHIFT (0U)
/*! W1CLR - Write-1 Clear */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_W1CLR(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_W1CLR_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_W1CLR_MASK)
/*! @} */

/*! @name MBC1_NSE_BLK_CLR_ALL - MBC NonSecure Enable Block Clear All */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_MEMSEL_MASK (0xF00U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_MEMSEL_SHIFT (8U)
/*! MEMSEL - Memory Select */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_MEMSEL(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_MEMSEL_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_MEMSEL_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL0_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL0_SHIFT (16U)
/*! DID_SEL0 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL1_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL1_SHIFT (17U)
/*! DID_SEL1 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL2_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL2_SHIFT (18U)
/*! DID_SEL2 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL3_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL3_SHIFT (19U)
/*! DID_SEL3 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL4_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL4_SHIFT (20U)
/*! DID_SEL4 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL5_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL5_SHIFT (21U)
/*! DID_SEL5 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL6_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL6_SHIFT (22U)
/*! DID_SEL6 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL7_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL7_SHIFT (23U)
/*! DID_SEL7 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL8_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL8_SHIFT (24U)
/*! DID_SEL8 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL8_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL9_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL9_SHIFT (25U)
/*! DID_SEL9 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL9_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL10_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL10_SHIFT (26U)
/*! DID_SEL10 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL10_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL11_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL11_SHIFT (27U)
/*! DID_SEL11 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL11_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL12_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL12_SHIFT (28U)
/*! DID_SEL12 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL12_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL13_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL13_SHIFT (29U)
/*! DID_SEL13 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL13_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL14_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL14_SHIFT (30U)
/*! DID_SEL14 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL14_MASK)

#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL15_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL15_SHIFT (31U)
/*! DID_SEL15 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_NSE_BLK_CLR_ALL_DID_SEL15_MASK)
/*! @} */

/*! @name MBC1_MEMN_GLBAC - MBC Global Access Control */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUX_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUX_SHIFT (0U)
/*! NUX - NonsecureUser Execute
 *  0b0..Execute access is not allowed in Nonsecure User mode.
 *  0b1..Execute access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUX_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUX_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUW_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUW_SHIFT (1U)
/*! NUW - NonsecureUser Write
 *  0b0..Write access is not allowed in Nonsecure User mode.
 *  0b1..Write access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUW_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUW_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUR_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUR_SHIFT (2U)
/*! NUR - NonsecureUser Read
 *  0b0..Read access is not allowed in Nonsecure User mode.
 *  0b1..Read access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUR_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NUR_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPX_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPX_SHIFT (4U)
/*! NPX - NonsecurePriv Execute
 *  0b0..Execute access is not allowed in Nonsecure Privilege mode.
 *  0b1..Execute access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPX_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPX_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPW_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPW_SHIFT (5U)
/*! NPW - NonsecurePriv Write
 *  0b0..Write access is not allowed in Nonsecure Privilege mode.
 *  0b1..Write access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPW_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPW_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPR_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPR_SHIFT (6U)
/*! NPR - NonsecurePriv Read
 *  0b0..Read access is not allowed in Nonsecure Privilege mode.
 *  0b1..Read access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPR_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_NPR_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUX_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUX_SHIFT (8U)
/*! SUX - SecureUser Execute
 *  0b0..Execute access is not allowed in Secure User mode.
 *  0b1..Execute access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUX_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUX_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUW_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUW_SHIFT (9U)
/*! SUW - SecureUser Write
 *  0b0..Write access is not allowed in Secure User mode.
 *  0b1..Write access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUW_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUW_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUR_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUR_SHIFT (10U)
/*! SUR - SecureUser Read
 *  0b0..Read access is not allowed in Secure User mode.
 *  0b1..Read access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUR_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SUR_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPX_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPX_SHIFT (12U)
/*! SPX - SecurePriv Execute
 *  0b0..Execute access is not allowed in Secure Privilege mode.
 *  0b1..Execute access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPX_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPX_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPW_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPW_SHIFT (13U)
/*! SPW - SecurePriv Write
 *  0b0..Write access is not allowed in Secure Privilege mode.
 *  0b1..Write access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPW_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPW_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPR_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPR_SHIFT (14U)
/*! SPR - SecurePriv Read
 *  0b0..Read access is not allowed in Secure Privilege mode.
 *  0b1..Read access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPR_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_SPR_MASK)

#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_LK_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_LK_SHIFT (31U)
/*! LK - LOCK
 *  0b0..This register is not locked and can be altered.
 *  0b1..This register is locked and cannot be altered.
 */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_LK(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_LK_SHIFT)) & CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_LK_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC */
#define CAMERA_TRDC_MGR_MBC1_MEMN_GLBAC_COUNT    (8U)

/*! @name MBC1_DOM0_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM0_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM0_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM1_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM1_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM1_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM2_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM2_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM2_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM3_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM3_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM3_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM4_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM4_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM4_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM5_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM5_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM5_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM6_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM6_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM6_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM7_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM7_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM7_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM8_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM8_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM8_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM9_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM9_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM9_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM10_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM10_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM10_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM11_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM11_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM11_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM12_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM12_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM12_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM13_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM13_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM13_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM14_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM14_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM14_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC1_DOM15_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC1_DOM15_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC1_DOM15_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_MEM_GLBCFG - MBC Global Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_NBLKS_MASK (0x3FFU)
#define CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_NBLKS_SHIFT (0U)
/*! NBLKS - Number of blocks in this memory */
#define CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_NBLKS(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_NBLKS_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_NBLKS_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_SIZE_LOG2_MASK (0x1F0000U)
#define CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_SIZE_LOG2_SHIFT (16U)
/*! SIZE_LOG2 - Log2 size per block */
#define CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_SIZE_LOG2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_SIZE_LOG2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_SIZE_LOG2_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG */
#define CAMERA_TRDC_MGR_MBC2_MEM_GLBCFG_COUNT    (4U)

/*! @name MBC2_NSE_BLK_INDEX - MBC NonSecure Enable Block Index */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_AI_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_AI_SHIFT (0U)
/*! AI - Auto Increment
 *  0b0..No effect.
 *  0b1..Add 1 to the WNDX field after the register write.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_AI(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_AI_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_AI_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_WNDX_MASK (0x3CU)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_WNDX_SHIFT (2U)
/*! WNDX - Word index into the block NSE bitmap. It selects the BLK_NSE_Wn register, where WNDX determines the value of n. */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_WNDX(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_WNDX_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_WNDX_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_MEM_SEL_MASK (0xF00U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_MEM_SEL_SHIFT (8U)
/*! MEM_SEL - Memory Select */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_MEM_SEL(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_MEM_SEL_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_MEM_SEL_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL0_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL0_SHIFT (16U)
/*! DID_SEL0 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL1_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL1_SHIFT (17U)
/*! DID_SEL1 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL2_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL2_SHIFT (18U)
/*! DID_SEL2 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL3_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL3_SHIFT (19U)
/*! DID_SEL3 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL4_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL4_SHIFT (20U)
/*! DID_SEL4 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL5_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL5_SHIFT (21U)
/*! DID_SEL5 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL6_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL6_SHIFT (22U)
/*! DID_SEL6 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL7_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL7_SHIFT (23U)
/*! DID_SEL7 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL8_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL8_SHIFT (24U)
/*! DID_SEL8 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL8_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL9_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL9_SHIFT (25U)
/*! DID_SEL9 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL9_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL10_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL10_SHIFT (26U)
/*! DID_SEL10 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL10_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL11_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL11_SHIFT (27U)
/*! DID_SEL11 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL11_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL12_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL12_SHIFT (28U)
/*! DID_SEL12 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL12_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL13_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL13_SHIFT (29U)
/*! DID_SEL13 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL13_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL14_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL14_SHIFT (30U)
/*! DID_SEL14 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL14_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL15_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL15_SHIFT (31U)
/*! DID_SEL15 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_INDEX_DID_SEL15_MASK)
/*! @} */

/*! @name MBC2_NSE_BLK_SET - MBC NonSecure Enable Block Set */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_SET_W1SET_MASK (0xFFFFFFFFU)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_SET_W1SET_SHIFT (0U)
/*! W1SET - Write-1 Set */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_SET_W1SET(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_SET_W1SET_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_SET_W1SET_MASK)
/*! @} */

/*! @name MBC2_NSE_BLK_CLR - MBC NonSecure Enable Block Clear */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_W1CLR_MASK (0xFFFFFFFFU)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_W1CLR_SHIFT (0U)
/*! W1CLR - Write-1 Clear */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_W1CLR(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_W1CLR_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_W1CLR_MASK)
/*! @} */

/*! @name MBC2_NSE_BLK_CLR_ALL - MBC NonSecure Enable Block Clear All */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_MEMSEL_MASK (0xF00U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_MEMSEL_SHIFT (8U)
/*! MEMSEL - Memory Select */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_MEMSEL(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_MEMSEL_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_MEMSEL_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL0_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL0_SHIFT (16U)
/*! DID_SEL0 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL1_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL1_SHIFT (17U)
/*! DID_SEL1 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL2_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL2_SHIFT (18U)
/*! DID_SEL2 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL3_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL3_SHIFT (19U)
/*! DID_SEL3 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL4_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL4_SHIFT (20U)
/*! DID_SEL4 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL5_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL5_SHIFT (21U)
/*! DID_SEL5 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL6_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL6_SHIFT (22U)
/*! DID_SEL6 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL7_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL7_SHIFT (23U)
/*! DID_SEL7 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL8_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL8_SHIFT (24U)
/*! DID_SEL8 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL8_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL9_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL9_SHIFT (25U)
/*! DID_SEL9 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL9_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL10_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL10_SHIFT (26U)
/*! DID_SEL10 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL10_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL11_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL11_SHIFT (27U)
/*! DID_SEL11 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL11_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL12_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL12_SHIFT (28U)
/*! DID_SEL12 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL12_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL13_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL13_SHIFT (29U)
/*! DID_SEL13 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL13_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL14_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL14_SHIFT (30U)
/*! DID_SEL14 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL14_MASK)

#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL15_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL15_SHIFT (31U)
/*! DID_SEL15 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_NSE_BLK_CLR_ALL_DID_SEL15_MASK)
/*! @} */

/*! @name MBC2_MEMN_GLBAC - MBC Global Access Control */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUX_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUX_SHIFT (0U)
/*! NUX - NonsecureUser Execute
 *  0b0..Execute access is not allowed in Nonsecure User mode.
 *  0b1..Execute access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUX_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUX_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUW_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUW_SHIFT (1U)
/*! NUW - NonsecureUser Write
 *  0b0..Write access is not allowed in Nonsecure User mode.
 *  0b1..Write access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUW_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUW_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUR_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUR_SHIFT (2U)
/*! NUR - NonsecureUser Read
 *  0b0..Read access is not allowed in Nonsecure User mode.
 *  0b1..Read access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUR_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NUR_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPX_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPX_SHIFT (4U)
/*! NPX - NonsecurePriv Execute
 *  0b0..Execute access is not allowed in Nonsecure Privilege mode.
 *  0b1..Execute access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPX_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPX_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPW_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPW_SHIFT (5U)
/*! NPW - NonsecurePriv Write
 *  0b0..Write access is not allowed in Nonsecure Privilege mode.
 *  0b1..Write access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPW_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPW_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPR_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPR_SHIFT (6U)
/*! NPR - NonsecurePriv Read
 *  0b0..Read access is not allowed in Nonsecure Privilege mode.
 *  0b1..Read access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPR_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_NPR_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUX_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUX_SHIFT (8U)
/*! SUX - SecureUser Execute
 *  0b0..Execute access is not allowed in Secure User mode.
 *  0b1..Execute access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUX_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUX_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUW_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUW_SHIFT (9U)
/*! SUW - SecureUser Write
 *  0b0..Write access is not allowed in Secure User mode.
 *  0b1..Write access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUW_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUW_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUR_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUR_SHIFT (10U)
/*! SUR - SecureUser Read
 *  0b0..Read access is not allowed in Secure User mode.
 *  0b1..Read access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUR_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SUR_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPX_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPX_SHIFT (12U)
/*! SPX - SecurePriv Execute
 *  0b0..Execute access is not allowed in Secure Privilege mode.
 *  0b1..Execute access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPX(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPX_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPX_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPW_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPW_SHIFT (13U)
/*! SPW - SecurePriv Write
 *  0b0..Write access is not allowed in Secure Privilege mode.
 *  0b1..Write access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPW(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPW_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPW_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPR_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPR_SHIFT (14U)
/*! SPR - SecurePriv Read
 *  0b0..Read access is not allowed in Secure Privilege mode.
 *  0b1..Read access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPR(x)   (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPR_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_SPR_MASK)

#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_LK_MASK  (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_LK_SHIFT (31U)
/*! LK - LOCK
 *  0b0..This register is not locked and can be altered.
 *  0b1..This register is locked and cannot be altered.
 */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_LK(x)    (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_LK_SHIFT)) & CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_LK_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC */
#define CAMERA_TRDC_MGR_MBC2_MEMN_GLBAC_COUNT    (8U)

/*! @name MBC2_DOM0_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM0_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM0_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM1_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM1_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM1_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM2_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM2_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM2_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM3_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM3_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM3_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM4_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM4_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM4_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM5_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM5_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM5_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM6_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM6_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM6_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM7_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM7_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM7_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM8_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM8_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM8_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM9_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM9_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM9_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM10_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM10_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM10_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM11_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM11_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM11_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM12_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM12_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM12_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM13_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM13_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM13_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM14_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM14_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM14_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC2_DOM15_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC2_DOM15_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT0_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT1_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT2_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT3_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT4_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT5_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT6_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT7_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT8_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT9_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT10_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT11_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT12_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT13_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT14_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT15_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT16_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT17_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT18_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT19_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT20_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT21_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT22_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT23_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT24_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT25_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT26_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT27_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT28_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT29_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT30_MASK)

#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & CAMERA_TRDC_MGR_MBC2_DOM15_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MRC0_GLBCFG - MRC Global Configuration Register */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_GLBCFG_NRGNS_MASK   (0x1FU)
#define CAMERA_TRDC_MGR_MRC0_GLBCFG_NRGNS_SHIFT  (0U)
/*! NRGNS - Number of regions [1-16] */
#define CAMERA_TRDC_MGR_MRC0_GLBCFG_NRGNS(x)     (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBCFG_NRGNS_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBCFG_NRGNS_MASK)
/*! @} */

/*! @name MRC0_NSE_RGN_INDIRECT - MRC NonSecure Enable Region Indirect */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL_MASK (0xFFFF0000U)
#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL_SHIFT (16U)
/*! DID_SEL - DID Select */
#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL_SHIFT)) & CAMERA_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL_MASK)
/*! @} */

/*! @name MRC0_NSE_RGN_SET - MRC NonSecure Enable Region Set */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET_MASK (0xFFFFU)
#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET_SHIFT (0U)
/*! W1SET - Write-1 Set */
#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET_SHIFT)) & CAMERA_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET_MASK)
/*! @} */

/*! @name MRC0_NSE_RGN_CLR - MRC NonSecure Enable Region Clear */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR_MASK (0xFFFFU)
#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR_SHIFT (0U)
/*! W1CLR - Write-1 Clear */
#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR_SHIFT)) & CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR_MASK)
/*! @} */

/*! @name MRC0_NSE_RGN_CLR_ALL - MRC NonSecure Enable Region Clear All */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL_MASK (0xFFFF0000U)
#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL_SHIFT (16U)
/*! DID_SEL - DID Select */
#define CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL_SHIFT)) & CAMERA_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL_MASK)
/*! @} */

/*! @name MRC0_GLBAC - MRC Global Access Control */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_GLBAC_NUX_MASK      (0x1U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NUX_SHIFT     (0U)
/*! NUX - NonsecureUser Execute
 *  0b0..Execute access is not allowed in Nonsecure User mode.
 *  0b1..Execute access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NUX(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_NUX_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_NUX_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_NUW_MASK      (0x2U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NUW_SHIFT     (1U)
/*! NUW - NonsecureUser Write
 *  0b0..Write access is not allowed in Nonsecure User mode.
 *  0b1..Write access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NUW(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_NUW_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_NUW_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_NUR_MASK      (0x4U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NUR_SHIFT     (2U)
/*! NUR - NonsecureUser Read
 *  0b0..Read access is not allowed in Nonsecure User mode.
 *  0b1..Read access is allowed in Nonsecure User mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NUR(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_NUR_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_NUR_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_NPX_MASK      (0x10U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NPX_SHIFT     (4U)
/*! NPX - NonsecurePriv Execute
 *  0b0..Execute access is not allowed in Nonsecure Privilege mode.
 *  0b1..Execute access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NPX(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_NPX_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_NPX_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_NPW_MASK      (0x20U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NPW_SHIFT     (5U)
/*! NPW - NonsecurePriv Write
 *  0b0..Write access is not allowed in Nonsecure Privilege mode.
 *  0b1..Write access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NPW(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_NPW_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_NPW_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_NPR_MASK      (0x40U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NPR_SHIFT     (6U)
/*! NPR - NonsecurePriv Read
 *  0b0..Read access is not allowed in Nonsecure Privilege mode.
 *  0b1..Read access is allowed in Nonsecure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_NPR(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_NPR_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_NPR_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_SUX_MASK      (0x100U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SUX_SHIFT     (8U)
/*! SUX - SecureUser Execute
 *  0b0..Execute access is not allowed in Secure User mode.
 *  0b1..Execute access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SUX(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_SUX_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_SUX_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_SUW_MASK      (0x200U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SUW_SHIFT     (9U)
/*! SUW - SecureUser Write
 *  0b0..Write access is not allowed in Secure User mode.
 *  0b1..Write access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SUW(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_SUW_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_SUW_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_SUR_MASK      (0x400U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SUR_SHIFT     (10U)
/*! SUR - SecureUser Read
 *  0b0..Read access is not allowed in Secure User mode.
 *  0b1..Read access is allowed in Secure User mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SUR(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_SUR_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_SUR_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_SPX_MASK      (0x1000U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SPX_SHIFT     (12U)
/*! SPX - SecurePriv Execute
 *  0b0..Execute access is not allowed in Secure Privilege mode.
 *  0b1..Execute access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SPX(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_SPX_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_SPX_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_SPW_MASK      (0x2000U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SPW_SHIFT     (13U)
/*! SPW - SecurePriv Write
 *  0b0..Write access is not allowed in Secure Privilege mode.
 *  0b1..Write access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SPW(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_SPW_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_SPW_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_SPR_MASK      (0x4000U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SPR_SHIFT     (14U)
/*! SPR - SecurePriv Read
 *  0b0..Read access is not allowed in Secure Privilege mode.
 *  0b1..Read access is allowed in Secure Privilege mode.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_SPR(x)        (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_SPR_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_SPR_MASK)

#define CAMERA_TRDC_MGR_MRC0_GLBAC_LK_MASK       (0x80000000U)
#define CAMERA_TRDC_MGR_MRC0_GLBAC_LK_SHIFT      (31U)
/*! LK - LOCK
 *  0b0..This register is not locked and can be altered.
 *  0b1..This register is locked (read-only) and cannot be altered.
 */
#define CAMERA_TRDC_MGR_MRC0_GLBAC_LK(x)         (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_GLBAC_LK_SHIFT)) & CAMERA_TRDC_MGR_MRC0_GLBAC_LK_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM0_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM0_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM0_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM1_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM1_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM1_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM2_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM2_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM2_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM3_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM3_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM3_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM4_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM4_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM4_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM5_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM5_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM5_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM6_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM6_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM6_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM7_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM7_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM7_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM8_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM8_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM8_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM9_RGD_W0_COUNT   (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM9_RGD_W1_COUNT   (2U)

/*! @name MRC0_DOM9_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM10_RGD_W0_COUNT  (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM10_RGD_W1_COUNT  (2U)

/*! @name MRC0_DOM10_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM11_RGD_W0_COUNT  (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM11_RGD_W1_COUNT  (2U)

/*! @name MRC0_DOM11_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM12_RGD_W0_COUNT  (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM12_RGD_W1_COUNT  (2U)

/*! @name MRC0_DOM12_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM13_RGD_W0_COUNT  (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM13_RGD_W1_COUNT  (2U)

/*! @name MRC0_DOM13_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM14_RGD_W0_COUNT  (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM14_RGD_W1_COUNT  (2U)

/*! @name MRC0_DOM14_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define CAMERA_TRDC_MGR_W0_MRACSEL_MASK          (0x7U)
#define CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT         (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define CAMERA_TRDC_MGR_W0_MRACSEL(x)            (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_MRACSEL_SHIFT)) & CAMERA_TRDC_MGR_W0_MRACSEL_MASK)

#define CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK        (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT       (14U)
/*! STRT_ADDR - Start Address */
#define CAMERA_TRDC_MGR_W0_STRT_ADDR(x)          (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W0 */
#define CAMERA_TRDC_MGR_MRC0_DOM15_RGD_W0_COUNT  (2U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define CAMERA_TRDC_MGR_W1_VLD_MASK              (0x1U)
#define CAMERA_TRDC_MGR_W1_VLD_SHIFT             (0U)
/*! VLD - Valid */
#define CAMERA_TRDC_MGR_W1_VLD(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_VLD_SHIFT)) & CAMERA_TRDC_MGR_W1_VLD_MASK)

#define CAMERA_TRDC_MGR_W1_NSE_MASK              (0x10U)
#define CAMERA_TRDC_MGR_W1_NSE_SHIFT             (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_W1_NSE(x)                (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_NSE_SHIFT)) & CAMERA_TRDC_MGR_W1_NSE_MASK)

#define CAMERA_TRDC_MGR_W1_END_ADDR_MASK         (0xFFFFC000U)
#define CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT        (14U)
/*! END_ADDR - End Address */
#define CAMERA_TRDC_MGR_W1_END_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_W1_END_ADDR_SHIFT)) & CAMERA_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of CAMERA_TRDC_MGR_W1 */
#define CAMERA_TRDC_MGR_MRC0_DOM15_RGD_W1_COUNT  (2U)

/*! @name MRC0_DOM15_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0_MASK (0x1U)
#define CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0_MASK)

#define CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1_MASK (0x2U)
#define CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1(x) (((uint32_t)(((uint32_t)(x)) << CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1_SHIFT)) & CAMERA_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group CAMERA_TRDC_MGR_Register_Masks */


/*!
 * @}
 */ /* end of group CAMERA_TRDC_MGR_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_CAMERA_TRDC_MGR_H_ */

