$date
	Tue Nov  7 01:40:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C_in $end
$var integer 32 & i [31:0] $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 % C_in $end
$var wire 1 ' C_inter1 $end
$var wire 1 ( C_inter2 $end
$var wire 1 ! S $end
$var wire 1 ) S_inter $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#1
b1 &
#2
1!
1)
b10 &
1#
#3
b11 &
1$
0#
#4
0!
1"
0)
1'
b100 &
1#
#5
0"
1!
0'
b101 &
1%
0$
0#
#6
1"
0!
1(
1)
b110 &
1#
#7
b111 &
1$
0#
#8
1!
0(
0)
1'
b1000 &
1#
#9
