/*

Xilinx Vivado v2021.2 (64-bit) [Major: 2021, Minor: 2]
SW Build: 3367213 on Tue Oct 19 02:47:39 MDT 2021
IP Build: 3369179 on Thu Oct 21 08:25:16 MDT 2021

Process ID (PID): 24387
License: Customer
Mode: GUI Mode

Current time: 	Mon Apr 18 08:58:30 EDT 2022
Time zone: 	Eastern Standard Time (America/New_York)

OS: CentOS Linux release 7.9.2009 (Core)
OS Version: 3.10.0-1160.59.1.el7.x86_64
OS Architecture: amd64
Available processors (cores): 4

Display: 1
Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 1
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12

Java version: 	11.0.11 64-bit
Java home: 	/home/xilinx/Vivado/2021.2/tps/lnx64/jre11.0.11_9
Java executable: 	/home/xilinx/Vivado/2021.2/tps/lnx64/jre11.0.11_9/bin/java
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Djdk.gtk.version=2, -Dsun.java2d.uiScale.enabled=false, -Xverify:none, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/com.sun.awt=ALL-UNNAMED, --add-opens=java.desktop/sun.awt.X11=ALL-UNNAMED, -XX:NewSize=60m, -XX:MaxNewSize=60m, -Xms256m, -Xmx3072m, -Xss5m, -Xrs]
Java initial memory (-Xms): 	256 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	ff
User home directory: /home/ff
User working directory: /home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /home/xilinx/Vivado
HDI_APPROOT: /home/xilinx/Vivado/2021.2
RDI_DATADIR: /home/xilinx/Vivado/2021.2/data
RDI_BINDIR: /home/xilinx/Vivado/2021.2/bin

Vivado preferences file: /home/ff/.Xilinx/Vivado/2021.2/vivado.xml
Vivado preferences directory: /home/ff/.Xilinx/Vivado/2021.2/
Vivado layouts directory: /home/ff/.Xilinx/Vivado/2021.2/data/layouts
PlanAhead jar file: 	/home/xilinx/Vivado/2021.2/lib/classes/planAhead.jar
Vivado log file: 	/home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/vivado.log
Vivado journal file: 	/home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-24387-localhost.localdomain

Xilinx Environment Variables
----------------------------
VIVADO: vivado
XILINX: /home/xilinx/Vivado/2021.2/ids_lite/ISE
XILINX_DSP: /home/xilinx/Vivado/2021.2/ids_lite/ISE
XILINX_HLS: /home/xilinx/Vitis_HLS/2021.2
XILINX_PLANAHEAD: /home/xilinx/Vivado/2021.2
XILINX_SDK: /home/xilinx/Vitis/2021.2
XILINX_VITIS: /home/xilinx/Vitis/2021.2
XILINX_VIVADO: /home/xilinx/Vivado/2021.2
XILINX_VIVADO_HLS: /home/xilinx/Vivado/2021.2


GUI allocated memory:	256 MB
GUI max memory:		3,072 MB
Engine allocated memory: 6,025 MB

Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// [GUI Memory]: 64 MB (+64172kb) [00:00:11]
// [Engine Memory]: 5,925 MB (+6061607kb) [00:00:11]
// [GUI Memory]: 92 MB (+26001kb) [00:00:12]
// [GUI Memory]: 99 MB (+2821kb) [00:00:12]
// Tcl Message: source /home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/project.tcl 
// Tcl Message: # set TEMPLATE_DIR /home/ff/git/FPGA/hardware/project/template # set HARDWARE_DIR /home/ff/git/FPGA/hardware # set SCRIPT_DIR /home/ff/git/FPGA/hardware/script # set BOARDS_DIR /home/ff/git/FPGA/hardware/board # set COMMON_DIR /home/ff/git/FPGA/hardware/shell/common # set INTERFACE_DIR /home/ff/git/FPGA/hardware/shell/interface # create_project -part xc7z020clg484-1 zynq_test_0 /home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0 
// Tcl Message: # source /home/ff/git/FPGA/hardware/script/add_files.tcl ## add_files                           \ ##     $COMMON_DIR/fifo_sync.sv        \ ##     $COMMON_DIR/ram_single.sv       \ ##     $COMMON_DIR/ram_tdual.sv        \ ##     $INTERFACE_DIR/axi_if.sv         ## add_files                           \ ##     $INTERFACE_DIR/interconnect.vh  # source /home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/script/add_ip.tcl ## create_ip -name axi_dma -vendor xilinx.com -library ip -version 7.1 -module_name axi_dma_0 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/Vivado/2021.2/data/ip'. 
// Tcl Message: start_gui  
// [GUI Memory]: 121 MB (+18102kb) [00:00:16]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 6,035 MB. GUI used memory: 62 MB. Current time: 4/18/22, 8:58:31 AM EDT
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 2); // D
// PAPropertyPanels.initPanels (axi_dma.sv) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, axi_dma.sv]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, axi_dma.sv]", 3, false, false, false, false, false, true); // D - Double Click
// WARNING: HEventQueue.dispatchEvent() is taking  1693 ms.
selectCodeEditor("axi_dma.sv", 311, 36); // be
selectCodeEditor("axi_dma.sv", 16, 11); // be
selectCodeEditor("axi_dma.sv", 16, 11); // be
selectCodeEditor("axi_dma.sv", 24, 25); // be
selectCodeEditor("axi_dma.sv", 90, 47); // be
typeControlKey(null, null, 'z');
selectCodeEditor("axi_dma.sv", 13, 11); // be
typeControlKey(null, null, 'z');
selectCodeEditor("axi_dma.sv", 314, 227); // be
selectCodeEditor("axi_dma.sv", 462, 243); // be
selectCodeEditor("axi_dma.sv", 350, 280); // be
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axi_dma_0 (axi_dma_0.xci)]", 7, false); // D
selectCodeEditor("axi_dma.sv", 174, 223); // be
selectCodeEditor("axi_dma.sv", 57, 223); // be
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, axi_dma.sv]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, axi_dma.sv]", 3, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("axi_dma.sv", 381, 386); // be
selectCodeEditor("axi_dma.sv", 367, 382); // be
selectCodeEditor("axi_dma.sv", 374, 384); // be
selectCodeEditor("axi_dma.sv", 171, 65); // be
selectCodeEditor("axi_dma.sv", 276, 383); // be
selectCodeEditor("axi_dma.sv", 246, 409); // be
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 6,116 MB. GUI used memory: 66 MB. Current time: 4/18/22, 9:00:06 AM EDT
selectCodeEditor("axi_dma.sv", 158, 224); // be
selectCodeEditor("axi_dma.sv", 235, 237); // be
selectCodeEditor("axi_dma.sv", 107, 93); // be
selectCodeEditor("axi_dma.sv", 171, 100); // be
selectCodeEditor("axi_dma.sv", 198, 105); // be
selectCodeEditor("axi_dma.sv", 198, 105); // be
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axi_dma_0 (axi_dma_0.xci)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, axi_dma.sv]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, axi_dma.sv]", 3, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, axi_dma.sv]", 3, false, false, false, false, true, false); // D - Popup Trigger
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aL
selectTab((HResource) null, (HResource) null, "Messages", 1); // aL
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // D
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sim_1, [HDL 9-849] Syntax error : file ended before end of clause. [/home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/src/axi_dma.sv:1]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/src/axi_dma.sv;-;;-;16;-;line;-;1;-;;-;16;-;"); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sim_1, [HDL 9-849] Syntax error : file ended before end of clause. [/home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/src/axi_dma.sv:1]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/src/axi_dma.sv;-;;-;16;-;line;-;1;-;;-;16;-;"); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sources_1, [HDL 9-849] Syntax error : file ended before end of clause. [/home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/src/axi_dma.sv:1]. ]", 5, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/ff/git/FPGA/hardware/project/template/zynq_test/zynq_test_0/src/axi_dma.sv;-;;-;16;-;line;-;1;-;;-;16;-;"); // ah
selectCodeEditor("axi_dma.sv", 40, 399); // be
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 19 seconds
selectCodeEditor("axi_dma.sv", 19, 346); // be
// Elapsed time: 91 seconds
selectCodeEditor("axi_dma.sv", 187, 391); // be
selectCodeEditor("axi_dma.sv", 149, 385); // be
selectCodeEditor("axi_dma.sv", 383, 372); // be
selectCodeEditor("axi_dma.sv", 390, 378); // be
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 6,142 MB. GUI used memory: 66 MB. Current time: 4/18/22, 9:02:36 AM EDT
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axi_dma (axi_dma.sv)]", 6); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axi_dma (axi_dma.sv)]", 6); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, role.sv]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, role.sv]", 3, false, false, false, false, false, true); // D - Double Click
// WARNING: HEventQueue.dispatchEvent() is taking  1585 ms.
dismissDialog("Opening Editor"); // bA
selectCodeEditor("role.sv", 182, 222); // be
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files]", 4); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 1); // D
selectCodeEditor("role.sv", 138, 288); // be
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectCodeEditor("role.sv", 74, 222); // be
selectButton(PAResourceAtoD.AbstractFileView_RELOAD, "Reload"); // g
selectCodeEditor("role.sv", 227, 282); // be
// HMemoryUtils.trashcanNow. Engine heap size: 6,171 MB. GUI used memory: 67 MB. Current time: 4/18/22, 9:03:11 AM EDT
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 4); // D
selectCodeEditor("role.sv", 269, 360); // be
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, role.sv]", 5, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // ao
selectCodeEditor("role.sv", 150, 310); // be
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("role.sv", 261, 256); // be
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 6,219 MB. GUI used memory: 67 MB. Current time: 4/18/22, 9:03:31 AM EDT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 1); // D
// [Engine Memory]: 6,227 MB (+5260kb) [00:05:22]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, shell_top (shell_top.sv)]", 2); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, shell_top (shell_top.sv)]", 2); // D
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 6,251 MB. GUI used memory: 67 MB. Current time: 4/18/22, 9:03:46 AM EDT
