// Seed: 423329938
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output wor id_2
);
  wire id_4;
  assign id_0 = id_1;
  wire [1 : -1] id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output logic id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wand id_8,
    input wor id_9,
    input tri1 id_10
);
  initial id_4 <= -1;
  nor primCall (id_2, id_5, id_10, id_8, id_6, id_9, id_3);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_2
  );
endmodule
