<profile>

<section name = "Vitis HLS Report for 'tiled_conv_Pipeline_BIAS'" level="0">
<item name = "Date">Wed Mar 29 20:18:06 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- BIAS">5, 5, 3, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 93, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln91_fu_199_p2">+, 0, 0, 11, 3, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln91_fu_193_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_f">9, 2, 3, 6</column>
<column name="conv_bias_buf_V_1_fu_80">9, 2, 16, 32</column>
<column name="conv_bias_buf_V_2_fu_84">9, 2, 16, 32</column>
<column name="conv_bias_buf_V_3_fu_88">9, 2, 16, 32</column>
<column name="conv_bias_buf_V_fu_76">9, 2, 16, 32</column>
<column name="f_1_fu_72">9, 2, 3, 6</column>
<column name="wt_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="conv_bias_buf_V_1_fu_80">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_2_fu_84">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_3_fu_88">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_8_reg_294">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_fu_76">16, 0, 16, 0</column>
<column name="f_1_fu_72">3, 0, 3, 0</column>
<column name="icmp_ln91_reg_286">1, 0, 1, 0</column>
<column name="trunc_ln93_reg_290">2, 0, 2, 0</column>
<column name="trunc_ln93_reg_290_pp0_iter1_reg">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_BIAS, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_BIAS, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_BIAS, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_BIAS, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_BIAS, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_BIAS, return value</column>
<column name="m_axi_wt_AWVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLEN">out, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WDATA">out, 16, m_axi, wt, pointer</column>
<column name="m_axi_wt_WSTRB">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_WLAST">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLEN">out, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RDATA">in, 16, m_axi, wt, pointer</column>
<column name="m_axi_wt_RLAST">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RFIFONUM">in, 10, m_axi, wt, pointer</column>
<column name="m_axi_wt_RUSER">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BUSER">in, 1, m_axi, wt, pointer</column>
<column name="conv_bias_buf_V_7">in, 16, ap_none, conv_bias_buf_V_7, scalar</column>
<column name="conv_bias_buf_V_6">in, 16, ap_none, conv_bias_buf_V_6, scalar</column>
<column name="conv_bias_buf_V_5">in, 16, ap_none, conv_bias_buf_V_5, scalar</column>
<column name="conv_bias_buf_V_4">in, 16, ap_none, conv_bias_buf_V_4, scalar</column>
<column name="sext_ln91">in, 63, ap_none, sext_ln91, scalar</column>
<column name="conv_bias_buf_V_11_out">out, 16, ap_vld, conv_bias_buf_V_11_out, pointer</column>
<column name="conv_bias_buf_V_11_out_ap_vld">out, 1, ap_vld, conv_bias_buf_V_11_out, pointer</column>
<column name="conv_bias_buf_V_10_out">out, 16, ap_vld, conv_bias_buf_V_10_out, pointer</column>
<column name="conv_bias_buf_V_10_out_ap_vld">out, 1, ap_vld, conv_bias_buf_V_10_out, pointer</column>
<column name="conv_bias_buf_V_9_out">out, 16, ap_vld, conv_bias_buf_V_9_out, pointer</column>
<column name="conv_bias_buf_V_9_out_ap_vld">out, 1, ap_vld, conv_bias_buf_V_9_out, pointer</column>
<column name="conv_bias_buf_V_8_out">out, 16, ap_vld, conv_bias_buf_V_8_out, pointer</column>
<column name="conv_bias_buf_V_8_out_ap_vld">out, 1, ap_vld, conv_bias_buf_V_8_out, pointer</column>
</table>
</item>
</section>
</profile>
