%% Active-HDL Module Description File
function comp = dataMemoryTestBench

comp.settings.language = 'VERILOG';
comp.settings.lib = 'Our_arc';
comp.settings.entity = 'dataMemoryTestBench';
comp.settings.arch = 'dataMemoryTestBench';
comp.settings.ahdl_path = 'C:\Aldec\Active-HDL-Student-Edition\';
comp.settings.dsn_path = 'c:\My_Designs\Our_arc\Our_arc';
comp.settings.dsn_file = 'Our_arc.adf';
comp.settings.wsp_path = 'c:\My_Designs\Our_arc';
comp.settings.wsp_file = 'Our_arc.aws';


comp.src(1).file = 'c:\My_Designs\Our_arc\Our_arc\src\Our_arc.v';


