// Seed: 2485380772
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  tri   id_3
);
  tri  id_5 = 1;
  tri0 id_6;
  assign id_0 = id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    output wire id_8,
    input wire id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    input wor id_13
);
  tri0 id_15;
  supply1 id_16;
  wire id_17 = id_1;
  wor id_18 = 1;
  module_0(
      id_4, id_17, id_6, id_2
  ); id_19(
      id_15, 1, id_16
  );
  assign id_15 = 1;
  id_20(
      .id_0(1), .id_1(1)
  );
endmodule
