#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 21 15:16:34 2021
# Process ID: 83064
# Current directory: C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_Base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent103784 C:\Xilinx\projects\CR_AES128_Proj\MB_DMA_Base\MB_DMA_Base.xpr
# Log file: C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_Base/vivado.log
# Journal file: C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_Base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_Base/MB_DMA_Base.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_Base/MB_DMA_Base.srcs/sources_1/bd/mb_design/mb_design.bd}
ipx::edit_ip_in_project -upgrade true -name AESEncrypter128Cop_v1_0_project -directory C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_Base/MB_DMA_Base.tmp/AESEncrypter128Cop_v1_0_project c:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0/component.xml
update_compile_order -fileset sources_1
ipx::add_file ../../../ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
update_files -from_files C:/Xilinx/projects/ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd -to_files c:/Xilinx/projects/ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd -filesets [get_filesets *]
export_ip_user_files -of_objects  [get_files c:/Xilinx/projects/ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 c:/Xilinx/projects/ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0/src C:/Xilinx/projects/ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd
ipx::merge_project_changes files [ipx::current_core]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0/src C:/Xilinx/projects/ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd
ipx::add_file C:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files src/AES128_TopLevelTb.vhd -of_objects [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/AES128_TopLevelTb.vhd -of_objects [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file_group -type testbench {} [ipx::current_core]
ipx::add_file src/AES128_TopLevelTb.vhd [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0/src C:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd
add_files -fileset sim_1 -norecurse -copy_to c:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0/src C:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0/src/AES128_TopLevelTb.vhd -force
ipx::remove_file src/AES128_TopLevelTb.vhd [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::add_file src/AES128_TopLevelTb.vhd [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 138 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0
update_ip_catalog -rebuild -repo_path c:/Xilinx/projects/MB_basePlatform_old/ip_repo/AESEncrypter128Cop_1.0
update_ip_catalog -rebuild -repo_path c:/Xilinx/projects/CR_AES128_Proj/ip_repo/AESEncrypter128Cop_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AESEncrypter128Cop:1.0 [get_ips  mb_design_AESEncrypter128Cop_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_AESEncrypter128Cop_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.srcs/sources_1/bd/mb_design/mb_design.bd]
export_ip_user_files -of_objects [get_files C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.ip_user_files -ipstatic_source_dir C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.cache/compile_simlib/modelsim} {questa=C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.cache/compile_simlib/questa} {riviera=C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Xilinx/projects/MB_basePlatform_old/MB_DMA_Base/MB_DMA_Base.srcs/sources_1/bd/mb_design/mb_design.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16 -quiet
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Xilinx/projects/mb_design_wrapper.xsa
