{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755588964910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755588964911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 19 17:36:04 2025 " "Processing started: Tue Aug 19 17:36:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755588964911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588964911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588964911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755588965230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755588965231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFF_OUTPUT_DIFF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BUFF_OUTPUT_DIFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFF_OUTPUT_DIFF-arch " "Found design unit 1: BUFF_OUTPUT_DIFF-arch" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974662 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFF_OUTPUT_DIFF " "Found entity 1: BUFF_OUTPUT_DIFF" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "debug_cpu/serv_top.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_synth_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_synth_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_synth_wrapper " "Found entity 1: serv_synth_wrapper" {  } { { "debug_cpu/serv_synth_wrapper.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_synth_wrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "debug_cpu/serv_state.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "debug_cpu/serv_rf_top.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_rf_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "debug_cpu/serv_rf_ram_if.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_rf_ram_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "debug_cpu/serv_rf_ram.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_rf_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "debug_cpu/serv_rf_if.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_rf_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "debug_cpu/serv_mem_if.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_mem_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "debug_cpu/serv_immdec.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_immdec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "debug_cpu/serv_decode.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_decode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "debug_cpu/serv_ctrl.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "debug_cpu/serv_csr.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_csr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "debug_cpu/serv_compdec.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "debug_cpu/serv_bufreg2.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_bufreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "debug_cpu/serv_bufreg.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_bufreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "debug_cpu/serv_alu.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "debug_cpu/serv_aligner.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/serv_aligner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cpu/omdazz_c4_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_cpu/omdazz_c4_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 omdazz_c4_platform " "Found entity 1: omdazz_c4_platform" {  } { { "debug_cpu/omdazz_c4_platform.v" "" { Text "/home/mac/Code/FPGACode/debug_cpu/omdazz_c4_platform.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll20-SYN " "Found design unit 1: pll20-SYN" {  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974697 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL20 " "Found entity 1: PLL20" {  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10Base_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 10Base_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEN_BASE_TX-arch " "Found design unit 1: TEN_BASE_TX-arch" {  } { { "10Base_TX.vhd" "" { Text "/home/mac/Code/FPGACode/10Base_TX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974697 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEN_BASE_TX " "Found entity 1: TEN_BASE_TX" {  } { { "10Base_TX.vhd" "" { Text "/home/mac/Code/FPGACode/10Base_TX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGACode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FPGACode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGACode " "Found entity 1: FPGACode" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFF_INPUT_DIFF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BUFF_INPUT_DIFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFF_INPUT_DIFF-CONCURRENT " "Found design unit 1: BUFF_INPUT_DIFF-CONCURRENT" {  } { { "BUFF_INPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_INPUT_DIFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974699 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFF_INPUT_DIFF " "Found entity 1: BUFF_INPUT_DIFF" {  } { { "BUFF_INPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_INPUT_DIFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO_ETH_PACKET.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIFO_ETH_PACKET.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_eth_packet-SYN " "Found design unit 1: fifo_eth_packet-SYN" {  } { { "FIFO_ETH_PACKET.vhd" "" { Text "/home/mac/Code/FPGACode/FIFO_ETH_PACKET.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974700 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ETH_PACKET " "Found entity 1: FIFO_ETH_PACKET" {  } { { "FIFO_ETH_PACKET.vhd" "" { Text "/home/mac/Code/FPGACode/FIFO_ETH_PACKET.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGACode " "Elaborating entity \"FPGACode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755588974810 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RESET " "Pin \"RESET\" not connected" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 480 120 288 496 "RESET" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1755588974812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20 PLL20:inst " "Elaborating entity \"PLL20\" for hierarchy \"PLL20:inst\"" {  } { { "FPGACode.bdf" "inst" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 120 192 344 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755588974832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL20:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\"" {  } { { "PLL20.vhd" "altpll_component" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755588974889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL20:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL20:inst\|altpll:altpll_component\"" {  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755588974911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL20:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL20:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL20 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755588974912 ""}  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755588974912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL20_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL20_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL20_altpll " "Found entity 1: PLL20_altpll" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755588974996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588974996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20_altpll PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated " "Elaborating entity \"PLL20_altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/mac/Software/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755588974997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_OUTPUT_DIFF BUFF_OUTPUT_DIFF:inst3 " "Elaborating entity \"BUFF_OUTPUT_DIFF\" for hierarchy \"BUFF_OUTPUT_DIFF:inst3\"" {  } { { "FPGACode.bdf" "inst3" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 224 656 792 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755588975008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_INPUT_DIFF BUFF_INPUT_DIFF:inst4 " "Elaborating entity \"BUFF_INPUT_DIFF\" for hierarchy \"BUFF_INPUT_DIFF:inst4\"" {  } { { "FPGACode.bdf" "inst4" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 232 216 336 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755588975011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755588975884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755588975884 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH0_RX_P " "No output dependent on input pin \"ETH0_RX_P\"" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 256 32 200 272 "ETH0_RX_P" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755588975920 "|FPGACode|ETH0_RX_P"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH0_RX_N " "No output dependent on input pin \"ETH0_RX_N\"" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 272 32 200 288 "ETH0_RX_N" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755588975920 "|FPGACode|ETH0_RX_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 480 120 288 496 "RESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755588975920 "|FPGACode|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1755588975920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755588975921 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755588975921 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1755588975921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755588975921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755588975936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 19 17:36:15 2025 " "Processing ended: Tue Aug 19 17:36:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755588975936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755588975936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755588975936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755588975936 ""}
