// Seed: 1608122996
module module_0 (
    output reg id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6,
    output wire id_7
);
  reg id_8;
  initial begin
    #1;
    id_5 = 1;
    id_8 <= id_1 - 1;
    id_0 <= id_3;
  end
  logic id_9;
  assign id_5 = 1;
  assign id_7[1] = 1;
  assign id_4 = (id_3 - 1);
  logic id_10;
  logic id_11 = 1;
  reg id_12 = (id_3), id_13 = id_1;
  assign id_7[1] = 1;
  logic id_14 = 1;
  logic id_15;
  assign id_0 = 1;
endmodule
