ARM GAS  /tmp/ccBeJYZH.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32g4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32g4xx_hal_msp.c"
   1:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_msp.c **** /**
   3:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_msp.c ****   * @file         stm32g4xx_hal_msp.c
   5:Core/Src/stm32g4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g4xx_hal_msp.c ****   *
  10:Core/Src/stm32g4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32g4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32g4xx_hal_msp.c ****   *
  13:Core/Src/stm32g4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32g4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32g4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32g4xx_hal_msp.c ****   *
  17:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32g4xx_hal_msp.c ****   */
  19:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32g4xx_hal_msp.c **** 
  21:Core/Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32g4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32g4xx_hal_msp.c **** 
  24:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32g4xx_hal_msp.c **** 
  26:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32g4xx_hal_msp.c **** 
  28:Core/Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /tmp/ccBeJYZH.s 			page 2


  31:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32g4xx_hal_msp.c **** 
  33:Core/Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32g4xx_hal_msp.c **** 
  36:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32g4xx_hal_msp.c **** 
  38:Core/Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32g4xx_hal_msp.c **** 
  41:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32g4xx_hal_msp.c **** 
  43:Core/Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32g4xx_hal_msp.c **** 
  46:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32g4xx_hal_msp.c **** 
  48:Core/Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32g4xx_hal_msp.c **** 
  51:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32g4xx_hal_msp.c **** 
  53:Core/Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32g4xx_hal_msp.c **** 
  56:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32g4xx_hal_msp.c **** 
  58:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32g4xx_hal_msp.c **** 
  60:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32g4xx_hal_msp.c **** /**
  62:Core/Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32g4xx_hal_msp.c ****   */
  64:Core/Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32g4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32g4xx_hal_msp.c **** 
  68:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32g4xx_hal_msp.c **** 
  70:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /tmp/ccBeJYZH.s 			page 3


  46 000c 1A6E     		ldr	r2, [r3, #96]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 71 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32g4xx_hal_msp.c **** 
  73:Core/Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32g4xx_hal_msp.c **** 
  75:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32g4xx_hal_msp.c **** 
  77:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32g4xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_FDCAN_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_FDCAN_MspInit:
  89              	.LVL0:
  90              	.LFB133:
  79:Core/Src/stm32g4xx_hal_msp.c **** 
  80:Core/Src/stm32g4xx_hal_msp.c **** /**
  81:Core/Src/stm32g4xx_hal_msp.c **** * @brief FDCAN MSP Initialization
  82:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32g4xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
  84:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccBeJYZH.s 			page 4


  85:Core/Src/stm32g4xx_hal_msp.c **** */
  86:Core/Src/stm32g4xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
  87:Core/Src/stm32g4xx_hal_msp.c **** {
  91              		.loc 1 87 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 96
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 87 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 98B0     		sub	sp, sp, #96
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 104
 104 0004 0446     		mov	r4, r0
  88:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 88 3 is_stmt 1 view .LVU16
 106              		.loc 1 88 20 is_stmt 0 view .LVU17
 107 0006 0021     		movs	r1, #0
 108 0008 1391     		str	r1, [sp, #76]
 109 000a 1491     		str	r1, [sp, #80]
 110 000c 1591     		str	r1, [sp, #84]
 111 000e 1691     		str	r1, [sp, #88]
 112 0010 1791     		str	r1, [sp, #92]
  89:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 113              		.loc 1 89 3 is_stmt 1 view .LVU18
 114              		.loc 1 89 28 is_stmt 0 view .LVU19
 115 0012 4422     		movs	r2, #68
 116 0014 02A8     		add	r0, sp, #8
 117              	.LVL1:
 118              		.loc 1 89 28 view .LVU20
 119 0016 FFF7FEFF 		bl	memset
 120              	.LVL2:
  90:Core/Src/stm32g4xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 121              		.loc 1 90 3 is_stmt 1 view .LVU21
 122              		.loc 1 90 12 is_stmt 0 view .LVU22
 123 001a 2268     		ldr	r2, [r4]
 124              		.loc 1 90 5 view .LVU23
 125 001c 1A4B     		ldr	r3, .L11
 126 001e 9A42     		cmp	r2, r3
 127 0020 01D0     		beq	.L9
 128              	.L5:
  91:Core/Src/stm32g4xx_hal_msp.c ****   {
  92:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
  93:Core/Src/stm32g4xx_hal_msp.c **** 
  94:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 0 */
  95:Core/Src/stm32g4xx_hal_msp.c **** 
  96:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
  97:Core/Src/stm32g4xx_hal_msp.c ****   */
  98:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
  99:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 100:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 101:Core/Src/stm32g4xx_hal_msp.c ****     {
 102:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 103:Core/Src/stm32g4xx_hal_msp.c ****     }
ARM GAS  /tmp/ccBeJYZH.s 			page 5


 104:Core/Src/stm32g4xx_hal_msp.c **** 
 105:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_ENABLE();
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 108:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 109:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 110:Core/Src/stm32g4xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 111:Core/Src/stm32g4xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 112:Core/Src/stm32g4xx_hal_msp.c ****     */
 113:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 114:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 117:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 118:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 119:Core/Src/stm32g4xx_hal_msp.c **** 
 120:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 121:Core/Src/stm32g4xx_hal_msp.c **** 
 122:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 123:Core/Src/stm32g4xx_hal_msp.c ****   }
 124:Core/Src/stm32g4xx_hal_msp.c **** 
 125:Core/Src/stm32g4xx_hal_msp.c **** }
 129              		.loc 1 125 1 view .LVU24
 130 0022 18B0     		add	sp, sp, #96
 131              	.LCFI4:
 132              		.cfi_remember_state
 133              		.cfi_def_cfa_offset 8
 134              		@ sp needed
 135 0024 10BD     		pop	{r4, pc}
 136              	.LVL3:
 137              	.L9:
 138              	.LCFI5:
 139              		.cfi_restore_state
  98:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 140              		.loc 1 98 5 is_stmt 1 view .LVU25
  98:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 141              		.loc 1 98 40 is_stmt 0 view .LVU26
 142 0026 4FF48053 		mov	r3, #4096
 143 002a 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 144              		.loc 1 99 5 is_stmt 1 view .LVU27
  99:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 145              		.loc 1 99 39 is_stmt 0 view .LVU28
 146 002c 4FF08073 		mov	r3, #16777216
 147 0030 0E93     		str	r3, [sp, #56]
 100:Core/Src/stm32g4xx_hal_msp.c ****     {
 148              		.loc 1 100 5 is_stmt 1 view .LVU29
 100:Core/Src/stm32g4xx_hal_msp.c ****     {
 149              		.loc 1 100 9 is_stmt 0 view .LVU30
 150 0032 02A8     		add	r0, sp, #8
 151 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 152              	.LVL4:
 100:Core/Src/stm32g4xx_hal_msp.c ****     {
 153              		.loc 1 100 8 view .LVU31
 154 0038 10BB     		cbnz	r0, .L10
 155              	.L7:
 106:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /tmp/ccBeJYZH.s 			page 6


 156              		.loc 1 106 5 is_stmt 1 view .LVU32
 157              	.LBB4:
 106:Core/Src/stm32g4xx_hal_msp.c **** 
 158              		.loc 1 106 5 view .LVU33
 106:Core/Src/stm32g4xx_hal_msp.c **** 
 159              		.loc 1 106 5 view .LVU34
 160 003a 144B     		ldr	r3, .L11+4
 161 003c 9A6D     		ldr	r2, [r3, #88]
 162 003e 42F00072 		orr	r2, r2, #33554432
 163 0042 9A65     		str	r2, [r3, #88]
 106:Core/Src/stm32g4xx_hal_msp.c **** 
 164              		.loc 1 106 5 view .LVU35
 165 0044 9A6D     		ldr	r2, [r3, #88]
 166 0046 02F00072 		and	r2, r2, #33554432
 167 004a 0092     		str	r2, [sp]
 106:Core/Src/stm32g4xx_hal_msp.c **** 
 168              		.loc 1 106 5 view .LVU36
 169 004c 009A     		ldr	r2, [sp]
 170              	.LBE4:
 106:Core/Src/stm32g4xx_hal_msp.c **** 
 171              		.loc 1 106 5 view .LVU37
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 172              		.loc 1 108 5 view .LVU38
 173              	.LBB5:
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 174              		.loc 1 108 5 view .LVU39
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 175              		.loc 1 108 5 view .LVU40
 176 004e DA6C     		ldr	r2, [r3, #76]
 177 0050 42F00102 		orr	r2, r2, #1
 178 0054 DA64     		str	r2, [r3, #76]
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 179              		.loc 1 108 5 view .LVU41
 180 0056 DB6C     		ldr	r3, [r3, #76]
 181 0058 03F00103 		and	r3, r3, #1
 182 005c 0193     		str	r3, [sp, #4]
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 183              		.loc 1 108 5 view .LVU42
 184 005e 019B     		ldr	r3, [sp, #4]
 185              	.LBE5:
 108:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 186              		.loc 1 108 5 view .LVU43
 113:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187              		.loc 1 113 5 view .LVU44
 113:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 113 25 is_stmt 0 view .LVU45
 189 0060 4FF4C053 		mov	r3, #6144
 190 0064 1393     		str	r3, [sp, #76]
 114:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 114 5 is_stmt 1 view .LVU46
 114:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 114 26 is_stmt 0 view .LVU47
 193 0066 0223     		movs	r3, #2
 194 0068 1493     		str	r3, [sp, #80]
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 195              		.loc 1 115 5 is_stmt 1 view .LVU48
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccBeJYZH.s 			page 7


 196              		.loc 1 115 26 is_stmt 0 view .LVU49
 197 006a 0023     		movs	r3, #0
 198 006c 1593     		str	r3, [sp, #84]
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 199              		.loc 1 116 5 is_stmt 1 view .LVU50
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 200              		.loc 1 116 27 is_stmt 0 view .LVU51
 201 006e 1693     		str	r3, [sp, #88]
 117:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 202              		.loc 1 117 5 is_stmt 1 view .LVU52
 117:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 203              		.loc 1 117 31 is_stmt 0 view .LVU53
 204 0070 0923     		movs	r3, #9
 205 0072 1793     		str	r3, [sp, #92]
 118:Core/Src/stm32g4xx_hal_msp.c **** 
 206              		.loc 1 118 5 is_stmt 1 view .LVU54
 207 0074 13A9     		add	r1, sp, #76
 208 0076 4FF09040 		mov	r0, #1207959552
 209 007a FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL5:
 211              		.loc 1 125 1 is_stmt 0 view .LVU55
 212 007e D0E7     		b	.L5
 213              	.L10:
 102:Core/Src/stm32g4xx_hal_msp.c ****     }
 214              		.loc 1 102 7 is_stmt 1 view .LVU56
 215 0080 FFF7FEFF 		bl	Error_Handler
 216              	.LVL6:
 217 0084 D9E7     		b	.L7
 218              	.L12:
 219 0086 00BF     		.align	2
 220              	.L11:
 221 0088 00640040 		.word	1073767424
 222 008c 00100240 		.word	1073876992
 223              		.cfi_endproc
 224              	.LFE133:
 226              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 227              		.align	1
 228              		.global	HAL_FDCAN_MspDeInit
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 233              	HAL_FDCAN_MspDeInit:
 234              	.LVL7:
 235              	.LFB134:
 126:Core/Src/stm32g4xx_hal_msp.c **** 
 127:Core/Src/stm32g4xx_hal_msp.c **** /**
 128:Core/Src/stm32g4xx_hal_msp.c **** * @brief FDCAN MSP De-Initialization
 129:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 130:Core/Src/stm32g4xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 131:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 132:Core/Src/stm32g4xx_hal_msp.c **** */
 133:Core/Src/stm32g4xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 134:Core/Src/stm32g4xx_hal_msp.c **** {
 236              		.loc 1 134 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccBeJYZH.s 			page 8


 240              		.loc 1 134 1 is_stmt 0 view .LVU58
 241 0000 08B5     		push	{r3, lr}
 242              	.LCFI6:
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 3, -8
 245              		.cfi_offset 14, -4
 135:Core/Src/stm32g4xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 246              		.loc 1 135 3 is_stmt 1 view .LVU59
 247              		.loc 1 135 12 is_stmt 0 view .LVU60
 248 0002 0268     		ldr	r2, [r0]
 249              		.loc 1 135 5 view .LVU61
 250 0004 074B     		ldr	r3, .L17
 251 0006 9A42     		cmp	r2, r3
 252 0008 00D0     		beq	.L16
 253              	.LVL8:
 254              	.L13:
 136:Core/Src/stm32g4xx_hal_msp.c ****   {
 137:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 138:Core/Src/stm32g4xx_hal_msp.c **** 
 139:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 140:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 141:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_DISABLE();
 142:Core/Src/stm32g4xx_hal_msp.c **** 
 143:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 144:Core/Src/stm32g4xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 145:Core/Src/stm32g4xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 146:Core/Src/stm32g4xx_hal_msp.c ****     */
 147:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 148:Core/Src/stm32g4xx_hal_msp.c **** 
 149:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 150:Core/Src/stm32g4xx_hal_msp.c **** 
 151:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 152:Core/Src/stm32g4xx_hal_msp.c ****   }
 153:Core/Src/stm32g4xx_hal_msp.c **** 
 154:Core/Src/stm32g4xx_hal_msp.c **** }
 255              		.loc 1 154 1 view .LVU62
 256 000a 08BD     		pop	{r3, pc}
 257              	.LVL9:
 258              	.L16:
 141:Core/Src/stm32g4xx_hal_msp.c **** 
 259              		.loc 1 141 5 is_stmt 1 view .LVU63
 260 000c 064A     		ldr	r2, .L17+4
 261 000e 936D     		ldr	r3, [r2, #88]
 262 0010 23F00073 		bic	r3, r3, #33554432
 263 0014 9365     		str	r3, [r2, #88]
 147:Core/Src/stm32g4xx_hal_msp.c **** 
 264              		.loc 1 147 5 view .LVU64
 265 0016 4FF4C051 		mov	r1, #6144
 266 001a 4FF09040 		mov	r0, #1207959552
 267              	.LVL10:
 147:Core/Src/stm32g4xx_hal_msp.c **** 
 268              		.loc 1 147 5 is_stmt 0 view .LVU65
 269 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 270              	.LVL11:
 271              		.loc 1 154 1 view .LVU66
 272 0022 F2E7     		b	.L13
 273              	.L18:
ARM GAS  /tmp/ccBeJYZH.s 			page 9


 274              		.align	2
 275              	.L17:
 276 0024 00640040 		.word	1073767424
 277 0028 00100240 		.word	1073876992
 278              		.cfi_endproc
 279              	.LFE134:
 281              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 282              		.align	1
 283              		.global	HAL_TIM_Base_MspInit
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 288              	HAL_TIM_Base_MspInit:
 289              	.LVL12:
 290              	.LFB135:
 155:Core/Src/stm32g4xx_hal_msp.c **** 
 156:Core/Src/stm32g4xx_hal_msp.c **** /**
 157:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 158:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 160:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32g4xx_hal_msp.c **** */
 162:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 163:Core/Src/stm32g4xx_hal_msp.c **** {
 291              		.loc 1 163 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 8
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		.loc 1 163 1 is_stmt 0 view .LVU68
 296 0000 00B5     		push	{lr}
 297              	.LCFI7:
 298              		.cfi_def_cfa_offset 4
 299              		.cfi_offset 14, -4
 300 0002 83B0     		sub	sp, sp, #12
 301              	.LCFI8:
 302              		.cfi_def_cfa_offset 16
 164:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 303              		.loc 1 164 3 is_stmt 1 view .LVU69
 304              		.loc 1 164 15 is_stmt 0 view .LVU70
 305 0004 0368     		ldr	r3, [r0]
 306              		.loc 1 164 5 view .LVU71
 307 0006 1F4A     		ldr	r2, .L25
 308 0008 9342     		cmp	r3, r2
 309 000a 05D0     		beq	.L23
 165:Core/Src/stm32g4xx_hal_msp.c ****   {
 166:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 167:Core/Src/stm32g4xx_hal_msp.c **** 
 168:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 169:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 170:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 171:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 172:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 173:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 174:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 175:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 176:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 177:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
ARM GAS  /tmp/ccBeJYZH.s 			page 10


 178:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 179:Core/Src/stm32g4xx_hal_msp.c **** 
 180:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 181:Core/Src/stm32g4xx_hal_msp.c ****   }
 182:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 310              		.loc 1 182 8 is_stmt 1 view .LVU72
 311              		.loc 1 182 10 is_stmt 0 view .LVU73
 312 000c 1E4A     		ldr	r2, .L25+4
 313 000e 9342     		cmp	r3, r2
 314 0010 25D0     		beq	.L24
 315              	.LVL13:
 316              	.L19:
 183:Core/Src/stm32g4xx_hal_msp.c ****   {
 184:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 185:Core/Src/stm32g4xx_hal_msp.c **** 
 186:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 187:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 188:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 189:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 190:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 191:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 192:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 193:Core/Src/stm32g4xx_hal_msp.c **** 
 194:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 195:Core/Src/stm32g4xx_hal_msp.c ****   }
 196:Core/Src/stm32g4xx_hal_msp.c **** 
 197:Core/Src/stm32g4xx_hal_msp.c **** }
 317              		.loc 1 197 1 view .LVU74
 318 0012 03B0     		add	sp, sp, #12
 319              	.LCFI9:
 320              		.cfi_remember_state
 321              		.cfi_def_cfa_offset 4
 322              		@ sp needed
 323 0014 5DF804FB 		ldr	pc, [sp], #4
 324              	.LVL14:
 325              	.L23:
 326              	.LCFI10:
 327              		.cfi_restore_state
 170:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 328              		.loc 1 170 5 is_stmt 1 view .LVU75
 329              	.LBB6:
 170:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 330              		.loc 1 170 5 view .LVU76
 170:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 331              		.loc 1 170 5 view .LVU77
 332 0018 1C4B     		ldr	r3, .L25+8
 333 001a 1A6E     		ldr	r2, [r3, #96]
 334 001c 42F40062 		orr	r2, r2, #2048
 335 0020 1A66     		str	r2, [r3, #96]
 170:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 336              		.loc 1 170 5 view .LVU78
 337 0022 1B6E     		ldr	r3, [r3, #96]
 338 0024 03F40063 		and	r3, r3, #2048
 339 0028 0093     		str	r3, [sp]
 170:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 340              		.loc 1 170 5 view .LVU79
 341 002a 009B     		ldr	r3, [sp]
ARM GAS  /tmp/ccBeJYZH.s 			page 11


 342              	.LBE6:
 170:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 343              		.loc 1 170 5 view .LVU80
 172:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 344              		.loc 1 172 5 view .LVU81
 345 002c 0022     		movs	r2, #0
 346 002e 1146     		mov	r1, r2
 347 0030 1820     		movs	r0, #24
 348              	.LVL15:
 172:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 349              		.loc 1 172 5 is_stmt 0 view .LVU82
 350 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 351              	.LVL16:
 173:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 352              		.loc 1 173 5 is_stmt 1 view .LVU83
 353 0036 1820     		movs	r0, #24
 354 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 355              	.LVL17:
 174:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 356              		.loc 1 174 5 view .LVU84
 357 003c 0022     		movs	r2, #0
 358 003e 1146     		mov	r1, r2
 359 0040 1920     		movs	r0, #25
 360 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 361              	.LVL18:
 175:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 362              		.loc 1 175 5 view .LVU85
 363 0046 1920     		movs	r0, #25
 364 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 365              	.LVL19:
 176:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 366              		.loc 1 176 5 view .LVU86
 367 004c 0022     		movs	r2, #0
 368 004e 1146     		mov	r1, r2
 369 0050 1A20     		movs	r0, #26
 370 0052 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 371              	.LVL20:
 177:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 372              		.loc 1 177 5 view .LVU87
 373 0056 1A20     		movs	r0, #26
 374 0058 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 375              	.LVL21:
 376 005c D9E7     		b	.L19
 377              	.LVL22:
 378              	.L24:
 188:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 379              		.loc 1 188 5 view .LVU88
 380              	.LBB7:
 188:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 381              		.loc 1 188 5 view .LVU89
 188:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 382              		.loc 1 188 5 view .LVU90
 383 005e 0B4B     		ldr	r3, .L25+8
 384 0060 9A6D     		ldr	r2, [r3, #88]
 385 0062 42F00402 		orr	r2, r2, #4
 386 0066 9A65     		str	r2, [r3, #88]
 188:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
ARM GAS  /tmp/ccBeJYZH.s 			page 12


 387              		.loc 1 188 5 view .LVU91
 388 0068 9B6D     		ldr	r3, [r3, #88]
 389 006a 03F00403 		and	r3, r3, #4
 390 006e 0193     		str	r3, [sp, #4]
 188:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 391              		.loc 1 188 5 view .LVU92
 392 0070 019B     		ldr	r3, [sp, #4]
 393              	.LBE7:
 188:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 394              		.loc 1 188 5 view .LVU93
 190:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 395              		.loc 1 190 5 view .LVU94
 396 0072 0022     		movs	r2, #0
 397 0074 1146     		mov	r1, r2
 398 0076 1E20     		movs	r0, #30
 399              	.LVL23:
 190:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 400              		.loc 1 190 5 is_stmt 0 view .LVU95
 401 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 402              	.LVL24:
 191:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 403              		.loc 1 191 5 is_stmt 1 view .LVU96
 404 007c 1E20     		movs	r0, #30
 405 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 406              	.LVL25:
 407              		.loc 1 197 1 is_stmt 0 view .LVU97
 408 0082 C6E7     		b	.L19
 409              	.L26:
 410              		.align	2
 411              	.L25:
 412 0084 002C0140 		.word	1073818624
 413 0088 00080040 		.word	1073743872
 414 008c 00100240 		.word	1073876992
 415              		.cfi_endproc
 416              	.LFE135:
 418              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 419              		.align	1
 420              		.global	HAL_TIM_Base_MspDeInit
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 425              	HAL_TIM_Base_MspDeInit:
 426              	.LVL26:
 427              	.LFB136:
 198:Core/Src/stm32g4xx_hal_msp.c **** 
 199:Core/Src/stm32g4xx_hal_msp.c **** /**
 200:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 201:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 202:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 203:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 204:Core/Src/stm32g4xx_hal_msp.c **** */
 205:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 206:Core/Src/stm32g4xx_hal_msp.c **** {
 428              		.loc 1 206 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccBeJYZH.s 			page 13


 432              		.loc 1 206 1 is_stmt 0 view .LVU99
 433 0000 08B5     		push	{r3, lr}
 434              	.LCFI11:
 435              		.cfi_def_cfa_offset 8
 436              		.cfi_offset 3, -8
 437              		.cfi_offset 14, -4
 207:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 438              		.loc 1 207 3 is_stmt 1 view .LVU100
 439              		.loc 1 207 15 is_stmt 0 view .LVU101
 440 0002 0368     		ldr	r3, [r0]
 441              		.loc 1 207 5 view .LVU102
 442 0004 104A     		ldr	r2, .L33
 443 0006 9342     		cmp	r3, r2
 444 0008 03D0     		beq	.L31
 208:Core/Src/stm32g4xx_hal_msp.c ****   {
 209:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 210:Core/Src/stm32g4xx_hal_msp.c **** 
 211:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 212:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 213:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 214:Core/Src/stm32g4xx_hal_msp.c **** 
 215:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 216:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn);
 217:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 218:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 219:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 220:Core/Src/stm32g4xx_hal_msp.c **** 
 221:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 222:Core/Src/stm32g4xx_hal_msp.c ****   }
 223:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 445              		.loc 1 223 8 is_stmt 1 view .LVU103
 446              		.loc 1 223 10 is_stmt 0 view .LVU104
 447 000a 104A     		ldr	r2, .L33+4
 448 000c 9342     		cmp	r3, r2
 449 000e 10D0     		beq	.L32
 450              	.LVL27:
 451              	.L27:
 224:Core/Src/stm32g4xx_hal_msp.c ****   {
 225:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 226:Core/Src/stm32g4xx_hal_msp.c **** 
 227:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 228:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 229:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 230:Core/Src/stm32g4xx_hal_msp.c **** 
 231:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt DeInit */
 232:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 233:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 234:Core/Src/stm32g4xx_hal_msp.c **** 
 235:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 236:Core/Src/stm32g4xx_hal_msp.c ****   }
 237:Core/Src/stm32g4xx_hal_msp.c **** 
 238:Core/Src/stm32g4xx_hal_msp.c **** }
 452              		.loc 1 238 1 view .LVU105
 453 0010 08BD     		pop	{r3, pc}
 454              	.LVL28:
 455              	.L31:
 213:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /tmp/ccBeJYZH.s 			page 14


 456              		.loc 1 213 5 is_stmt 1 view .LVU106
 457 0012 02F56442 		add	r2, r2, #58368
 458 0016 136E     		ldr	r3, [r2, #96]
 459 0018 23F40063 		bic	r3, r3, #2048
 460 001c 1366     		str	r3, [r2, #96]
 216:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 461              		.loc 1 216 5 view .LVU107
 462 001e 1820     		movs	r0, #24
 463              	.LVL29:
 216:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 464              		.loc 1 216 5 is_stmt 0 view .LVU108
 465 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 466              	.LVL30:
 217:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 467              		.loc 1 217 5 is_stmt 1 view .LVU109
 468 0024 1920     		movs	r0, #25
 469 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 470              	.LVL31:
 218:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 471              		.loc 1 218 5 view .LVU110
 472 002a 1A20     		movs	r0, #26
 473 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 474              	.LVL32:
 475 0030 EEE7     		b	.L27
 476              	.LVL33:
 477              	.L32:
 229:Core/Src/stm32g4xx_hal_msp.c **** 
 478              		.loc 1 229 5 view .LVU111
 479 0032 02F50232 		add	r2, r2, #133120
 480 0036 936D     		ldr	r3, [r2, #88]
 481 0038 23F00403 		bic	r3, r3, #4
 482 003c 9365     		str	r3, [r2, #88]
 232:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 483              		.loc 1 232 5 view .LVU112
 484 003e 1E20     		movs	r0, #30
 485              	.LVL34:
 232:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 486              		.loc 1 232 5 is_stmt 0 view .LVU113
 487 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 488              	.LVL35:
 489              		.loc 1 238 1 view .LVU114
 490 0044 E4E7     		b	.L27
 491              	.L34:
 492 0046 00BF     		.align	2
 493              	.L33:
 494 0048 002C0140 		.word	1073818624
 495 004c 00080040 		.word	1073743872
 496              		.cfi_endproc
 497              	.LFE136:
 499              		.text
 500              	.Letext0:
 501              		.file 2 "/home/dev/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 502              		.file 3 "/home/dev/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 503              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 504              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 505              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 506              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
ARM GAS  /tmp/ccBeJYZH.s 			page 15


 507              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 508              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 509              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 510              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 511              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 512              		.file 13 "Core/Inc/main.h"
 513              		.file 14 "<built-in>"
ARM GAS  /tmp/ccBeJYZH.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_msp.c
     /tmp/ccBeJYZH.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccBeJYZH.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccBeJYZH.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccBeJYZH.s:82     .text.HAL_FDCAN_MspInit:0000000000000000 $t
     /tmp/ccBeJYZH.s:88     .text.HAL_FDCAN_MspInit:0000000000000000 HAL_FDCAN_MspInit
     /tmp/ccBeJYZH.s:221    .text.HAL_FDCAN_MspInit:0000000000000088 $d
     /tmp/ccBeJYZH.s:227    .text.HAL_FDCAN_MspDeInit:0000000000000000 $t
     /tmp/ccBeJYZH.s:233    .text.HAL_FDCAN_MspDeInit:0000000000000000 HAL_FDCAN_MspDeInit
     /tmp/ccBeJYZH.s:276    .text.HAL_FDCAN_MspDeInit:0000000000000024 $d
     /tmp/ccBeJYZH.s:282    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccBeJYZH.s:288    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccBeJYZH.s:412    .text.HAL_TIM_Base_MspInit:0000000000000084 $d
     /tmp/ccBeJYZH.s:419    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccBeJYZH.s:425    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccBeJYZH.s:494    .text.HAL_TIM_Base_MspDeInit:0000000000000048 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
