{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1391778152728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1391778152728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 14:02:31 2014 " "Processing started: Fri Feb 07 14:02:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1391778152728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1391778152728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ABS -c ABS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ABS -c ABS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1391778152728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1391778153337 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ABS EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ABS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1391778153649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1391778154429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1391778154460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1391778154460 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1391778158921 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1391778161839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1391778161839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1391778161839 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1391778161839 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 5281 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1391778162041 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 5283 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1391778162041 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 5285 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1391778162041 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 5287 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1391778162041 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 5289 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1391778162041 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1391778162041 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1391778162104 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1391778162291 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 27 " "No exact pin location assignment(s) for 3 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_CLOCK1M " "Pin DEBUG_CLOCK1M not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { DEBUG_CLOCK1M } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { -40 344 360 160 "DEBUG_CLOCK1M" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_CLOCK1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1391778168968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_CLOCK100K " "Pin DEBUG_CLOCK100K not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { DEBUG_CLOCK100K } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { -112 440 680 -96 "DEBUG_CLOCK100K" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_CLOCK100K } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1391778168968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gSensorReset " "Pin gSensorReset not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { gSensorReset } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 368 -152 24 384 "gSensorReset" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gSensorReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1391778168968 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1391778168968 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ABS.sdc " "Synopsys Design Constraints File file not found: 'ABS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1391778173320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1391778173336 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1391778173570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1391778173585 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1391778173585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_board~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_board~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1391778174833 ""}  } { { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 152 -144 32 168 "clk_board" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_board~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 5270 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1391778174833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockdivider:inst1\|clockout  " "Automatically promoted node clockdivider:inst1\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1391778174833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEBUG_CLOCK1M~output " "Destination node DEBUG_CLOCK1M~output" {  } { { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { -40 344 360 160 "DEBUG_CLOCK1M" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_CLOCK1M~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 5258 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1391778174833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1391778174833 ""}  } { { "clockdivider.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/clockdivider.vhd" 8 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockdivider:inst1|clockout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 341 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1391778174833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dataToSerial:dataToSerial_instance\|serialClk  " "Automatically promoted node dataToSerial:dataToSerial_instance\|serialClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1391778174849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataToSerial:dataToSerial_instance\|serialClk~0 " "Destination node dataToSerial:dataToSerial_instance\|serialClk~0" {  } { { "dataToSerial.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dataToSerial.vhd" 48 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataToSerial:dataToSerial_instance|serialClk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 2399 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1391778174849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1391778174849 ""}  } { { "dataToSerial.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/dataToSerial.vhd" 48 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataToSerial:dataToSerial_instance|serialClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 1162 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1391778174849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gSensorReader:gSensorReader_instance\|SCLKinternal  " "Automatically promoted node gSensorReader:gSensorReader_instance\|SCLKinternal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1391778174849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gSensorReader:gSensorReader_instance\|SCLK~0 " "Destination node gSensorReader:gSensorReader_instance\|SCLK~0" {  } { { "gSensorReader.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/gSensorReader.vhd" 27 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gSensorReader:gSensorReader_instance|SCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 1771 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1391778174849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gSensorReader:gSensorReader_instance\|SCLKinternal~0 " "Destination node gSensorReader:gSensorReader_instance\|SCLKinternal~0" {  } { { "gSensorReader.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/gSensorReader.vhd" 56 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gSensorReader:gSensorReader_instance|SCLKinternal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 2065 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1391778174849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1391778174849 ""}  } { { "gSensorReader.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/gSensorReader.vhd" 56 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gSensorReader:gSensorReader_instance|SCLKinternal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 277 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1391778174849 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1391778178655 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1391778178687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1391778178687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1391778178733 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1391778178765 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1391778178796 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1391778178796 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1391778178811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1391778179701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1391778179747 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1391778179747 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1391778179810 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1391778179810 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1391778179810 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 10 4 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1391778179810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1391778179810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1391778179810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 16 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1391778179810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 7 11 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1391778179810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 11 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1391778179810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1391778179810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1391778179810 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1391778179810 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1391778179810 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1391778180247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1391778194521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1391778200963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1391778201166 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1391778249667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1391778249667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1391778255907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1391778279213 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1391778279213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:49 " "Fitter routing operations ending: elapsed time is 00:00:49" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1391778310788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1391778310803 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1391778310803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1391778311880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1391778317433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1391778318229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1391778323720 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1391778334016 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_board 3.3-V LVCMOS R8 " "Pin clk_board uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk_board } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_board" } } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 152 -144 32 168 "clk_board" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_board } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1391778339273 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PWM_IN_R 3.3-V LVCMOS L14 " "Pin PWM_IN_R uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { PWM_IN_R } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_IN_R" } } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 304 280 448 320 "PWM_IN_R" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_IN_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1391778339273 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ABS_EN_GLOBAL 3.3-V LVTTL M15 " "Pin ABS_EN_GLOBAL uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ABS_EN_GLOBAL } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABS_EN_GLOBAL" } } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 224 -56 128 240 "ABS_EN_GLOBAL" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABS_EN_GLOBAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1391778339273 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PWM_IN_L 3.3-V LVCMOS J16 " "Pin PWM_IN_L uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { PWM_IN_L } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM_IN_L" } } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 320 280 448 336 "PWM_IN_L" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_IN_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1391778339273 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SENSE_HR 3.3-V LVCMOS T13 " "Pin SENSE_HR uses I/O standard 3.3-V LVCMOS at T13" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SENSE_HR } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SENSE_HR" } } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 240 -40 128 256 "SENSE_HR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SENSE_HR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1391778339273 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SENSE_VR 3.3-V LVCMOS T12 " "Pin SENSE_VR uses I/O standard 3.3-V LVCMOS at T12" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SENSE_VR } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SENSE_VR" } } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 256 -40 128 272 "SENSE_VR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SENSE_VR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1391778339273 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SENSE_VL 3.3-V LVCMOS T15 " "Pin SENSE_VL uses I/O standard 3.3-V LVCMOS at T15" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SENSE_VL } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SENSE_VL" } } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 288 -40 128 304 "SENSE_VL" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SENSE_VL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1391778339273 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SENSE_HL 3.3-V LVCMOS F13 " "Pin SENSE_HL uses I/O standard 3.3-V LVCMOS at F13" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SENSE_HL } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SENSE_HL" } } } } { "absMain.bdf" "" { Schematic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/absMain.bdf" { { 272 -40 128 288 "SENSE_HL" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SENSE_HL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1391778339273 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1391778339273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/output_files/ABS.fit.smsg " "Generated suppressed messages file C:/Users/Johannes/Documents/Uni/Modellbildung - Systemidentifikation/Projekt/ABS_higherDataRate/output_files/ABS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1391778341270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1391778347713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 14:05:47 2014 " "Processing ended: Fri Feb 07 14:05:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1391778347713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:16 " "Elapsed time: 00:03:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1391778347713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1391778347713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1391778347713 ""}
