

================================================================
== Vivado HLS Report for 'div5'
================================================================
* Date:           Fri Aug 31 12:06:26 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vivado_hls_float_div
* Solution:       div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.519|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   29|   29|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.51>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_read = call float @_ssdm_op_Read.ap_auto.float(float %a) nounwind"   --->   Operation 31 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [30/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 32 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 33 [29/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 33 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.51>
ST_3 : Operation 34 [28/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 34 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.51>
ST_4 : Operation 35 [27/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 35 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.51>
ST_5 : Operation 36 [26/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 36 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.51>
ST_6 : Operation 37 [25/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 37 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.51>
ST_7 : Operation 38 [24/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 38 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.51>
ST_8 : Operation 39 [23/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 39 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.51>
ST_9 : Operation 40 [22/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 40 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.51>
ST_10 : Operation 41 [21/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 41 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.51>
ST_11 : Operation 42 [20/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 42 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.51>
ST_12 : Operation 43 [19/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 43 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.51>
ST_13 : Operation 44 [18/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 44 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.51>
ST_14 : Operation 45 [17/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 45 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.51>
ST_15 : Operation 46 [16/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 46 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.51>
ST_16 : Operation 47 [15/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 47 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.51>
ST_17 : Operation 48 [14/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 48 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.51>
ST_18 : Operation 49 [13/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 49 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.51>
ST_19 : Operation 50 [12/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 50 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.51>
ST_20 : Operation 51 [11/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 51 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.51>
ST_21 : Operation 52 [10/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 52 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.51>
ST_22 : Operation 53 [9/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 53 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.51>
ST_23 : Operation 54 [8/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 54 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.51>
ST_24 : Operation 55 [7/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 55 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.51>
ST_25 : Operation 56 [6/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 56 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.51>
ST_26 : Operation 57 [5/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 57 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.51>
ST_27 : Operation 58 [4/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 58 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.51>
ST_28 : Operation 59 [3/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 59 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.51>
ST_29 : Operation 60 [2/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 60 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.51>
ST_30 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %a) nounwind, !map !8"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !14"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @div5_str) nounwind"   --->   Operation 63 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 64 [1/30] (2.51ns)   --->   "%tmp = fdiv float %a_read, 5.000000e+00" [test.cpp:15]   --->   Operation 64 'fdiv' 'tmp' <Predicate = true> <Delay = 2.51> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 65 [1/1] (0.00ns)   --->   "ret float %tmp" [test.cpp:15]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read      (read         ) [ 0011111111111111111111111111111]
StgValue_61 (specbitsmap  ) [ 0000000000000000000000000000000]
StgValue_62 (specbitsmap  ) [ 0000000000000000000000000000000]
StgValue_63 (spectopmodule) [ 0000000000000000000000000000000]
tmp         (fdiv         ) [ 0000000000000000000000000000000]
StgValue_65 (ret          ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="div5_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="a_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="26" class="1005" name="a_read_reg_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="1"/>
<pin id="28" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="2" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="14" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="29"><net_src comp="14" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="30"><net_src comp="26" pin="1"/><net_sink comp="20" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: div5 : a | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		StgValue_65 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   fdiv   |     grp_fu_20     |    0    |   1436  |   856   |
|----------|-------------------|---------|---------|---------|
|   read   | a_read_read_fu_14 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    0    |   1436  |   856   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|a_read_reg_26|   32   |
+-------------+--------+
|    Total    |   32   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_20 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.061  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  1436  |   856  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |  1468  |   865  |
+-----------+--------+--------+--------+--------+
