Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PE_array_behav xil_defaultlib.tb_PE_array xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_array.v" Line 1. Module PE_array(DATA_BITWIDTH=16,IFMAP_BUS_BITWIDTH=16,WGHT_BUS_BITWIDTH=64,PSUM_BUS_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=24,PACKET_OUT_BITWIDTH=20,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=72,PACKET_OUT_BITWIDTH=68,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=72,PACKET_OUT_BITWIDTH=68,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=20,PACKET_OUT_BITWIDTH=16,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=20,PACKET_OUT_BITWIDTH=16,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=20,PACKET_OUT_BITWIDTH=16,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_array.v" Line 1. Module PE_array(DATA_BITWIDTH=16,IFMAP_BUS_BITWIDTH=16,WGHT_BUS_BITWIDTH=64,PSUM_BUS_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=24,PACKET_OUT_BITWIDTH=20,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=72,PACKET_OUT_BITWIDTH=68,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=72,PACKET_OUT_BITWIDTH=68,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=20,PACKET_OUT_BITWIDTH=16,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=20,PACKET_OUT_BITWIDTH=16,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=20,PACKET_OUT_BITWIDTH=16,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=68,PACKET_OUT_BITWIDTH=64,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" Line 2. Module MC(DATA_BITWIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MC(DATA_BITWIDTH=20)
Compiling module xil_defaultlib.GIN_BUS(PACKET_IN_BITWIDTH=24,PA...
Compiling module xil_defaultlib.MC(DATA_BITWIDTH=68)
Compiling module xil_defaultlib.GIN_BUS(PACKET_IN_BITWIDTH=72,PA...
Compiling module xil_defaultlib.MC(DATA_BITWIDTH=16)
Compiling module xil_defaultlib.GIN_BUS(PACKET_IN_BITWIDTH=20,PA...
Compiling module xil_defaultlib.MC(DATA_BITWIDTH=64)
Compiling module xil_defaultlib.GIN_BUS(PACKET_IN_BITWIDTH=68,PA...
Compiling module xil_defaultlib.fifo(QUEUE_PTR_BANDWIDTH=4,ELE_B...
Compiling module xil_defaultlib.fifo(ELE_BANDWIDTH=64)
Compiling module xil_defaultlib.PISO(OUT_WIDTH=16,IN_WIDTH=64)
Compiling module xil_defaultlib.SIPO(IN_WIDTH=16,OUT_WIDTH=64)
Compiling module xil_defaultlib.PE_control(DATA_BITWIDTH=16,IFMA...
Compiling module xil_defaultlib.RF(DATA_BITWIDTH=16,ADDR_BITWIDT...
Compiling module xil_defaultlib.rams_dist(DATA_BITWIDTH=16,ADDR_...
Compiling module xil_defaultlib.PE_datapath(DATA_BITWIDTH=16,IFM...
Compiling module xil_defaultlib.PE_top(DATA_BITWIDTH=16,IFMAP_BU...
Compiling module xil_defaultlib.PE_array(DATA_BITWIDTH=16,IFMAP_...
Compiling module xil_defaultlib.tb_PE_array
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PE_array_behav
