// Seed: 1463057873
module module_0 ();
  id_1(
      id_2
  );
  wire id_3, id_4;
  if (-1) begin : LABEL_0
    begin : LABEL_0
      string id_5 = "";
      wire id_6, id_7, id_8;
      wire id_9;
    end
  end
  assign id_3 = id_4;
  assign module_1.type_13 = 0;
  wire id_10;
  wire id_11;
  id_12();
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input logic id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input wire id_8
);
  bit id_10;
  assign id_4 = 1;
  tri  id_11 = 1;
  wire id_12;
  always_ff id_10 <= id_2;
  module_0 modCall_1 ();
endmodule
