CVM                 #Setting mask bits as 1
LS SR1 SR0 0        #Loading initial values
LS SR2 SR0 1
LS SR3 SR0 2
LS SR4 SR0 3
LV VR1 SR0
LV VR2 SR1
ADDVV VR3 VR1 VR2   #Arithmetic instructions
SV VR3 SR3
ADD SR3 SR3 SR4
ADDVS VR3 VR1 SR2
SV VR3 SR3
ADD SR3 SR3 SR4
SUBVV VR3 VR1 VR2
SV VR3 SR3
ADD SR3 SR3 SR4
SUBVS VR3 VR1 SR2
SV VR3 SR3
ADD SR3 SR3 SR4
MULVV VR3 VR1 VR2
SV VR3 SR3
ADD SR3 SR3 SR4
MULVS VR3 VR1 SR2
SV VR3 SR3
ADD SR3 SR3 SR4
DIVVV VR3 VR2 VR1
SV VR3 SR3
ADD SR3 SR3 SR4
DIVVS VR3 VR1 SR2
SV VR3 SR3
ADD SR3 SR3 SR4
AND SR5 SR1 SR2     #Scalar instructions
SS SR4 SR3 0
ADD SR3 SR3 SR4
OR SR5 SR1 SR2
SS SR4 SR3 0
ADD SR3 SR3 SR4
XOR SR5 SR1 SR2
SS SR4 SR3 0
ADD SR3 SR3 SR4
SUB SR5 SR1 SR2
SS SR4 SR3 0
ADD SR3 SR3 SR4
SLL SR5 SR1 SR2
SS SR4 SR3 0
ADD SR3 SR3 SR4
SRL SR5 SR1 SR2
SS SR4 SR3 0
ADD SR3 SR3 SR4
SRA SR5 SR1 SR2
SS SR4 SR3 0
ADD SR3 SR3 SR4
SEQVV VR1 VR2       #Mask instructions
SNEVV VR1 VR2
SGTVV VR1 VR2
SLTVV VR1 VR2
SGEVV VR1 VR2
SLEVV VR1 VR2
SEQVS VR1 SR1
SNEVS VR1 SR1
SGTVS VR1 SR1
SLTVS VR1 SR1
SGEVS VR1 SR1
SLEVS VR1 SR1
POP SR1
BNE SR5 SR1 2       #Control instructions
BEQ SR5 SR1 2
BGT SR5 SR1 2
BLT SR5 SR1 2
BGE SR5 SR1 2
BLE SR5 SR1 2