Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Mar 18 16:39:02 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file postroute.timing_summary.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 168 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 182 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.924     -729.691                   3513                13306        0.034        0.000                      0                13306        0.150        0.000                       0                  9323  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
tm3_clk_v0  {0.000 0.750}        1.500           666.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
tm3_clk_v0         -0.924     -729.691                   3513                13306        0.034        0.000                      0                13306        0.150        0.000                       0                  9323  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  tm3_clk_v0
  To Clock:  tm3_clk_v0

Setup :         3513  Failing Endpoints,  Worst Slack       -0.924ns,  Total Violation     -729.691ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.924ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.640ns (31.260%)  route 1.407ns (68.740%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 4.958 - 1.500 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        1.324     3.787    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.041 r  vert_reg[0]/Q
                         net (fo=14, routed)          0.515     4.555    n_0_vert_reg[0]
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.598 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.598    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.849 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.849    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.898 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.577     5.475    tm3_vidout_red2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.518 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, routed)          0.316     5.834    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y135        FDRE                                         r  tm3_vidout_green_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     3.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        1.205     4.958    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y135                                                     r  tm3_vidout_green_reg[7]/C
                         clock pessimism              0.282     5.241    
                         clock uncertainty           -0.035     5.205    
    SLICE_X11Y135        FDRE (Setup_fdre_C_R)       -0.295     4.910    tm3_vidout_green_reg[7]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 -0.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 combine_res_inst_12/din_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            combine_res_inst_12/add_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.226ns (70.394%)  route 0.095ns (29.606%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.574     1.628    combine_res_inst_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y200                                                      r  combine_res_inst_12/din_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.107     1.735 r  combine_res_inst_12/din_1_reg_reg[4]/Q
                         net (fo=2, routed)           0.095     1.830    combine_res_inst_12/din_1_reg[4]
    SLICE_X9Y198         LUT2 (Prop_lut2_I0_O)        0.064     1.894 r  combine_res_inst_12/add_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     1.894    combine_res_inst_12/n_0_add_tmp[7]_i_5
    SLICE_X9Y198         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.949 r  combine_res_inst_12/add_tmp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    combine_res_inst_12/add_tmp0[4]
    SLICE_X9Y198         FDRE                                         r  combine_res_inst_12/add_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.790     2.083    combine_res_inst_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X9Y198                                                      r  combine_res_inst_12/add_tmp_reg[4]/C
                         clock pessimism             -0.238     1.844    
    SLICE_X9Y198         FDRE (Hold_fdre_C_D)         0.071     1.915    combine_res_inst_12/add_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tm3_clk_v0
Waveform:           { 0 0.75 }
Period:             1.500
Sources:            { tm3_clk_v0 }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.349     1.500   0.150  BUFGCTRL_X0Y0  tm3_clk_v0_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550     0.750   0.200  SLICE_X22Y187  inst_fir_v1_10/ints_fifo_2/dout_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550     0.750   0.200  SLICE_X14Y175  inst_fir_v1_1/ints_fifo_2/dout_reg[0]_srl2/CLK



