{"vcs1":{"timestamp_begin":1682329243.863077774, "rt":0.83, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682329244.724472686, "rt":1.42, "ut":0.22, "st":0.29}}
{"link":{"timestamp_begin":1682329246.172835994, "rt":2.16, "ut":0.06, "st":1.74}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682329243.557423326}
{"VCS_COMP_START_TIME": 1682329243.557423326}
{"VCS_COMP_END_TIME": 1682329248.988559624}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340956}}
{"stitch_vcselab": {"peak_mem": 239064}}
