`include "B_XPHY_defines.vh"

reg [`XPHY_DATA_SZ-1:0] ATTR [0:`XPHY_ADDR_N-1];
reg [`XPHY__CASCADE_0_SZ:1] CASCADE_0_REG = CASCADE_0;
reg [`XPHY__CASCADE_1_SZ:1] CASCADE_1_REG = CASCADE_1;
reg [`XPHY__CASCADE_2_SZ:1] CASCADE_2_REG = CASCADE_2;
reg [`XPHY__CASCADE_3_SZ:1] CASCADE_3_REG = CASCADE_3;
reg [`XPHY__CASCADE_4_SZ:1] CASCADE_4_REG = CASCADE_4;
reg [`XPHY__CASCADE_5_SZ:1] CASCADE_5_REG = CASCADE_5;
reg [`XPHY__CONTINUOUS_DQS_SZ:1] CONTINUOUS_DQS_REG = CONTINUOUS_DQS;
reg [`XPHY__CRSE_DLY_EN_SZ:1] CRSE_DLY_EN_REG = CRSE_DLY_EN;
reg [`XPHY__DELAY_VALUE_0_SZ-1:0] DELAY_VALUE_0_REG = DELAY_VALUE_0;
reg [`XPHY__DELAY_VALUE_1_SZ-1:0] DELAY_VALUE_1_REG = DELAY_VALUE_1;
reg [`XPHY__DELAY_VALUE_2_SZ-1:0] DELAY_VALUE_2_REG = DELAY_VALUE_2;
reg [`XPHY__DELAY_VALUE_3_SZ-1:0] DELAY_VALUE_3_REG = DELAY_VALUE_3;
reg [`XPHY__DELAY_VALUE_4_SZ-1:0] DELAY_VALUE_4_REG = DELAY_VALUE_4;
reg [`XPHY__DELAY_VALUE_5_SZ-1:0] DELAY_VALUE_5_REG = DELAY_VALUE_5;
reg [`XPHY__DIS_IDLY_VT_TRACK_SZ:1] DIS_IDLY_VT_TRACK_REG = DIS_IDLY_VT_TRACK;
reg [`XPHY__DIS_ODLY_VT_TRACK_SZ:1] DIS_ODLY_VT_TRACK_REG = DIS_ODLY_VT_TRACK;
reg [`XPHY__DIS_QDLY_VT_TRACK_SZ:1] DIS_QDLY_VT_TRACK_REG = DIS_QDLY_VT_TRACK;
reg [`XPHY__DQS_MODE_SZ:1] DQS_MODE_REG = DQS_MODE;
reg [`XPHY__DQS_SRC_SZ:1] DQS_SRC_REG = DQS_SRC;
reg [`XPHY__EN_CLK_TO_LOWER_SZ:1] EN_CLK_TO_LOWER_REG = EN_CLK_TO_LOWER;
reg [`XPHY__EN_CLK_TO_UPPER_SZ:1] EN_CLK_TO_UPPER_REG = EN_CLK_TO_UPPER;
reg [`XPHY__EN_DYN_DLY_MODE_SZ:1] EN_DYN_DLY_MODE_REG = EN_DYN_DLY_MODE;
reg [`XPHY__EN_OTHER_NCLK_SZ:1] EN_OTHER_NCLK_REG = EN_OTHER_NCLK;
reg [`XPHY__EN_OTHER_PCLK_SZ:1] EN_OTHER_PCLK_REG = EN_OTHER_PCLK;
reg [`XPHY__FAST_CK_SZ:1] FAST_CK_REG = FAST_CK;
reg [`XPHY__FIFO_MODE_0_SZ:1] FIFO_MODE_0_REG = FIFO_MODE_0;
reg [`XPHY__FIFO_MODE_1_SZ:1] FIFO_MODE_1_REG = FIFO_MODE_1;
reg [`XPHY__FIFO_MODE_2_SZ:1] FIFO_MODE_2_REG = FIFO_MODE_2;
reg [`XPHY__FIFO_MODE_3_SZ:1] FIFO_MODE_3_REG = FIFO_MODE_3;
reg [`XPHY__FIFO_MODE_4_SZ:1] FIFO_MODE_4_REG = FIFO_MODE_4;
reg [`XPHY__FIFO_MODE_5_SZ:1] FIFO_MODE_5_REG = FIFO_MODE_5;
reg [`XPHY__IBUF_DIS_SRC_0_SZ:1] IBUF_DIS_SRC_0_REG = IBUF_DIS_SRC_0;
reg [`XPHY__IBUF_DIS_SRC_1_SZ:1] IBUF_DIS_SRC_1_REG = IBUF_DIS_SRC_1;
reg [`XPHY__IBUF_DIS_SRC_2_SZ:1] IBUF_DIS_SRC_2_REG = IBUF_DIS_SRC_2;
reg [`XPHY__IBUF_DIS_SRC_3_SZ:1] IBUF_DIS_SRC_3_REG = IBUF_DIS_SRC_3;
reg [`XPHY__IBUF_DIS_SRC_4_SZ:1] IBUF_DIS_SRC_4_REG = IBUF_DIS_SRC_4;
reg [`XPHY__IBUF_DIS_SRC_5_SZ:1] IBUF_DIS_SRC_5_REG = IBUF_DIS_SRC_5;
reg [`XPHY__INV_RXCLK_SZ:1] INV_RXCLK_REG = INV_RXCLK;
reg [`XPHY__LP4_DQS_SZ:1] LP4_DQS_REG = LP4_DQS;
reg [`XPHY__ODELAY_BYPASS_0_SZ:1] ODELAY_BYPASS_0_REG = ODELAY_BYPASS_0;
reg [`XPHY__ODELAY_BYPASS_1_SZ:1] ODELAY_BYPASS_1_REG = ODELAY_BYPASS_1;
reg [`XPHY__ODELAY_BYPASS_2_SZ:1] ODELAY_BYPASS_2_REG = ODELAY_BYPASS_2;
reg [`XPHY__ODELAY_BYPASS_3_SZ:1] ODELAY_BYPASS_3_REG = ODELAY_BYPASS_3;
reg [`XPHY__ODELAY_BYPASS_4_SZ:1] ODELAY_BYPASS_4_REG = ODELAY_BYPASS_4;
reg [`XPHY__ODELAY_BYPASS_5_SZ:1] ODELAY_BYPASS_5_REG = ODELAY_BYPASS_5;
reg [`XPHY__ODT_SRC_0_SZ:1] ODT_SRC_0_REG = ODT_SRC_0;
reg [`XPHY__ODT_SRC_1_SZ:1] ODT_SRC_1_REG = ODT_SRC_1;
reg [`XPHY__ODT_SRC_2_SZ:1] ODT_SRC_2_REG = ODT_SRC_2;
reg [`XPHY__ODT_SRC_3_SZ:1] ODT_SRC_3_REG = ODT_SRC_3;
reg [`XPHY__ODT_SRC_4_SZ:1] ODT_SRC_4_REG = ODT_SRC_4;
reg [`XPHY__ODT_SRC_5_SZ:1] ODT_SRC_5_REG = ODT_SRC_5;
reg PRIME_VAL_REG = PRIME_VAL;
real REFCLK_FREQUENCY_REG = REFCLK_FREQUENCY;
reg [`XPHY__RX_CLK_PHASE_N_SZ:1] RX_CLK_PHASE_N_REG = RX_CLK_PHASE_N;
reg [`XPHY__RX_CLK_PHASE_P_SZ:1] RX_CLK_PHASE_P_REG = RX_CLK_PHASE_P;
reg [`XPHY__RX_DATA_WIDTH_SZ-1:0] RX_DATA_WIDTH_REG = RX_DATA_WIDTH;
reg [`XPHY__RX_GATING_SZ:1] RX_GATING_REG = RX_GATING;
reg [`XPHY__SELF_CALIBRATE_SZ:1] SELF_CALIBRATE_REG = SELF_CALIBRATE;
reg [`XPHY__SERIAL_MODE_SZ:1] SERIAL_MODE_REG = SERIAL_MODE;
reg [`XPHY__TBYTE_CTL_0_SZ:1] TBYTE_CTL_0_REG = TBYTE_CTL_0;
reg [`XPHY__TBYTE_CTL_1_SZ:1] TBYTE_CTL_1_REG = TBYTE_CTL_1;
reg [`XPHY__TBYTE_CTL_2_SZ:1] TBYTE_CTL_2_REG = TBYTE_CTL_2;
reg [`XPHY__TBYTE_CTL_3_SZ:1] TBYTE_CTL_3_REG = TBYTE_CTL_3;
reg [`XPHY__TBYTE_CTL_4_SZ:1] TBYTE_CTL_4_REG = TBYTE_CTL_4;
reg [`XPHY__TBYTE_CTL_5_SZ:1] TBYTE_CTL_5_REG = TBYTE_CTL_5;
reg [`XPHY__TXRX_LOOPBACK_0_SZ:1] TXRX_LOOPBACK_0_REG = TXRX_LOOPBACK_0;
reg [`XPHY__TXRX_LOOPBACK_1_SZ:1] TXRX_LOOPBACK_1_REG = TXRX_LOOPBACK_1;
reg [`XPHY__TXRX_LOOPBACK_2_SZ:1] TXRX_LOOPBACK_2_REG = TXRX_LOOPBACK_2;
reg [`XPHY__TXRX_LOOPBACK_3_SZ:1] TXRX_LOOPBACK_3_REG = TXRX_LOOPBACK_3;
reg [`XPHY__TXRX_LOOPBACK_4_SZ:1] TXRX_LOOPBACK_4_REG = TXRX_LOOPBACK_4;
reg [`XPHY__TXRX_LOOPBACK_5_SZ:1] TXRX_LOOPBACK_5_REG = TXRX_LOOPBACK_5;
reg [`XPHY__TX_DATA_WIDTH_SZ-1:0] TX_DATA_WIDTH_REG = TX_DATA_WIDTH;
reg [`XPHY__TX_GATING_SZ:1] TX_GATING_REG = TX_GATING;
reg TX_INIT_0_REG = TX_INIT_0;
reg TX_INIT_1_REG = TX_INIT_1;
reg TX_INIT_2_REG = TX_INIT_2;
reg TX_INIT_3_REG = TX_INIT_3;
reg TX_INIT_4_REG = TX_INIT_4;
reg TX_INIT_5_REG = TX_INIT_5;
reg TX_INIT_TRI_REG = TX_INIT_TRI;
reg [`XPHY__TX_OUTPUT_PHASE_90_0_SZ:1] TX_OUTPUT_PHASE_90_0_REG = TX_OUTPUT_PHASE_90_0;
reg [`XPHY__TX_OUTPUT_PHASE_90_1_SZ:1] TX_OUTPUT_PHASE_90_1_REG = TX_OUTPUT_PHASE_90_1;
reg [`XPHY__TX_OUTPUT_PHASE_90_2_SZ:1] TX_OUTPUT_PHASE_90_2_REG = TX_OUTPUT_PHASE_90_2;
reg [`XPHY__TX_OUTPUT_PHASE_90_3_SZ:1] TX_OUTPUT_PHASE_90_3_REG = TX_OUTPUT_PHASE_90_3;
reg [`XPHY__TX_OUTPUT_PHASE_90_4_SZ:1] TX_OUTPUT_PHASE_90_4_REG = TX_OUTPUT_PHASE_90_4;
reg [`XPHY__TX_OUTPUT_PHASE_90_5_SZ:1] TX_OUTPUT_PHASE_90_5_REG = TX_OUTPUT_PHASE_90_5;
reg [`XPHY__TX_OUTPUT_PHASE_90_TRI_SZ:1] TX_OUTPUT_PHASE_90_TRI_REG = TX_OUTPUT_PHASE_90_TRI;
reg [`XPHY__WRITE_LEVELING_SZ:1] WRITE_LEVELING_REG = WRITE_LEVELING;

initial begin
  ATTR[`XPHY__CASCADE_0] = CASCADE_0;
  ATTR[`XPHY__CASCADE_1] = CASCADE_1;
  ATTR[`XPHY__CASCADE_2] = CASCADE_2;
  ATTR[`XPHY__CASCADE_3] = CASCADE_3;
  ATTR[`XPHY__CASCADE_4] = CASCADE_4;
  ATTR[`XPHY__CASCADE_5] = CASCADE_5;
  ATTR[`XPHY__CONTINUOUS_DQS] = CONTINUOUS_DQS;
  ATTR[`XPHY__CRSE_DLY_EN] = CRSE_DLY_EN;
  ATTR[`XPHY__DELAY_VALUE_0] = DELAY_VALUE_0;
  ATTR[`XPHY__DELAY_VALUE_1] = DELAY_VALUE_1;
  ATTR[`XPHY__DELAY_VALUE_2] = DELAY_VALUE_2;
  ATTR[`XPHY__DELAY_VALUE_3] = DELAY_VALUE_3;
  ATTR[`XPHY__DELAY_VALUE_4] = DELAY_VALUE_4;
  ATTR[`XPHY__DELAY_VALUE_5] = DELAY_VALUE_5;
  ATTR[`XPHY__DIS_IDLY_VT_TRACK] = DIS_IDLY_VT_TRACK;
  ATTR[`XPHY__DIS_ODLY_VT_TRACK] = DIS_ODLY_VT_TRACK;
  ATTR[`XPHY__DIS_QDLY_VT_TRACK] = DIS_QDLY_VT_TRACK;
  ATTR[`XPHY__DQS_MODE] = DQS_MODE;
  ATTR[`XPHY__DQS_SRC] = DQS_SRC;
  ATTR[`XPHY__EN_CLK_TO_LOWER] = EN_CLK_TO_LOWER;
  ATTR[`XPHY__EN_CLK_TO_UPPER] = EN_CLK_TO_UPPER;
  ATTR[`XPHY__EN_DYN_DLY_MODE] = EN_DYN_DLY_MODE;
  ATTR[`XPHY__EN_OTHER_NCLK] = EN_OTHER_NCLK;
  ATTR[`XPHY__EN_OTHER_PCLK] = EN_OTHER_PCLK;
  ATTR[`XPHY__FAST_CK] = FAST_CK;
  ATTR[`XPHY__FIFO_MODE_0] = FIFO_MODE_0;
  ATTR[`XPHY__FIFO_MODE_1] = FIFO_MODE_1;
  ATTR[`XPHY__FIFO_MODE_2] = FIFO_MODE_2;
  ATTR[`XPHY__FIFO_MODE_3] = FIFO_MODE_3;
  ATTR[`XPHY__FIFO_MODE_4] = FIFO_MODE_4;
  ATTR[`XPHY__FIFO_MODE_5] = FIFO_MODE_5;
  ATTR[`XPHY__IBUF_DIS_SRC_0] = IBUF_DIS_SRC_0;
  ATTR[`XPHY__IBUF_DIS_SRC_1] = IBUF_DIS_SRC_1;
  ATTR[`XPHY__IBUF_DIS_SRC_2] = IBUF_DIS_SRC_2;
  ATTR[`XPHY__IBUF_DIS_SRC_3] = IBUF_DIS_SRC_3;
  ATTR[`XPHY__IBUF_DIS_SRC_4] = IBUF_DIS_SRC_4;
  ATTR[`XPHY__IBUF_DIS_SRC_5] = IBUF_DIS_SRC_5;
  ATTR[`XPHY__INV_RXCLK] = INV_RXCLK;
  ATTR[`XPHY__LP4_DQS] = LP4_DQS;
  ATTR[`XPHY__ODELAY_BYPASS_0] = ODELAY_BYPASS_0;
  ATTR[`XPHY__ODELAY_BYPASS_1] = ODELAY_BYPASS_1;
  ATTR[`XPHY__ODELAY_BYPASS_2] = ODELAY_BYPASS_2;
  ATTR[`XPHY__ODELAY_BYPASS_3] = ODELAY_BYPASS_3;
  ATTR[`XPHY__ODELAY_BYPASS_4] = ODELAY_BYPASS_4;
  ATTR[`XPHY__ODELAY_BYPASS_5] = ODELAY_BYPASS_5;
  ATTR[`XPHY__ODT_SRC_0] = ODT_SRC_0;
  ATTR[`XPHY__ODT_SRC_1] = ODT_SRC_1;
  ATTR[`XPHY__ODT_SRC_2] = ODT_SRC_2;
  ATTR[`XPHY__ODT_SRC_3] = ODT_SRC_3;
  ATTR[`XPHY__ODT_SRC_4] = ODT_SRC_4;
  ATTR[`XPHY__ODT_SRC_5] = ODT_SRC_5;
  ATTR[`XPHY__PRIME_VAL] = PRIME_VAL;
  ATTR[`XPHY__REFCLK_FREQUENCY] = $realtobits(REFCLK_FREQUENCY);
  ATTR[`XPHY__RX_CLK_PHASE_N] = RX_CLK_PHASE_N;
  ATTR[`XPHY__RX_CLK_PHASE_P] = RX_CLK_PHASE_P;
  ATTR[`XPHY__RX_DATA_WIDTH] = RX_DATA_WIDTH;
  ATTR[`XPHY__RX_GATING] = RX_GATING;
  ATTR[`XPHY__SELF_CALIBRATE] = SELF_CALIBRATE;
  ATTR[`XPHY__SERIAL_MODE] = SERIAL_MODE;
  ATTR[`XPHY__TBYTE_CTL_0] = TBYTE_CTL_0;
  ATTR[`XPHY__TBYTE_CTL_1] = TBYTE_CTL_1;
  ATTR[`XPHY__TBYTE_CTL_2] = TBYTE_CTL_2;
  ATTR[`XPHY__TBYTE_CTL_3] = TBYTE_CTL_3;
  ATTR[`XPHY__TBYTE_CTL_4] = TBYTE_CTL_4;
  ATTR[`XPHY__TBYTE_CTL_5] = TBYTE_CTL_5;
  ATTR[`XPHY__TXRX_LOOPBACK_0] = TXRX_LOOPBACK_0;
  ATTR[`XPHY__TXRX_LOOPBACK_1] = TXRX_LOOPBACK_1;
  ATTR[`XPHY__TXRX_LOOPBACK_2] = TXRX_LOOPBACK_2;
  ATTR[`XPHY__TXRX_LOOPBACK_3] = TXRX_LOOPBACK_3;
  ATTR[`XPHY__TXRX_LOOPBACK_4] = TXRX_LOOPBACK_4;
  ATTR[`XPHY__TXRX_LOOPBACK_5] = TXRX_LOOPBACK_5;
  ATTR[`XPHY__TX_DATA_WIDTH] = TX_DATA_WIDTH;
  ATTR[`XPHY__TX_GATING] = TX_GATING;
  ATTR[`XPHY__TX_INIT_0] = TX_INIT_0;
  ATTR[`XPHY__TX_INIT_1] = TX_INIT_1;
  ATTR[`XPHY__TX_INIT_2] = TX_INIT_2;
  ATTR[`XPHY__TX_INIT_3] = TX_INIT_3;
  ATTR[`XPHY__TX_INIT_4] = TX_INIT_4;
  ATTR[`XPHY__TX_INIT_5] = TX_INIT_5;
  ATTR[`XPHY__TX_INIT_TRI] = TX_INIT_TRI;
  ATTR[`XPHY__TX_OUTPUT_PHASE_90_0] = TX_OUTPUT_PHASE_90_0;
  ATTR[`XPHY__TX_OUTPUT_PHASE_90_1] = TX_OUTPUT_PHASE_90_1;
  ATTR[`XPHY__TX_OUTPUT_PHASE_90_2] = TX_OUTPUT_PHASE_90_2;
  ATTR[`XPHY__TX_OUTPUT_PHASE_90_3] = TX_OUTPUT_PHASE_90_3;
  ATTR[`XPHY__TX_OUTPUT_PHASE_90_4] = TX_OUTPUT_PHASE_90_4;
  ATTR[`XPHY__TX_OUTPUT_PHASE_90_5] = TX_OUTPUT_PHASE_90_5;
  ATTR[`XPHY__TX_OUTPUT_PHASE_90_TRI] = TX_OUTPUT_PHASE_90_TRI;
  ATTR[`XPHY__WRITE_LEVELING] = WRITE_LEVELING;
end

always @(trig_attr) begin
  CASCADE_0_REG = ATTR[`XPHY__CASCADE_0];
  CASCADE_1_REG = ATTR[`XPHY__CASCADE_1];
  CASCADE_2_REG = ATTR[`XPHY__CASCADE_2];
  CASCADE_3_REG = ATTR[`XPHY__CASCADE_3];
  CASCADE_4_REG = ATTR[`XPHY__CASCADE_4];
  CASCADE_5_REG = ATTR[`XPHY__CASCADE_5];
  CONTINUOUS_DQS_REG = ATTR[`XPHY__CONTINUOUS_DQS];
  CRSE_DLY_EN_REG = ATTR[`XPHY__CRSE_DLY_EN];
  DELAY_VALUE_0_REG = ATTR[`XPHY__DELAY_VALUE_0];
  DELAY_VALUE_1_REG = ATTR[`XPHY__DELAY_VALUE_1];
  DELAY_VALUE_2_REG = ATTR[`XPHY__DELAY_VALUE_2];
  DELAY_VALUE_3_REG = ATTR[`XPHY__DELAY_VALUE_3];
  DELAY_VALUE_4_REG = ATTR[`XPHY__DELAY_VALUE_4];
  DELAY_VALUE_5_REG = ATTR[`XPHY__DELAY_VALUE_5];
  DIS_IDLY_VT_TRACK_REG = ATTR[`XPHY__DIS_IDLY_VT_TRACK];
  DIS_ODLY_VT_TRACK_REG = ATTR[`XPHY__DIS_ODLY_VT_TRACK];
  DIS_QDLY_VT_TRACK_REG = ATTR[`XPHY__DIS_QDLY_VT_TRACK];
  DQS_MODE_REG = ATTR[`XPHY__DQS_MODE];
  DQS_SRC_REG = ATTR[`XPHY__DQS_SRC];
  EN_CLK_TO_LOWER_REG = ATTR[`XPHY__EN_CLK_TO_LOWER];
  EN_CLK_TO_UPPER_REG = ATTR[`XPHY__EN_CLK_TO_UPPER];
  EN_DYN_DLY_MODE_REG = ATTR[`XPHY__EN_DYN_DLY_MODE];
  EN_OTHER_NCLK_REG = ATTR[`XPHY__EN_OTHER_NCLK];
  EN_OTHER_PCLK_REG = ATTR[`XPHY__EN_OTHER_PCLK];
  FAST_CK_REG = ATTR[`XPHY__FAST_CK];
  FIFO_MODE_0_REG = ATTR[`XPHY__FIFO_MODE_0];
  FIFO_MODE_1_REG = ATTR[`XPHY__FIFO_MODE_1];
  FIFO_MODE_2_REG = ATTR[`XPHY__FIFO_MODE_2];
  FIFO_MODE_3_REG = ATTR[`XPHY__FIFO_MODE_3];
  FIFO_MODE_4_REG = ATTR[`XPHY__FIFO_MODE_4];
  FIFO_MODE_5_REG = ATTR[`XPHY__FIFO_MODE_5];
  IBUF_DIS_SRC_0_REG = ATTR[`XPHY__IBUF_DIS_SRC_0];
  IBUF_DIS_SRC_1_REG = ATTR[`XPHY__IBUF_DIS_SRC_1];
  IBUF_DIS_SRC_2_REG = ATTR[`XPHY__IBUF_DIS_SRC_2];
  IBUF_DIS_SRC_3_REG = ATTR[`XPHY__IBUF_DIS_SRC_3];
  IBUF_DIS_SRC_4_REG = ATTR[`XPHY__IBUF_DIS_SRC_4];
  IBUF_DIS_SRC_5_REG = ATTR[`XPHY__IBUF_DIS_SRC_5];
  INV_RXCLK_REG = ATTR[`XPHY__INV_RXCLK];
  LP4_DQS_REG = ATTR[`XPHY__LP4_DQS];
  ODELAY_BYPASS_0_REG = ATTR[`XPHY__ODELAY_BYPASS_0];
  ODELAY_BYPASS_1_REG = ATTR[`XPHY__ODELAY_BYPASS_1];
  ODELAY_BYPASS_2_REG = ATTR[`XPHY__ODELAY_BYPASS_2];
  ODELAY_BYPASS_3_REG = ATTR[`XPHY__ODELAY_BYPASS_3];
  ODELAY_BYPASS_4_REG = ATTR[`XPHY__ODELAY_BYPASS_4];
  ODELAY_BYPASS_5_REG = ATTR[`XPHY__ODELAY_BYPASS_5];
  ODT_SRC_0_REG = ATTR[`XPHY__ODT_SRC_0];
  ODT_SRC_1_REG = ATTR[`XPHY__ODT_SRC_1];
  ODT_SRC_2_REG = ATTR[`XPHY__ODT_SRC_2];
  ODT_SRC_3_REG = ATTR[`XPHY__ODT_SRC_3];
  ODT_SRC_4_REG = ATTR[`XPHY__ODT_SRC_4];
  ODT_SRC_5_REG = ATTR[`XPHY__ODT_SRC_5];
  PRIME_VAL_REG = ATTR[`XPHY__PRIME_VAL];
  REFCLK_FREQUENCY_REG = $bitstoreal(ATTR[`XPHY__REFCLK_FREQUENCY]);
  RX_CLK_PHASE_N_REG = ATTR[`XPHY__RX_CLK_PHASE_N];
  RX_CLK_PHASE_P_REG = ATTR[`XPHY__RX_CLK_PHASE_P];
  RX_DATA_WIDTH_REG = ATTR[`XPHY__RX_DATA_WIDTH];
  RX_GATING_REG = ATTR[`XPHY__RX_GATING];
  SELF_CALIBRATE_REG = ATTR[`XPHY__SELF_CALIBRATE];
  SERIAL_MODE_REG = ATTR[`XPHY__SERIAL_MODE];
  TBYTE_CTL_0_REG = ATTR[`XPHY__TBYTE_CTL_0];
  TBYTE_CTL_1_REG = ATTR[`XPHY__TBYTE_CTL_1];
  TBYTE_CTL_2_REG = ATTR[`XPHY__TBYTE_CTL_2];
  TBYTE_CTL_3_REG = ATTR[`XPHY__TBYTE_CTL_3];
  TBYTE_CTL_4_REG = ATTR[`XPHY__TBYTE_CTL_4];
  TBYTE_CTL_5_REG = ATTR[`XPHY__TBYTE_CTL_5];
  TXRX_LOOPBACK_0_REG = ATTR[`XPHY__TXRX_LOOPBACK_0];
  TXRX_LOOPBACK_1_REG = ATTR[`XPHY__TXRX_LOOPBACK_1];
  TXRX_LOOPBACK_2_REG = ATTR[`XPHY__TXRX_LOOPBACK_2];
  TXRX_LOOPBACK_3_REG = ATTR[`XPHY__TXRX_LOOPBACK_3];
  TXRX_LOOPBACK_4_REG = ATTR[`XPHY__TXRX_LOOPBACK_4];
  TXRX_LOOPBACK_5_REG = ATTR[`XPHY__TXRX_LOOPBACK_5];
  TX_DATA_WIDTH_REG = ATTR[`XPHY__TX_DATA_WIDTH];
  TX_GATING_REG = ATTR[`XPHY__TX_GATING];
  TX_INIT_0_REG = ATTR[`XPHY__TX_INIT_0];
  TX_INIT_1_REG = ATTR[`XPHY__TX_INIT_1];
  TX_INIT_2_REG = ATTR[`XPHY__TX_INIT_2];
  TX_INIT_3_REG = ATTR[`XPHY__TX_INIT_3];
  TX_INIT_4_REG = ATTR[`XPHY__TX_INIT_4];
  TX_INIT_5_REG = ATTR[`XPHY__TX_INIT_5];
  TX_INIT_TRI_REG = ATTR[`XPHY__TX_INIT_TRI];
  TX_OUTPUT_PHASE_90_0_REG = ATTR[`XPHY__TX_OUTPUT_PHASE_90_0];
  TX_OUTPUT_PHASE_90_1_REG = ATTR[`XPHY__TX_OUTPUT_PHASE_90_1];
  TX_OUTPUT_PHASE_90_2_REG = ATTR[`XPHY__TX_OUTPUT_PHASE_90_2];
  TX_OUTPUT_PHASE_90_3_REG = ATTR[`XPHY__TX_OUTPUT_PHASE_90_3];
  TX_OUTPUT_PHASE_90_4_REG = ATTR[`XPHY__TX_OUTPUT_PHASE_90_4];
  TX_OUTPUT_PHASE_90_5_REG = ATTR[`XPHY__TX_OUTPUT_PHASE_90_5];
  TX_OUTPUT_PHASE_90_TRI_REG = ATTR[`XPHY__TX_OUTPUT_PHASE_90_TRI];
  WRITE_LEVELING_REG = ATTR[`XPHY__WRITE_LEVELING];
end

// procedures to override, read attribute values

task write_attr;
  input  [`XPHY_ADDR_SZ-1:0] addr;
  input  [`XPHY_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`XPHY_DATA_SZ-1:0] read_attr;
  input  [`XPHY_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
