Timing Analyzer report for filter_test
Sun Dec  3 16:30:50 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'clk50'
 25. Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'clk50'
 35. Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; filter_test                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk50                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk50 }                                            ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk50  ; pll1|altpll_component|auto_generated|pll1|inclk[0] ; { pll1|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                              ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 79.41 MHz  ; 79.41 MHz       ; pll1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 347.71 MHz ; 250.0 MHz       ; clk50                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.593 ; -51.308       ;
; clk50                                            ; 17.124 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.301 ; 0.000         ;
; clk50                                            ; 2.479 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.694 ; 0.000         ;
; clk50                                            ; 9.722 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.593 ; data_1[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.924     ;
; -2.590 ; data_2[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.921     ;
; -2.525 ; data_1[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.856     ;
; -2.508 ; data_2[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.839     ;
; -2.503 ; data_1[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.834     ;
; -2.469 ; data_1[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.800     ;
; -2.468 ; data_1[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.799     ;
; -2.466 ; data_2[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.797     ;
; -2.465 ; data_2[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.796     ;
; -2.462 ; data_2[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.793     ;
; -2.457 ; data_1[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.788     ;
; -2.400 ; data_1[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.731     ;
; -2.395 ; data_1[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.726     ;
; -2.393 ; data_1[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.724     ;
; -2.384 ; data_2[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.715     ;
; -2.383 ; data_2[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.714     ;
; -2.379 ; data_1[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.710     ;
; -2.378 ; data_1[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.709     ;
; -2.370 ; data_2[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.701     ;
; -2.339 ; data_2[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.670     ;
; -2.337 ; data_1[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.668     ;
; -2.337 ; data_2[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.668     ;
; -2.336 ; data_1[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.667     ;
; -2.334 ; data_1[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.665     ;
; -2.334 ; data_2[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.665     ;
; -2.333 ; data_2[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.664     ;
; -2.332 ; data_1[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.663     ;
; -2.311 ; data_2[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.642     ;
; -2.305 ; data_1[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.636     ;
; -2.268 ; data_1[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.599     ;
; -2.268 ; data_1[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.599     ;
; -2.263 ; data_1[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.594     ;
; -2.263 ; data_1[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.594     ;
; -2.252 ; data_2[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.583     ;
; -2.251 ; data_2[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.582     ;
; -2.247 ; data_2[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.578     ;
; -2.247 ; data_1[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.578     ;
; -2.246 ; data_1[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.577     ;
; -2.245 ; data_2[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.576     ;
; -2.229 ; data_2[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.560     ;
; -2.207 ; data_2[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.538     ;
; -2.207 ; data_2[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.538     ;
; -2.205 ; data_1[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.536     ;
; -2.205 ; data_2[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.536     ;
; -2.204 ; data_1[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.535     ;
; -2.202 ; data_1[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.533     ;
; -2.202 ; data_2[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.533     ;
; -2.201 ; data_1[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.532     ;
; -2.201 ; data_2[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.532     ;
; -2.200 ; data_1[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.531     ;
; -2.186 ; data_2[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.517     ;
; -2.180 ; data_2[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.511     ;
; -2.180 ; data_1[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.511     ;
; -2.172 ; data_1[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.503     ;
; -2.136 ; data_1[4] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.467     ;
; -2.134 ; data_1[2] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.465     ;
; -2.131 ; data_1[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.462     ;
; -2.131 ; data_1[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.462     ;
; -2.120 ; data_2[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.451     ;
; -2.119 ; data_2[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.450     ;
; -2.117 ; data_2[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.448     ;
; -2.115 ; data_2[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.446     ;
; -2.115 ; data_1[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.446     ;
; -2.114 ; data_1[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.445     ;
; -2.113 ; data_2[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.444     ;
; -2.104 ; data_2[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.435     ;
; -2.094 ; data_2[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.425     ;
; -2.085 ; data_1[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.416     ;
; -2.076 ; data_2[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.407     ;
; -2.075 ; data_2[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.406     ;
; -2.075 ; data_2[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.406     ;
; -2.073 ; data_2[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.404     ;
; -2.072 ; data_1[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.403     ;
; -2.070 ; data_1[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.401     ;
; -2.069 ; data_1[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.400     ;
; -2.069 ; data_2[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.400     ;
; -2.068 ; data_1[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.399     ;
; -2.068 ; data_1[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.399     ;
; -2.067 ; data_1[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.398     ;
; -2.064 ; data_2[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.395     ;
; -2.055 ; data_2[7] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.386     ;
; -2.054 ; data_2[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.385     ;
; -2.048 ; data_1[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.379     ;
; -2.047 ; data_1[7] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.378     ;
; -2.002 ; data_1[4] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.333     ;
; -2.002 ; data_1[2] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.333     ;
; -1.999 ; data_1[4] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.330     ;
; -1.993 ; data_1[2] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.324     ;
; -1.990 ; data_2[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.321     ;
; -1.987 ; data_2[0] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.318     ;
; -1.985 ; data_2[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.316     ;
; -1.983 ; data_2[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.314     ;
; -1.982 ; data_2[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.313     ;
; -1.982 ; data_1[0] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.313     ;
; -1.981 ; data_1[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.312     ;
; -1.981 ; data_2[2] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.312     ;
; -1.977 ; data_1[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.308     ;
; -1.972 ; data_2[4] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.303     ;
; -1.969 ; data_2[6] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.300     ;
; -1.960 ; data_1[6] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.291     ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                               ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 17.124 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.851      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.301 ; sum_ram_data_in[33]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.964      ;
; 0.337 ; sum_ram_data_in[6]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.001      ;
; 0.340 ; output_ram_data_in[3]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.004      ;
; 0.342 ; sum_ram_data_in[26]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.007      ;
; 0.342 ; sum_ram_data_in[32]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.007      ;
; 0.344 ; sum_ram_data_in[4]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.007      ;
; 0.345 ; sum_ram_data_in[37]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.008      ;
; 0.348 ; sum_ram_data_in[9]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.013      ;
; 0.349 ; sum_ram_data_in[19]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.013      ;
; 0.350 ; sum_ram_data_in[17]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.015      ;
; 0.352 ; sum_ram_data_in[35]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.014      ;
; 0.356 ; sum_ram_data_in[2]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.021      ;
; 0.360 ; output_ram_data_in[5]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a5~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.062      ;
; 0.363 ; output_ram_data_in[2]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a2~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.064      ;
; 0.366 ; sum_ram_data_in[36]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.030      ;
; 0.367 ; sum_ram_data_in[5]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.030      ;
; 0.367 ; sum_ram_data_in[18]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.032      ;
; 0.372 ; sum_write_addr[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.031      ;
; 0.374 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.033      ;
; 0.375 ; output_ram_data_in[4]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a4~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.074      ;
; 0.376 ; sum_ram_data_in[23]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.044      ;
; 0.377 ; sum_write_addr[7]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.036      ;
; 0.379 ; output_ram_data_in[17] ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a17~porta_datain_reg0     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.078      ;
; 0.383 ; sum_ram_data_in[10]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.048      ;
; 0.386 ; sum_ram_data_in[29]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.049      ;
; 0.391 ; sum_ram_data_in[13]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.054      ;
; 0.394 ; sum_ram_data_in[25]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.058      ;
; 0.399 ; sum_ram_data_in[21]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.062      ;
; 0.400 ; sum_ram_data_in[3]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.062      ;
; 0.400 ; sum_ram_data_in[12]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.063      ;
; 0.401 ; sum_read_en            ; sum_read_en                                                                                                       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TX:tt1|INDEX[2]        ; TX:tt1|INDEX[2]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TX:tt1|INDEX[1]        ; TX:tt1|INDEX[1]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TX:tt1|INDEX[3]        ; TX:tt1|INDEX[3]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sum_read_addr[8]       ; sum_read_addr[8]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sum_read_addr[9]       ; sum_read_addr[9]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sum_write_en           ; sum_write_en                                                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; s[3]                   ; s[3]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; s[2]                   ; s[2]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; s[1]                   ; s[1]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sum_ram_data_in[28]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.064      ;
; 0.402 ; p[24]                  ; p[24]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p[25]                  ; p[25]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p[26]                  ; p[26]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p[28]                  ; p[28]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p[17]                  ; p[17]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p[18]                  ; p[18]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p[19]                  ; p[19]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; state[3]               ; state[3]                                                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; state[1]               ; state[1]                                                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; filtering[0]           ; filtering[0]                                                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; proc_write_addr[0]     ; proc_write_addr[0]                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; q[1]                   ; q[1]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; q[0]                   ; q[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p[29]                  ; p[29]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p[12]                  ; p[12]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p[11]                  ; p[11]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p[30]                  ; p[30]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p[13]                  ; p[13]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p[14]                  ; p[14]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p[16]                  ; p[16]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p[31]                  ; p[31]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; q[2]                   ; q[2]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; k[0]                   ; k[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; k[8]                   ; k[8]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; k[9]                   ; k[9]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~porta_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.062      ;
; 0.404 ; j[0]                   ; j[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; j[11]                  ; j[11]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.068      ;
; 0.406 ; TX:tt1|INDEX[0]        ; TX:tt1|INDEX[0]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; s[0]                   ; s[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; state[0]               ; state[0]                                                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.410 ; sum_write_addr[2]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.067      ;
; 0.414 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.073      ;
; 0.414 ; sum_write_addr[6]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.071      ;
; 0.414 ; filt_read_addr[2]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.008      ;
; 0.415 ; proc_read_addr[1]      ; processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a7~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.005      ;
; 0.416 ; filt_read_addr[4]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.010      ;
; 0.416 ; proc_read_addr[2]      ; processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a21~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.010      ;
; 0.423 ; sum_write_addr[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.084      ;
; 0.428 ; data_in[0]             ; TX:tt1|DATAFLL[1]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; data_in[4]             ; TX:tt1|DATAFLL[5]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; internal_state.000     ; internal_state.001                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; data_in[2]             ; TX:tt1|DATAFLL[3]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.698      ;
; 0.433 ; sum_read_addr[4]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.022      ;
; 0.435 ; sum_read_addr[3]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.024      ;
; 0.436 ; sum_read_addr[2]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.025      ;
; 0.440 ; TX:tt1|INDEX[2]        ; TX:tt1|INDEX[3]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.708      ;
; 0.441 ; sum_read_addr[5]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.030      ;
; 0.441 ; TX:tt1|INDEX[2]        ; TX:tt1|INDEX[0]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.709      ;
; 0.441 ; filt_read_addr[5]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.035      ;
; 0.442 ; TX:tt1|INDEX[2]        ; TX:tt1|TX_LINE                                                                                                    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.710      ;
; 0.442 ; internal_state.101     ; internal_state.000                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.445 ; proc_read_addr[3]      ; processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a21~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.039      ;
; 0.449 ; proc_read_addr[0]      ; processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a16~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.039      ;
; 0.450 ; sending_state.1001     ; sending_state.1010                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; sending_state.0011     ; sending_state.0100                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.452 ; sending_state.0001     ; sending_state.0010                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.720      ;
; 0.453 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.114      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 2.479 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 0.000        ; 0.043      ; 2.708      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 88.78 MHz  ; 88.78 MHz       ; pll1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 380.23 MHz ; 250.0 MHz       ; clk50                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.264 ; -16.132       ;
; clk50                                            ; 17.370 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.299 ; 0.000         ;
; clk50                                            ; 2.261 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.687 ; 0.000         ;
; clk50                                            ; 9.656 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.264 ; data_1[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.575     ;
; -1.261 ; data_2[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.572     ;
; -1.220 ; data_1[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.531     ;
; -1.191 ; data_2[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.502     ;
; -1.185 ; data_1[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.496     ;
; -1.169 ; data_1[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.480     ;
; -1.166 ; data_2[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.477     ;
; -1.163 ; data_1[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.474     ;
; -1.160 ; data_2[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.471     ;
; -1.150 ; data_2[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.461     ;
; -1.144 ; data_1[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.455     ;
; -1.123 ; data_1[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.434     ;
; -1.119 ; data_1[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.430     ;
; -1.104 ; data_1[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.415     ;
; -1.096 ; data_2[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.407     ;
; -1.090 ; data_2[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.401     ;
; -1.090 ; data_1[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.401     ;
; -1.084 ; data_1[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.395     ;
; -1.069 ; data_2[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.380     ;
; -1.055 ; data_2[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.366     ;
; -1.053 ; data_1[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.364     ;
; -1.050 ; data_2[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.361     ;
; -1.049 ; data_1[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.360     ;
; -1.049 ; data_2[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.360     ;
; -1.047 ; data_1[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.358     ;
; -1.044 ; data_2[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.355     ;
; -1.043 ; data_1[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.354     ;
; -1.021 ; data_2[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.332     ;
; -1.014 ; data_1[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.325     ;
; -1.007 ; data_1[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.318     ;
; -1.007 ; data_1[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.318     ;
; -1.003 ; data_1[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.314     ;
; -1.003 ; data_1[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.314     ;
; -0.980 ; data_2[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.291     ;
; -0.974 ; data_2[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.285     ;
; -0.974 ; data_2[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.285     ;
; -0.974 ; data_1[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.285     ;
; -0.968 ; data_2[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.279     ;
; -0.968 ; data_1[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.279     ;
; -0.942 ; data_2[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.253     ;
; -0.939 ; data_2[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.250     ;
; -0.939 ; data_2[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.250     ;
; -0.937 ; data_1[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.248     ;
; -0.934 ; data_2[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.245     ;
; -0.933 ; data_1[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.244     ;
; -0.933 ; data_2[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.244     ;
; -0.932 ; data_1[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.243     ;
; -0.931 ; data_1[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.242     ;
; -0.928 ; data_2[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.239     ;
; -0.927 ; data_1[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.238     ;
; -0.920 ; data_2[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.231     ;
; -0.913 ; data_1[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.224     ;
; -0.906 ; data_2[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.217     ;
; -0.897 ; data_1[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.208     ;
; -0.891 ; data_1[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.202     ;
; -0.890 ; data_1[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.201     ;
; -0.887 ; data_1[4] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.198     ;
; -0.886 ; data_1[2] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.197     ;
; -0.864 ; data_2[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.175     ;
; -0.860 ; data_2[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.171     ;
; -0.858 ; data_2[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.169     ;
; -0.858 ; data_2[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.169     ;
; -0.858 ; data_1[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.169     ;
; -0.852 ; data_2[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.163     ;
; -0.852 ; data_1[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.163     ;
; -0.841 ; data_2[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.152     ;
; -0.831 ; data_2[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.142     ;
; -0.824 ; data_2[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.135     ;
; -0.823 ; data_2[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.134     ;
; -0.823 ; data_2[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.134     ;
; -0.822 ; data_1[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.133     ;
; -0.817 ; data_1[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.128     ;
; -0.817 ; data_2[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.128     ;
; -0.816 ; data_1[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.127     ;
; -0.815 ; data_1[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.126     ;
; -0.815 ; data_1[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.126     ;
; -0.815 ; data_1[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.126     ;
; -0.812 ; data_2[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.123     ;
; -0.812 ; data_2[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.123     ;
; -0.811 ; data_1[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.122     ;
; -0.805 ; data_2[7] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.116     ;
; -0.804 ; data_2[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.115     ;
; -0.797 ; data_1[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.108     ;
; -0.796 ; data_1[7] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.107     ;
; -0.774 ; data_1[4] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.085     ;
; -0.774 ; data_1[2] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.085     ;
; -0.770 ; data_1[4] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.081     ;
; -0.770 ; data_1[2] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.081     ;
; -0.749 ; data_2[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.060     ;
; -0.744 ; data_2[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.055     ;
; -0.742 ; data_2[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.053     ;
; -0.742 ; data_2[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.053     ;
; -0.742 ; data_2[0] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.053     ;
; -0.740 ; data_1[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.051     ;
; -0.736 ; data_2[2] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.047     ;
; -0.736 ; data_1[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.047     ;
; -0.736 ; data_1[0] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.047     ;
; -0.730 ; data_2[6] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.041     ;
; -0.725 ; data_2[4] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.036     ;
; -0.721 ; data_1[6] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 11.032     ;
+--------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 17.370 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 20.000       ; -0.039     ; 2.610      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.299 ; sum_ram_data_in[33]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.893      ;
; 0.340 ; sum_ram_data_in[6]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.936      ;
; 0.342 ; sum_ram_data_in[19]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.938      ;
; 0.343 ; sum_ram_data_in[35]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.937      ;
; 0.344 ; output_ram_data_in[3]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.939      ;
; 0.345 ; sum_ram_data_in[26]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.941      ;
; 0.346 ; sum_ram_data_in[32]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.942      ;
; 0.347 ; sum_ram_data_in[17]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.943      ;
; 0.349 ; sum_ram_data_in[4]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.943      ;
; 0.349 ; sum_ram_data_in[9]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.945      ;
; 0.350 ; sum_ram_data_in[37]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.944      ;
; 0.353 ; sum_read_en            ; sum_read_en                                                                                                       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TX:tt1|INDEX[2]        ; TX:tt1|INDEX[2]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TX:tt1|INDEX[1]        ; TX:tt1|INDEX[1]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TX:tt1|INDEX[3]        ; TX:tt1|INDEX[3]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sum_read_addr[8]       ; sum_read_addr[8]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sum_read_addr[9]       ; sum_read_addr[9]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sum_write_en           ; sum_write_en                                                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; state[3]               ; state[3]                                                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; state[1]               ; state[1]                                                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; s[3]                   ; s[3]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; s[2]                   ; s[2]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; s[1]                   ; s[1]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; p[24]                  ; p[24]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p[25]                  ; p[25]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p[26]                  ; p[26]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p[28]                  ; p[28]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p[13]                  ; p[13]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p[17]                  ; p[17]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p[18]                  ; p[18]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p[19]                  ; p[19]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p[31]                  ; p[31]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sum_ram_data_in[2]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.951      ;
; 0.355 ; filtering[0]           ; filtering[0]                                                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; proc_write_addr[0]     ; proc_write_addr[0]                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; q[1]                   ; q[1]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; q[0]                   ; q[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p[29]                  ; p[29]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p[12]                  ; p[12]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p[11]                  ; p[11]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p[30]                  ; p[30]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p[14]                  ; p[14]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p[16]                  ; p[16]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; q[2]                   ; q[2]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; k[0]                   ; k[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; k[8]                   ; k[8]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; k[9]                   ; k[9]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; j[0]                   ; j[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; j[11]                  ; j[11]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; sum_ram_data_in[5]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.951      ;
; 0.364 ; TX:tt1|INDEX[0]        ; TX:tt1|INDEX[0]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; s[0]                   ; s[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; output_ram_data_in[5]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a5~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.994      ;
; 0.365 ; state[0]               ; state[0]                                                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.369 ; sum_ram_data_in[36]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.965      ;
; 0.369 ; output_ram_data_in[2]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a2~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.997      ;
; 0.370 ; sum_ram_data_in[18]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.966      ;
; 0.370 ; sum_write_addr[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.961      ;
; 0.371 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.962      ;
; 0.373 ; sum_ram_data_in[10]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.969      ;
; 0.373 ; sum_write_addr[7]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.964      ;
; 0.374 ; sum_ram_data_in[29]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.968      ;
; 0.378 ; sum_ram_data_in[23]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.976      ;
; 0.379 ; sum_ram_data_in[13]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.973      ;
; 0.379 ; output_ram_data_in[4]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a4~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.006      ;
; 0.381 ; output_ram_data_in[17] ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a17~porta_datain_reg0     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.009      ;
; 0.382 ; sum_ram_data_in[25]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.978      ;
; 0.383 ; sum_ram_data_in[12]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.977      ;
; 0.386 ; sum_ram_data_in[28]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.980      ;
; 0.388 ; internal_state.000     ; internal_state.001                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.632      ;
; 0.395 ; data_in[0]             ; TX:tt1|DATAFLL[1]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; data_in[4]             ; TX:tt1|DATAFLL[5]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; sum_ram_data_in[21]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.991      ;
; 0.398 ; data_in[2]             ; TX:tt1|DATAFLL[3]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; TX:tt1|INDEX[2]        ; TX:tt1|INDEX[3]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.399 ; sum_ram_data_in[3]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.994      ;
; 0.399 ; TX:tt1|INDEX[2]        ; TX:tt1|INDEX[0]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; TX:tt1|INDEX[2]        ; TX:tt1|TX_LINE                                                                                                    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~porta_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.991      ;
; 0.400 ; internal_state.101     ; internal_state.000                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.404 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.997      ;
; 0.407 ; sum_write_addr[2]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.996      ;
; 0.408 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.000      ;
; 0.413 ; sum_write_addr[6]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.002      ;
; 0.413 ; TX:tt1|INDEX[0]        ; TX:tt1|INDEX[2]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.657      ;
; 0.413 ; TX:tt1|INDEX[0]        ; TX:tt1|INDEX[1]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.657      ;
; 0.414 ; proc_read_addr[1]      ; processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a7~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.939      ;
; 0.415 ; sending_state.1001     ; sending_state.1010                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; sending_state.0011     ; sending_state.0100                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.418 ; sending_state.0001     ; sending_state.0010                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.419 ; sending_state.0111     ; sending_state.1000                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.663      ;
; 0.419 ; sending_state.1011     ; sending_state.0000                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.663      ;
; 0.420 ; sum_write_addr[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.013      ;
; 0.420 ; filt_read_addr[2]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.950      ;
; 0.420 ; filt_read_addr[4]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.950      ;
; 0.420 ; proc_read_addr[2]      ; processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a21~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.950      ;
; 0.423 ; q[2]                   ; q[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.665      ;
; 0.423 ; k[0]                   ; output_write_addr[0]                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.665      ;
; 0.427 ; sum_read_addr[3]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 0.953      ;
; 0.428 ; sum_read_addr[4]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 0.954      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 2.261 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 0.000        ; 0.039      ; 2.471      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.917  ; 0.000         ;
; clk50                                            ; 18.545 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.107 ; 0.000         ;
; clk50                                            ; 1.129 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.750 ; 0.000         ;
; clk50                                            ; 9.400 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+-------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.917 ; data_1[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.223      ;
; 3.919 ; data_2[1] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.221      ;
; 3.932 ; data_1[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.208      ;
; 3.933 ; data_2[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.207      ;
; 3.934 ; data_1[0] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.206      ;
; 3.976 ; data_1[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.164      ;
; 3.978 ; data_2[1] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.162      ;
; 3.983 ; data_2[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.157      ;
; 3.985 ; data_1[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.155      ;
; 3.987 ; data_2[1] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.153      ;
; 3.991 ; data_1[3] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.149      ;
; 3.996 ; data_1[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.144      ;
; 3.997 ; data_2[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.143      ;
; 3.998 ; data_1[0] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.142      ;
; 4.000 ; data_1[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.140      ;
; 4.000 ; data_1[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.140      ;
; 4.001 ; data_2[2] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.139      ;
; 4.001 ; data_2[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.139      ;
; 4.002 ; data_1[0] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.138      ;
; 4.042 ; data_2[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.098      ;
; 4.044 ; data_1[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.096      ;
; 4.046 ; data_2[1] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.094      ;
; 4.050 ; data_1[3] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.090      ;
; 4.051 ; data_2[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.089      ;
; 4.053 ; data_1[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.087      ;
; 4.054 ; data_2[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.086      ;
; 4.055 ; data_2[1] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.085      ;
; 4.059 ; data_1[3] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.081      ;
; 4.061 ; data_1[5] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.079      ;
; 4.064 ; data_1[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.076      ;
; 4.064 ; data_1[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.076      ;
; 4.065 ; data_2[2] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.075      ;
; 4.065 ; data_2[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.075      ;
; 4.066 ; data_1[0] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.074      ;
; 4.067 ; data_2[4] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.073      ;
; 4.068 ; data_1[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.072      ;
; 4.068 ; data_1[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.072      ;
; 4.069 ; data_2[2] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.071      ;
; 4.069 ; data_2[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.071      ;
; 4.070 ; data_1[0] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.070      ;
; 4.110 ; data_2[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.030      ;
; 4.112 ; data_1[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.028      ;
; 4.114 ; data_2[1] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.026      ;
; 4.115 ; data_2[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.025      ;
; 4.118 ; data_1[3] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.022      ;
; 4.119 ; data_2[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.021      ;
; 4.121 ; data_1[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.019      ;
; 4.122 ; data_1[5] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.018      ;
; 4.122 ; data_2[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.018      ;
; 4.123 ; data_2[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.017      ;
; 4.123 ; data_2[1] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.017      ;
; 4.127 ; data_1[3] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.013      ;
; 4.129 ; data_1[5] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.011      ;
; 4.131 ; data_1[7] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.009      ;
; 4.131 ; data_2[4] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.009      ;
; 4.132 ; data_1[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.008      ;
; 4.133 ; data_2[2] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.007      ;
; 4.133 ; data_1[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.007      ;
; 4.134 ; data_2[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.006      ;
; 4.135 ; data_2[4] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.005      ;
; 4.135 ; data_1[0] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.005      ;
; 4.136 ; data_1[4] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.004      ;
; 4.137 ; data_2[2] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.003      ;
; 4.137 ; data_1[2] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.003      ;
; 4.138 ; data_2[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.002      ;
; 4.139 ; data_1[0] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 6.001      ;
; 4.172 ; data_2[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.968      ;
; 4.175 ; data_1[6] ; sum[38] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.965      ;
; 4.178 ; data_2[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.962      ;
; 4.180 ; data_1[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.960      ;
; 4.182 ; data_2[1] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.958      ;
; 4.183 ; data_2[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.957      ;
; 4.183 ; data_2[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.957      ;
; 4.186 ; data_1[3] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.954      ;
; 4.187 ; data_2[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.953      ;
; 4.189 ; data_1[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.951      ;
; 4.190 ; data_1[5] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.950      ;
; 4.190 ; data_2[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.950      ;
; 4.191 ; data_1[7] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.949      ;
; 4.191 ; data_2[1] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.949      ;
; 4.195 ; data_1[3] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.945      ;
; 4.196 ; data_2[7] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.944      ;
; 4.197 ; data_1[5] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.943      ;
; 4.199 ; data_2[4] ; sum[35] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.941      ;
; 4.201 ; data_1[4] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.939      ;
; 4.201 ; data_1[2] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.939      ;
; 4.202 ; data_2[2] ; sum[33] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.938      ;
; 4.202 ; data_2[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.938      ;
; 4.203 ; data_2[4] ; sum[34] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.937      ;
; 4.203 ; data_1[0] ; sum[31] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.937      ;
; 4.204 ; data_1[7] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.936      ;
; 4.205 ; data_1[4] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.935      ;
; 4.205 ; data_1[2] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.935      ;
; 4.206 ; data_2[2] ; sum[32] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.934      ;
; 4.206 ; data_2[0] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.934      ;
; 4.207 ; data_1[0] ; sum[30] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.933      ;
; 4.232 ; data_2[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.908      ;
; 4.235 ; data_1[6] ; sum[37] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.905      ;
; 4.241 ; data_2[6] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.899      ;
; 4.244 ; data_1[6] ; sum[36] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 5.896      ;
+-------+-----------+---------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 18.545 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 20.000       ; -0.022     ; 1.440      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.107 ; sum_ram_data_in[33]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.437      ;
; 0.134 ; sum_ram_data_in[6]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.465      ;
; 0.136 ; output_ram_data_in[5]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a5~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.490      ;
; 0.137 ; sum_ram_data_in[32]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.468      ;
; 0.138 ; sum_ram_data_in[26]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.139 ; sum_ram_data_in[19]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; sum_ram_data_in[4]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.140 ; sum_ram_data_in[35]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; sum_ram_data_in[37]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; output_ram_data_in[3]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a3~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.469      ;
; 0.142 ; sum_ram_data_in[9]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; sum_ram_data_in[17]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.144 ; output_ram_data_in[2]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a2~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.497      ;
; 0.146 ; sum_ram_data_in[36]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; sum_ram_data_in[2]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.477      ;
; 0.147 ; sum_ram_data_in[18]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.150 ; sum_ram_data_in[5]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; output_ram_data_in[4]  ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a4~porta_datain_reg0      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.503      ;
; 0.152 ; sum_write_addr[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.481      ;
; 0.153 ; output_ram_data_in[17] ; output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a17~porta_datain_reg0     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.506      ;
; 0.154 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; sum_ram_data_in[10]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.157 ; sum_ram_data_in[29]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; sum_ram_data_in[23]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.489      ;
; 0.157 ; sum_write_addr[7]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.160 ; sum_ram_data_in[13]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; sum_ram_data_in[3]     ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; sum_ram_data_in[21]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; sum_ram_data_in[25]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.164 ; sum_ram_data_in[28]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; sum_ram_data_in[12]    ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_datain_reg0         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.166 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~porta_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.494      ;
; 0.169 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a3~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.499      ;
; 0.172 ; sum_write_addr[6]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.500      ;
; 0.174 ; sum_write_addr[2]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a1~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.502      ;
; 0.178 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.508      ;
; 0.179 ; sum_write_addr[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.509      ;
; 0.180 ; sum_read_en            ; sum_read_en                                                                                                       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TX:tt1|INDEX[2]        ; TX:tt1|INDEX[2]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TX:tt1|INDEX[1]        ; TX:tt1|INDEX[1]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TX:tt1|INDEX[3]        ; TX:tt1|INDEX[3]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sum_read_addr[8]       ; sum_read_addr[8]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sum_read_addr[9]       ; sum_read_addr[9]                                                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sum_write_en           ; sum_write_en                                                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state[3]               ; state[3]                                                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state[1]               ; state[1]                                                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; s[3]                   ; s[3]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; s[2]                   ; s[2]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; s[1]                   ; s[1]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; k[0]                   ; k[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; k[8]                   ; k[8]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; k[9]                   ; k[9]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; p[24]                  ; p[24]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p[25]                  ; p[25]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p[26]                  ; p[26]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p[28]                  ; p[28]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p[13]                  ; p[13]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p[17]                  ; p[17]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p[18]                  ; p[18]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p[19]                  ; p[19]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p[31]                  ; p[31]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; filtering[0]           ; filtering[0]                                                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; proc_write_addr[0]     ; proc_write_addr[0]                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; q[1]                   ; q[1]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; q[0]                   ; q[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; p[29]                  ; p[29]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; p[12]                  ; p[12]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; p[11]                  ; p[11]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; p[30]                  ; p[30]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; p[14]                  ; p[14]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; p[16]                  ; p[16]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; q[2]                   ; q[2]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; filt_read_addr[2]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.474      ;
; 0.184 ; j[0]                   ; j[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; j[11]                  ; j[11]                                                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; proc_read_addr[1]      ; processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a7~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.472      ;
; 0.186 ; filt_read_addr[4]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.476      ;
; 0.187 ; TX:tt1|INDEX[0]        ; TX:tt1|INDEX[0]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; data_in[0]             ; TX:tt1|DATAFLL[1]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; data_in[4]             ; TX:tt1|DATAFLL[5]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; proc_read_addr[2]      ; processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a21~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.477      ;
; 0.188 ; s[0]                   ; s[0]                                                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; state[0]               ; state[0]                                                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; data_in[2]             ; TX:tt1|DATAFLL[3]                                                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; sum_write_addr[1]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a4~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.522      ;
; 0.194 ; sum_read_addr[4]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.482      ;
; 0.195 ; sum_write_addr[0]      ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a0~porta_address_reg0        ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.525      ;
; 0.195 ; sum_read_addr[3]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.483      ;
; 0.196 ; sum_read_addr[2]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.484      ;
; 0.198 ; sum_read_addr[5]       ; sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ram_block1a14~portb_address_reg0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.486      ;
; 0.198 ; TX:tt1|INDEX[2]        ; TX:tt1|INDEX[3]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; proc_read_addr[0]      ; processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ram_block1a16~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.486      ;
; 0.198 ; internal_state.000     ; internal_state.001                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; TX:tt1|INDEX[2]        ; TX:tt1|TX_LINE                                                                                                    ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; sending_state.1001     ; sending_state.1010                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sending_state.0011     ; sending_state.0100                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.202 ; sending_state.0001     ; sending_state.0010                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; TX:tt1|INDEX[2]        ; TX:tt1|INDEX[0]                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.329      ;
; 0.202 ; filt_read_addr[5]      ; filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ram_block1a27~portb_address_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.492      ;
; 0.203 ; sending_state.0111     ; sending_state.1000                                                                                                ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1.129 ; pll_on    ; pll_on  ; clk50        ; clk50       ; 0.000        ; 0.022      ; 1.235      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -2.593  ; 0.107 ; N/A      ; N/A     ; 4.687               ;
;  clk50                                            ; 17.124  ; 1.129 ; N/A      ; N/A     ; 9.400               ;
;  pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.593  ; 0.107 ; N/A      ; N/A     ; 4.687               ;
; Design-wide TNS                                   ; -51.308 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk50                                            ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll1|altpll_component|auto_generated|pll1|clk[0] ; -51.308 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; com_UART_TXD  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; com_UART_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tx_key                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; start_key               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; com_UART_TXD  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; com_UART_TXD  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; com_UART_TXD  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; clk50                                            ; clk50                                            ; 1         ; 0        ; 0        ; 0        ;
; clk50                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 794       ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 555332786 ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                   ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; clk50                                            ; clk50                                            ; 1         ; 0        ; 0        ; 0        ;
; clk50                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 794       ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 555332786 ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; clk50                                            ; clk50                                            ; Base      ; Constrained ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; start_key  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_key     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; com_UART_TXD ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; start_key  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_key     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; com_UART_TXD ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Dec  3 16:30:47 2023
Info: Command: quartus_sta filter_test -c filter_test
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'filter_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50 clk50
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[0]} {pll1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.593
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.593             -51.308 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.124               0.000 clk50 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.479               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.694               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.722               0.000 clk50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.264             -16.132 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.370               0.000 clk50 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.261               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.687               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.656               0.000 clk50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.917
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.917               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.545               0.000 clk50 
Info (332146): Worst-case hold slack is 0.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.107               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.129               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400               0.000 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 528 megabytes
    Info: Processing ended: Sun Dec  3 16:30:50 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


