<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="aeac7efc451a5f02bdd4a9b234801c7b"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="ram_rw_inst/ila_0_inst"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ram_rw_inst/ram_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="aeac7efc451a5f02bdd4a9b234801c7b"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="ram_rw_inst/ila_0_inst"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ram_rw_inst/ram_we"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="aeac7efc451a5f02bdd4a9b234801c7b"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="ram_rw_inst/ila_0_inst"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="ram_rw_inst/ram_addr[4]"/>
        <net name="ram_rw_inst/ram_addr[3]"/>
        <net name="ram_rw_inst/ram_addr[2]"/>
        <net name="ram_rw_inst/ram_addr[1]"/>
        <net name="ram_rw_inst/ram_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="aeac7efc451a5f02bdd4a9b234801c7b"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="ram_rw_inst/ila_0_inst"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="ram_rw_inst/ram_wr_data[7]"/>
        <net name="ram_rw_inst/ram_wr_data[6]"/>
        <net name="ram_rw_inst/ram_wr_data[5]"/>
        <net name="ram_rw_inst/ram_wr_data[4]"/>
        <net name="ram_rw_inst/ram_wr_data[3]"/>
        <net name="ram_rw_inst/ram_wr_data[2]"/>
        <net name="ram_rw_inst/ram_wr_data[1]"/>
        <net name="ram_rw_inst/ram_wr_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="aeac7efc451a5f02bdd4a9b234801c7b"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="ram_rw_inst/ila_0_inst"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="ram_rw_inst/ram_rd_data[7]"/>
        <net name="ram_rw_inst/ram_rd_data[6]"/>
        <net name="ram_rw_inst/ram_rd_data[5]"/>
        <net name="ram_rw_inst/ram_rd_data[4]"/>
        <net name="ram_rw_inst/ram_rd_data[3]"/>
        <net name="ram_rw_inst/ram_rd_data[2]"/>
        <net name="ram_rw_inst/ram_rd_data[1]"/>
        <net name="ram_rw_inst/ram_rd_data[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
