
sensor_board_rev3_working.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e090  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  0800e220  0800e220  0001e220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e4c8  0800e4c8  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800e4c8  0800e4c8  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e4c8  0800e4c8  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4c8  0800e4c8  0001e4c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e4cc  0800e4cc  0001e4cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800e4d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ae5c  200001f4  0800e6c4  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000b050  0800e6c4  0002b050  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000313ae  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005999  00000000  00000000  000515d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001fe8  00000000  00000000  00056f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d50  00000000  00000000  00058f58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00009125  00000000  00000000  0005aca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f07e  00000000  00000000  00063dcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e4584  00000000  00000000  00082e4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001673cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008828  00000000  00000000  0016744c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e208 	.word	0x0800e208

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800e208 	.word	0x0800e208

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a6c:	b590      	push	{r4, r7, lr}
 8000a6e:	b08d      	sub	sp, #52	; 0x34
 8000a70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a72:	f001 fd4c 	bl	800250e <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_USB_DEVICE_Init();
 8000a76:	f00c f9f9 	bl	800ce6c <MX_USB_DEVICE_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a7a:	f000 f891 	bl	8000ba0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a7e:	f000 f9cf 	bl	8000e20 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a82:	f000 f911 	bl	8000ca8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000a86:	f000 f94f 	bl	8000d28 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000a8a:	f000 f98b 	bl	8000da4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000a8e:	f008 fd5f 	bl	8009550 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */

  /* Barometer Mutex */
  const osMutexAttr_t baro_mutex_attr = {
 8000a92:	4b2d      	ldr	r3, [pc, #180]	; (8000b48 <main+0xdc>)
 8000a94:	f107 0420 	add.w	r4, r7, #32
 8000a98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a9a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    osMutexPrioInherit,    // attr_bits
    NULL,                                     // memory for control block
    0U                                        // size for control block
  };

  baro_mutex = osMutexNew(&baro_mutex_attr);
 8000a9e:	f107 0320 	add.w	r3, r7, #32
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f008 ff04 	bl	80098b0 <osMutexNew>
 8000aa8:	4602      	mov	r2, r0
 8000aaa:	4b28      	ldr	r3, [pc, #160]	; (8000b4c <main+0xe0>)
 8000aac:	601a      	str	r2, [r3, #0]
  /* IMU Mutex */
  const osMutexAttr_t imu_mutex_attr = {
 8000aae:	4b28      	ldr	r3, [pc, #160]	; (8000b50 <main+0xe4>)
 8000ab0:	f107 0410 	add.w	r4, r7, #16
 8000ab4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ab6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    osMutexPrioInherit,    // attr_bits
    NULL,                                     // memory for control block
    0U                                        // size for control block
  };

  imu_mutex = osMutexNew(&imu_mutex_attr);
 8000aba:	f107 0310 	add.w	r3, r7, #16
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f008 fef6 	bl	80098b0 <osMutexNew>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	4b23      	ldr	r3, [pc, #140]	; (8000b54 <main+0xe8>)
 8000ac8:	601a      	str	r2, [r3, #0]


#ifdef DEBUG
  const osMutexAttr_t print_mutex_attr = {
 8000aca:	4b23      	ldr	r3, [pc, #140]	; (8000b58 <main+0xec>)
 8000acc:	463c      	mov	r4, r7
 8000ace:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ad0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  osMutexPrioInherit,    					  // attr_bits
	  NULL,                                     // memory for control block
	  0U                                        // size for control block
	};

  print_mutex = osMutexNew(&print_mutex_attr);
 8000ad4:	463b      	mov	r3, r7
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f008 feea 	bl	80098b0 <osMutexNew>
 8000adc:	4602      	mov	r2, r0
 8000ade:	4b1f      	ldr	r3, [pc, #124]	; (8000b5c <main+0xf0>)
 8000ae0:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  preprocess_queue = osMessageQueueNew(PREPROCESS_QUEUE_SIZE, sizeof(imu_data_t), NULL);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	211c      	movs	r1, #28
 8000ae6:	2020      	movs	r0, #32
 8000ae8:	f009 f82a 	bl	8009b40 <osMessageQueueNew>
 8000aec:	4602      	mov	r2, r0
 8000aee:	4b1c      	ldr	r3, [pc, #112]	; (8000b60 <main+0xf4>)
 8000af0:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000af2:	4a1c      	ldr	r2, [pc, #112]	; (8000b64 <main+0xf8>)
 8000af4:	2100      	movs	r1, #0
 8000af6:	481c      	ldr	r0, [pc, #112]	; (8000b68 <main+0xfc>)
 8000af8:	f008 fdc6 	bl	8009688 <osThreadNew>
 8000afc:	4602      	mov	r2, r0
 8000afe:	4b1b      	ldr	r3, [pc, #108]	; (8000b6c <main+0x100>)
 8000b00:	601a      	str	r2, [r3, #0]

  /* creation of task_baro_read */
  task_baro_readHandle = osThreadNew(vTaskBaroRead, NULL, &task_baro_read_attributes);
 8000b02:	4a1b      	ldr	r2, [pc, #108]	; (8000b70 <main+0x104>)
 8000b04:	2100      	movs	r1, #0
 8000b06:	481b      	ldr	r0, [pc, #108]	; (8000b74 <main+0x108>)
 8000b08:	f008 fdbe 	bl	8009688 <osThreadNew>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	4b1a      	ldr	r3, [pc, #104]	; (8000b78 <main+0x10c>)
 8000b10:	601a      	str	r2, [r3, #0]

  /* creation of task_imu_read */
  task_imu_readHandle = osThreadNew(vTaskImuRead, NULL, &task_imu_read_attributes);
 8000b12:	4a1a      	ldr	r2, [pc, #104]	; (8000b7c <main+0x110>)
 8000b14:	2100      	movs	r1, #0
 8000b16:	481a      	ldr	r0, [pc, #104]	; (8000b80 <main+0x114>)
 8000b18:	f008 fdb6 	bl	8009688 <osThreadNew>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	4b19      	ldr	r3, [pc, #100]	; (8000b84 <main+0x118>)
 8000b20:	601a      	str	r2, [r3, #0]

  /* creation of task_send_to_mb */
  task_send_to_mbHandle = osThreadNew(vTaskSendToMb, NULL, &task_send_to_mb_attributes);
 8000b22:	4a19      	ldr	r2, [pc, #100]	; (8000b88 <main+0x11c>)
 8000b24:	2100      	movs	r1, #0
 8000b26:	4819      	ldr	r0, [pc, #100]	; (8000b8c <main+0x120>)
 8000b28:	f008 fdae 	bl	8009688 <osThreadNew>
 8000b2c:	4602      	mov	r2, r0
 8000b2e:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <main+0x124>)
 8000b30:	601a      	str	r2, [r3, #0]

  /* creation of task_preprocess */
  task_preprocessHandle = osThreadNew(vTaskPreprocess, NULL, &task_preprocess_attributes);
 8000b32:	4a18      	ldr	r2, [pc, #96]	; (8000b94 <main+0x128>)
 8000b34:	2100      	movs	r1, #0
 8000b36:	4818      	ldr	r0, [pc, #96]	; (8000b98 <main+0x12c>)
 8000b38:	f008 fda6 	bl	8009688 <osThreadNew>
 8000b3c:	4602      	mov	r2, r0
 8000b3e:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <main+0x130>)
 8000b40:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000b42:	f008 fd39 	bl	80095b8 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b46:	e7fe      	b.n	8000b46 <main+0xda>
 8000b48:	0800e278 	.word	0x0800e278
 8000b4c:	2000a0bc 	.word	0x2000a0bc
 8000b50:	0800e294 	.word	0x0800e294
 8000b54:	20005f34 	.word	0x20005f34
 8000b58:	0800e2b0 	.word	0x0800e2b0
 8000b5c:	2000a034 	.word	0x2000a034
 8000b60:	20001dc8 	.word	0x20001dc8
 8000b64:	0800e398 	.word	0x0800e398
 8000b68:	08000ee5 	.word	0x08000ee5
 8000b6c:	20001d68 	.word	0x20001d68
 8000b70:	0800e3bc 	.word	0x0800e3bc
 8000b74:	08001345 	.word	0x08001345
 8000b78:	2000802c 	.word	0x2000802c
 8000b7c:	0800e3e0 	.word	0x0800e3e0
 8000b80:	080017e9 	.word	0x080017e9
 8000b84:	2000a09c 	.word	0x2000a09c
 8000b88:	0800e404 	.word	0x0800e404
 8000b8c:	08002375 	.word	0x08002375
 8000b90:	20006028 	.word	0x20006028
 8000b94:	0800e428 	.word	0x0800e428
 8000b98:	08002041 	.word	0x08002041
 8000b9c:	20008030 	.word	0x20008030

08000ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b0ae      	sub	sp, #184	; 0xb8
 8000ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ba6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000baa:	2244      	movs	r2, #68	; 0x44
 8000bac:	2100      	movs	r1, #0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f00c ff0b 	bl	800d9ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bc4:	463b      	mov	r3, r7
 8000bc6:	2260      	movs	r2, #96	; 0x60
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f00c fefd 	bl	800d9ca <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000bd0:	2310      	movs	r3, #16
 8000bd2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000be0:	2360      	movs	r3, #96	; 0x60
 8000be2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be6:	2302      	movs	r3, #2
 8000be8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000bec:	2301      	movs	r3, #1
 8000bee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000bf8:	2328      	movs	r3, #40	; 0x28
 8000bfa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bfe:	2307      	movs	r3, #7
 8000c00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c04:	2302      	movs	r3, #2
 8000c06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c10:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000c14:	4618      	mov	r0, r3
 8000c16:	f003 fc31 	bl	800447c <HAL_RCC_OscConfig>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000c20:	f000 f97a 	bl	8000f18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c24:	230f      	movs	r3, #15
 8000c26:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c30:	2300      	movs	r3, #0
 8000c32:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c34:	2300      	movs	r3, #0
 8000c36:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c38:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000c3c:	2104      	movs	r1, #4
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f004 f83c 	bl	8004cbc <HAL_RCC_ClockConfig>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000c4a:	f000 f965 	bl	8000f18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_USB;
 8000c4e:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8000c52:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000c58:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000c5c:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000c62:	2301      	movs	r3, #1
 8000c64:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000c66:	2318      	movs	r3, #24
 8000c68:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000c6a:	2307      	movs	r3, #7
 8000c6c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c72:	2302      	movs	r3, #2
 8000c74:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000c76:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c7a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c7c:	463b      	mov	r3, r7
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f004 fa3c 	bl	80050fc <HAL_RCCEx_PeriphCLKConfig>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000c8a:	f000 f945 	bl	8000f18 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c8e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c92:	f003 fb8d 	bl	80043b0 <HAL_PWREx_ControlVoltageScaling>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8000c9c:	f000 f93c 	bl	8000f18 <Error_Handler>
  }
}
 8000ca0:	bf00      	nop
 8000ca2:	37b8      	adds	r7, #184	; 0xb8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cac:	4b1b      	ldr	r3, [pc, #108]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cae:	4a1c      	ldr	r2, [pc, #112]	; (8000d20 <MX_I2C1_Init+0x78>)
 8000cb0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8000cb2:	4b1a      	ldr	r3, [pc, #104]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cb4:	4a1b      	ldr	r2, [pc, #108]	; (8000d24 <MX_I2C1_Init+0x7c>)
 8000cb6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cb8:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cbe:	4b17      	ldr	r3, [pc, #92]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cc4:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cca:	4b14      	ldr	r3, [pc, #80]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cd0:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cd6:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ce2:	480e      	ldr	r0, [pc, #56]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000ce4:	f001 ff22 	bl	8002b2c <HAL_I2C_Init>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000cee:	f000 f913 	bl	8000f18 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4809      	ldr	r0, [pc, #36]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000cf6:	f002 fb73 	bl	80033e0 <HAL_I2CEx_ConfigAnalogFilter>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d00:	f000 f90a 	bl	8000f18 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d04:	2100      	movs	r1, #0
 8000d06:	4805      	ldr	r0, [pc, #20]	; (8000d1c <MX_I2C1_Init+0x74>)
 8000d08:	f002 fbb5 	bl	8003476 <HAL_I2CEx_ConfigDigitalFilter>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d12:	f000 f901 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20001ee8 	.word	0x20001ee8
 8000d20:	40005400 	.word	0x40005400
 8000d24:	00702991 	.word	0x00702991

08000d28 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d2c:	4b1b      	ldr	r3, [pc, #108]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d2e:	4a1c      	ldr	r2, [pc, #112]	; (8000da0 <MX_SPI1_Init+0x78>)
 8000d30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d32:	4b1a      	ldr	r3, [pc, #104]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d3a:	4b18      	ldr	r3, [pc, #96]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d40:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d42:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000d46:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d48:	4b14      	ldr	r3, [pc, #80]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d54:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d5a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d5e:	2218      	movs	r2, #24
 8000d60:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d74:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d76:	2207      	movs	r2, #7
 8000d78:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d7a:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d82:	2208      	movs	r2, #8
 8000d84:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d86:	4805      	ldr	r0, [pc, #20]	; (8000d9c <MX_SPI1_Init+0x74>)
 8000d88:	f004 fcec 	bl	8005764 <HAL_SPI_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000d92:	f000 f8c1 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	2000a038 	.word	0x2000a038
 8000da0:	40013000 	.word	0x40013000

08000da4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000da8:	4b1b      	ldr	r3, [pc, #108]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000daa:	4a1c      	ldr	r2, [pc, #112]	; (8000e1c <MX_SPI2_Init+0x78>)
 8000dac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000dae:	4b1a      	ldr	r3, [pc, #104]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000db0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000db4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000db6:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000dbc:	4b16      	ldr	r3, [pc, #88]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dbe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000dc2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dca:	4b13      	ldr	r3, [pc, #76]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000dd0:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dd6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dda:	2238      	movs	r2, #56	; 0x38
 8000ddc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000df0:	4b09      	ldr	r3, [pc, #36]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000df2:	2207      	movs	r2, #7
 8000df4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000df6:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000dfe:	2208      	movs	r2, #8
 8000e00:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e02:	4805      	ldr	r0, [pc, #20]	; (8000e18 <MX_SPI2_Init+0x74>)
 8000e04:	f004 fcae 	bl	8005764 <HAL_SPI_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000e0e:	f000 f883 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20001dcc 	.word	0x20001dcc
 8000e1c:	40003800 	.word	0x40003800

08000e20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e26:	f107 030c 	add.w	r3, r7, #12
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]
 8000e34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e36:	4b29      	ldr	r3, [pc, #164]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e3a:	4a28      	ldr	r2, [pc, #160]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e42:	4b26      	ldr	r3, [pc, #152]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4e:	4b23      	ldr	r3, [pc, #140]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e52:	4a22      	ldr	r2, [pc, #136]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e5a:	4b20      	ldr	r3, [pc, #128]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	607b      	str	r3, [r7, #4]
 8000e64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e66:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6a:	4a1c      	ldr	r2, [pc, #112]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e6c:	f043 0302 	orr.w	r3, r3, #2
 8000e70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e72:	4b1a      	ldr	r3, [pc, #104]	; (8000edc <MX_GPIO_Init+0xbc>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	603b      	str	r3, [r7, #0]
 8000e7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2110      	movs	r1, #16
 8000e82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e86:	f001 fe39 	bl	8002afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e90:	4813      	ldr	r0, [pc, #76]	; (8000ee0 <MX_GPIO_Init+0xc0>)
 8000e92:	f001 fe33 	bl	8002afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e96:	2310      	movs	r3, #16
 8000e98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea6:	f107 030c 	add.w	r3, r7, #12
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb0:	f001 fcaa 	bl	8002808 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000eb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec6:	f107 030c 	add.w	r3, r7, #12
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <MX_GPIO_Init+0xc0>)
 8000ece:	f001 fc9b 	bl	8002808 <HAL_GPIO_Init>

}
 8000ed2:	bf00      	nop
 8000ed4:	3720      	adds	r7, #32
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	48000400 	.word	0x48000400

08000ee4 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  //MX_USB_DEVICE_Init();
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000eec:	2001      	movs	r0, #1
 8000eee:	f008 fc71 	bl	80097d4 <osDelay>
 8000ef2:	e7fb      	b.n	8000eec <StartDefaultTask+0x8>

08000ef4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a04      	ldr	r2, [pc, #16]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d101      	bne.n	8000f0a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f06:	f001 fb1b 	bl	8002540 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40012c00 	.word	0x40012c00

08000f18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2e:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <HAL_MspInit+0x4c>)
 8000f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f32:	4a10      	ldr	r2, [pc, #64]	; (8000f74 <HAL_MspInit+0x4c>)
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	6613      	str	r3, [r2, #96]	; 0x60
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <HAL_MspInit+0x4c>)
 8000f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f46:	4b0b      	ldr	r3, [pc, #44]	; (8000f74 <HAL_MspInit+0x4c>)
 8000f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f4a:	4a0a      	ldr	r2, [pc, #40]	; (8000f74 <HAL_MspInit+0x4c>)
 8000f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f50:	6593      	str	r3, [r2, #88]	; 0x58
 8000f52:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <HAL_MspInit+0x4c>)
 8000f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f5a:	603b      	str	r3, [r7, #0]
 8000f5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	210f      	movs	r1, #15
 8000f62:	f06f 0001 	mvn.w	r0, #1
 8000f66:	f001 fbe3 	bl	8002730 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40021000 	.word	0x40021000

08000f78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	; 0x28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a18      	ldr	r2, [pc, #96]	; (8000ff8 <HAL_I2C_MspInit+0x80>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d129      	bne.n	8000fee <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9a:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <HAL_I2C_MspInit+0x84>)
 8000f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9e:	4a17      	ldr	r2, [pc, #92]	; (8000ffc <HAL_I2C_MspInit+0x84>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fa6:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <HAL_I2C_MspInit+0x84>)
 8000fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fb2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000fb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fb8:	2312      	movs	r3, #18
 8000fba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fc4:	2304      	movs	r3, #4
 8000fc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fd2:	f001 fc19 	bl	8002808 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <HAL_I2C_MspInit+0x84>)
 8000fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fda:	4a08      	ldr	r2, [pc, #32]	; (8000ffc <HAL_I2C_MspInit+0x84>)
 8000fdc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fe0:	6593      	str	r3, [r2, #88]	; 0x58
 8000fe2:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <HAL_I2C_MspInit+0x84>)
 8000fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fe6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000fee:	bf00      	nop
 8000ff0:	3728      	adds	r7, #40	; 0x28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40005400 	.word	0x40005400
 8000ffc:	40021000 	.word	0x40021000

08001000 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08c      	sub	sp, #48	; 0x30
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 031c 	add.w	r3, r7, #28
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a33      	ldr	r2, [pc, #204]	; (80010ec <HAL_SPI_MspInit+0xec>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d129      	bne.n	8001076 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001022:	4b33      	ldr	r3, [pc, #204]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 8001024:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001026:	4a32      	ldr	r2, [pc, #200]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 8001028:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800102c:	6613      	str	r3, [r2, #96]	; 0x60
 800102e:	4b30      	ldr	r3, [pc, #192]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 8001030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001032:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001036:	61bb      	str	r3, [r7, #24]
 8001038:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103a:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 800103c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800103e:	4a2c      	ldr	r2, [pc, #176]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001046:	4b2a      	ldr	r3, [pc, #168]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 8001048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	617b      	str	r3, [r7, #20]
 8001050:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001052:	23c2      	movs	r3, #194	; 0xc2
 8001054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001056:	2302      	movs	r3, #2
 8001058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105e:	2303      	movs	r3, #3
 8001060:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001062:	2305      	movs	r3, #5
 8001064:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	f107 031c 	add.w	r3, r7, #28
 800106a:	4619      	mov	r1, r3
 800106c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001070:	f001 fbca 	bl	8002808 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001074:	e035      	b.n	80010e2 <HAL_SPI_MspInit+0xe2>
  else if(hspi->Instance==SPI2)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a1e      	ldr	r2, [pc, #120]	; (80010f4 <HAL_SPI_MspInit+0xf4>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d130      	bne.n	80010e2 <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001080:	4b1b      	ldr	r3, [pc, #108]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 8001082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001084:	4a1a      	ldr	r2, [pc, #104]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 8001086:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800108a:	6593      	str	r3, [r2, #88]	; 0x58
 800108c:	4b18      	ldr	r3, [pc, #96]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 800108e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001090:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001094:	613b      	str	r3, [r7, #16]
 8001096:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001098:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 800109a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109c:	4a14      	ldr	r2, [pc, #80]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 800109e:	f043 0302 	orr.w	r3, r3, #2
 80010a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a4:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <HAL_SPI_MspInit+0xf0>)
 80010a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80010b0:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80010b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b6:	2302      	movs	r3, #2
 80010b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010be:	2303      	movs	r3, #3
 80010c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010c2:	2305      	movs	r3, #5
 80010c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c6:	f107 031c 	add.w	r3, r7, #28
 80010ca:	4619      	mov	r1, r3
 80010cc:	480a      	ldr	r0, [pc, #40]	; (80010f8 <HAL_SPI_MspInit+0xf8>)
 80010ce:	f001 fb9b 	bl	8002808 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2105      	movs	r1, #5
 80010d6:	2024      	movs	r0, #36	; 0x24
 80010d8:	f001 fb2a 	bl	8002730 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80010dc:	2024      	movs	r0, #36	; 0x24
 80010de:	f001 fb43 	bl	8002768 <HAL_NVIC_EnableIRQ>
}
 80010e2:	bf00      	nop
 80010e4:	3730      	adds	r7, #48	; 0x30
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40013000 	.word	0x40013000
 80010f0:	40021000 	.word	0x40021000
 80010f4:	40003800 	.word	0x40003800
 80010f8:	48000400 	.word	0x48000400

080010fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08c      	sub	sp, #48	; 0x30
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 800110c:	2200      	movs	r2, #0
 800110e:	6879      	ldr	r1, [r7, #4]
 8001110:	2019      	movs	r0, #25
 8001112:	f001 fb0d 	bl	8002730 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8001116:	2019      	movs	r0, #25
 8001118:	f001 fb26 	bl	8002768 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800111c:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <HAL_InitTick+0x9c>)
 800111e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001120:	4a1d      	ldr	r2, [pc, #116]	; (8001198 <HAL_InitTick+0x9c>)
 8001122:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001126:	6613      	str	r3, [r2, #96]	; 0x60
 8001128:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_InitTick+0x9c>)
 800112a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800112c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001134:	f107 0210 	add.w	r2, r7, #16
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	4611      	mov	r1, r2
 800113e:	4618      	mov	r0, r3
 8001140:	f003 ff4a 	bl	8004fd8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001144:	f003 ff32 	bl	8004fac <HAL_RCC_GetPCLK2Freq>
 8001148:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800114a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800114c:	4a13      	ldr	r2, [pc, #76]	; (800119c <HAL_InitTick+0xa0>)
 800114e:	fba2 2303 	umull	r2, r3, r2, r3
 8001152:	0c9b      	lsrs	r3, r3, #18
 8001154:	3b01      	subs	r3, #1
 8001156:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <HAL_InitTick+0xa4>)
 800115a:	4a12      	ldr	r2, [pc, #72]	; (80011a4 <HAL_InitTick+0xa8>)
 800115c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <HAL_InitTick+0xa4>)
 8001160:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001164:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001166:	4a0e      	ldr	r2, [pc, #56]	; (80011a0 <HAL_InitTick+0xa4>)
 8001168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800116a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <HAL_InitTick+0xa4>)
 800116e:	2200      	movs	r2, #0
 8001170:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001172:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <HAL_InitTick+0xa4>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001178:	4809      	ldr	r0, [pc, #36]	; (80011a0 <HAL_InitTick+0xa4>)
 800117a:	f005 fab3 	bl	80066e4 <HAL_TIM_Base_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d104      	bne.n	800118e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001184:	4806      	ldr	r0, [pc, #24]	; (80011a0 <HAL_InitTick+0xa4>)
 8001186:	f005 fae3 	bl	8006750 <HAL_TIM_Base_Start_IT>
 800118a:	4603      	mov	r3, r0
 800118c:	e000      	b.n	8001190 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
}
 8001190:	4618      	mov	r0, r3
 8001192:	3730      	adds	r7, #48	; 0x30
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40021000 	.word	0x40021000
 800119c:	431bde83 	.word	0x431bde83
 80011a0:	2000a0c0 	.word	0x2000a0c0
 80011a4:	40012c00 	.word	0x40012c00

080011a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011b6:	b480      	push	{r7}
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ba:	e7fe      	b.n	80011ba <HardFault_Handler+0x4>

080011bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011c0:	e7fe      	b.n	80011c0 <MemManage_Handler+0x4>

080011c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011c6:	e7fe      	b.n	80011c6 <BusFault_Handler+0x4>

080011c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011cc:	e7fe      	b.n	80011cc <UsageFault_Handler+0x4>

080011ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ce:	b480      	push	{r7}
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011e0:	4802      	ldr	r0, [pc, #8]	; (80011ec <TIM1_UP_TIM16_IRQHandler+0x10>)
 80011e2:	f005 fadf 	bl	80067a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	2000a0c0 	.word	0x2000a0c0

080011f0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80011f4:	4802      	ldr	r0, [pc, #8]	; (8001200 <SPI2_IRQHandler+0x10>)
 80011f6:	f004 ffe1 	bl	80061bc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20001dcc 	.word	0x20001dcc

08001204 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001208:	4802      	ldr	r0, [pc, #8]	; (8001214 <USB_IRQHandler+0x10>)
 800120a:	f002 fa8a 	bl	8003722 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	2000add8 	.word	0x2000add8

08001218 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001220:	4b11      	ldr	r3, [pc, #68]	; (8001268 <_sbrk+0x50>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d102      	bne.n	800122e <_sbrk+0x16>
		heap_end = &end;
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <_sbrk+0x50>)
 800122a:	4a10      	ldr	r2, [pc, #64]	; (800126c <_sbrk+0x54>)
 800122c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <_sbrk+0x50>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <_sbrk+0x50>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4413      	add	r3, r2
 800123c:	466a      	mov	r2, sp
 800123e:	4293      	cmp	r3, r2
 8001240:	d907      	bls.n	8001252 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001242:	f00c fb8d 	bl	800d960 <__errno>
 8001246:	4602      	mov	r2, r0
 8001248:	230c      	movs	r3, #12
 800124a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800124c:	f04f 33ff 	mov.w	r3, #4294967295
 8001250:	e006      	b.n	8001260 <_sbrk+0x48>
	}

	heap_end += incr;
 8001252:	4b05      	ldr	r3, [pc, #20]	; (8001268 <_sbrk+0x50>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4413      	add	r3, r2
 800125a:	4a03      	ldr	r2, [pc, #12]	; (8001268 <_sbrk+0x50>)
 800125c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800125e:	68fb      	ldr	r3, [r7, #12]
}
 8001260:	4618      	mov	r0, r3
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000210 	.word	0x20000210
 800126c:	2000b050 	.word	0x2000b050

08001270 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <SystemInit+0x64>)
 8001276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800127a:	4a16      	ldr	r2, [pc, #88]	; (80012d4 <SystemInit+0x64>)
 800127c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001280:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001284:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <SystemInit+0x68>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a13      	ldr	r2, [pc, #76]	; (80012d8 <SystemInit+0x68>)
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001290:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <SystemInit+0x68>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001296:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <SystemInit+0x68>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a0f      	ldr	r2, [pc, #60]	; (80012d8 <SystemInit+0x68>)
 800129c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80012a0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80012a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <SystemInit+0x68>)
 80012a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012ac:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <SystemInit+0x68>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a09      	ldr	r2, [pc, #36]	; (80012d8 <SystemInit+0x68>)
 80012b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012b8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80012ba:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <SystemInit+0x68>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012c0:	4b04      	ldr	r3, [pc, #16]	; (80012d4 <SystemInit+0x64>)
 80012c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012c6:	609a      	str	r2, [r3, #8]
#endif
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	e000ed00 	.word	0xe000ed00
 80012d8:	40021000 	.word	0x40021000

080012dc <UsbPrint>:
#include <stdio.h>
#include <stdarg.h>

/** USB DEBUGGING SECTION **/

uint8_t UsbPrint(const char *format, ...) {
 80012dc:	b40f      	push	{r0, r1, r2, r3}
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
	uint8_t ret = 1;
 80012e4:	2301      	movs	r3, #1
 80012e6:	71fb      	strb	r3, [r7, #7]
#ifdef DEBUG
	if (osMutexAcquire(print_mutex, 0U) == osOK) {
 80012e8:	4b14      	ldr	r3, [pc, #80]	; (800133c <UsbPrint+0x60>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2100      	movs	r1, #0
 80012ee:	4618      	mov	r0, r3
 80012f0:	f008 fb78 	bl	80099e4 <osMutexAcquire>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d118      	bne.n	800132c <UsbPrint+0x50>
		va_list argptr;
		va_start(argptr, format);
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	603b      	str	r3, [r7, #0]
		vsnprintf(print_buffer, PRINT_BUFFER_LEN, format, argptr);
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	21c8      	movs	r1, #200	; 0xc8
 8001306:	480e      	ldr	r0, [pc, #56]	; (8001340 <UsbPrint+0x64>)
 8001308:	f00c fb94 	bl	800da34 <vsniprintf>
		va_end(argptr);
		ret = CDC_Transmit_FS((uint8_t*) print_buffer, strlen(print_buffer));
 800130c:	480c      	ldr	r0, [pc, #48]	; (8001340 <UsbPrint+0x64>)
 800130e:	f7fe ff5f 	bl	80001d0 <strlen>
 8001312:	4603      	mov	r3, r0
 8001314:	b29b      	uxth	r3, r3
 8001316:	4619      	mov	r1, r3
 8001318:	4809      	ldr	r0, [pc, #36]	; (8001340 <UsbPrint+0x64>)
 800131a:	f00b fe65 	bl	800cfe8 <CDC_Transmit_FS>
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
		osMutexRelease(print_mutex);
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <UsbPrint+0x60>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f008 fbba 	bl	8009aa0 <osMutexRelease>
	}
#endif
	return ret;
 800132c:	79fb      	ldrb	r3, [r7, #7]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001338:	b004      	add	sp, #16
 800133a:	4770      	bx	lr
 800133c:	2000a034 	.word	0x2000a034
 8001340:	20005f60 	.word	0x20005f60

08001344 <vTaskBaroRead>:
/**
 * @brief Function implementing the task_baro_read thread.
 * @param argument: Not used
 * @retval None
 */
void vTaskBaroRead(void *argument) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b08a      	sub	sp, #40	; 0x28
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
	int32_t temperature;
	int32_t pressure;

	/* needed for calculation of temperature and pressure. Is read out in initialization */
	uint16_t coefficients[6];
	vInitBaroRead(coefficients);
 800134c:	f107 030c 	add.w	r3, r7, #12
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f839 	bl	80013c8 <vInitBaroRead>

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8001356:	f008 f965 	bl	8009624 <osKernelGetTickCount>
 800135a:	6278      	str	r0, [r7, #36]	; 0x24
	tick_update = osKernelGetTickFreq() / BARO_SAMPLING_FREQ;
 800135c:	f008 f98a 	bl	8009674 <osKernelGetTickFreq>
 8001360:	4602      	mov	r2, r0
 8001362:	4b16      	ldr	r3, [pc, #88]	; (80013bc <vTaskBaroRead+0x78>)
 8001364:	fba3 2302 	umull	r2, r3, r3, r2
 8001368:	091b      	lsrs	r3, r3, #4
 800136a:	623b      	str	r3, [r7, #32]
	while (1) {
		tick_count += tick_update;
 800136c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800136e:	6a3b      	ldr	r3, [r7, #32]
 8001370:	4413      	add	r3, r2
 8001372:	627b      	str	r3, [r7, #36]	; 0x24
		vReadBaro(&temperature, &pressure, coefficients);
 8001374:	f107 020c 	add.w	r2, r7, #12
 8001378:	f107 0118 	add.w	r1, r7, #24
 800137c:	f107 031c 	add.w	r3, r7, #28
 8001380:	4618      	mov	r0, r3
 8001382:	f000 f8ff 	bl	8001584 <vReadBaro>

//		UsbPrint("P: %ld; T: %ld; t: %ld\n", pressure,
//				temperature, tick_count);

		/* If the Mutex is acquired we write the data into the right variable */
		if (osMutexAcquire(baro_mutex, BARO_MUTEX_TIMEOUT) == osOK) {
 8001386:	4b0e      	ldr	r3, [pc, #56]	; (80013c0 <vTaskBaroRead+0x7c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2100      	movs	r1, #0
 800138c:	4618      	mov	r0, r3
 800138e:	f008 fb29 	bl	80099e4 <osMutexAcquire>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d10d      	bne.n	80013b4 <vTaskBaroRead+0x70>
			baro_data_to_mb.temperature = temperature;
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	4a0a      	ldr	r2, [pc, #40]	; (80013c4 <vTaskBaroRead+0x80>)
 800139c:	6053      	str	r3, [r2, #4]
			baro_data_to_mb.pressure = pressure;
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	4a08      	ldr	r2, [pc, #32]	; (80013c4 <vTaskBaroRead+0x80>)
 80013a2:	6013      	str	r3, [r2, #0]
			baro_data_to_mb.ts = tick_count;
 80013a4:	4a07      	ldr	r2, [pc, #28]	; (80013c4 <vTaskBaroRead+0x80>)
 80013a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a8:	6093      	str	r3, [r2, #8]
			osMutexRelease(baro_mutex);
 80013aa:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <vTaskBaroRead+0x7c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f008 fb76 	bl	8009aa0 <osMutexRelease>
		}

		osDelayUntil(tick_count);
 80013b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80013b6:	f008 fa3b 	bl	8009830 <osDelayUntil>
		tick_count += tick_update;
 80013ba:	e7d7      	b.n	800136c <vTaskBaroRead+0x28>
 80013bc:	51eb851f 	.word	0x51eb851f
 80013c0:	2000a0bc 	.word	0x2000a0bc
 80013c4:	20001d5c 	.word	0x20001d5c

080013c8 <vInitBaroRead>:
	}
}

void vInitBaroRead(uint16_t coefficients[]) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	6078      	str	r0, [r7, #4]
	uint8_t command;
	uint8_t read_buffer[2];
	uint32_t wait_reset_time;
	wait_reset_time = 3 * osKernelGetTickFreq() / 1000;
 80013d0:	f008 f950 	bl	8009674 <osKernelGetTickFreq>
 80013d4:	4602      	mov	r2, r0
 80013d6:	4613      	mov	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	4413      	add	r3, r2
 80013dc:	4a67      	ldr	r2, [pc, #412]	; (800157c <vInitBaroRead+0x1b4>)
 80013de:	fba2 2303 	umull	r2, r3, r2, r3
 80013e2:	099b      	lsrs	r3, r3, #6
 80013e4:	60fb      	str	r3, [r7, #12]

	/* Reset */
	command = BARO_COMMAND_RESET;
 80013e6:	231e      	movs	r3, #30
 80013e8:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDRESS, &command, BARO_COMMAND_LENGTH,
 80013ea:	f107 020b 	add.w	r2, r7, #11
 80013ee:	230a      	movs	r3, #10
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	2301      	movs	r3, #1
 80013f4:	21ee      	movs	r1, #238	; 0xee
 80013f6:	4862      	ldr	r0, [pc, #392]	; (8001580 <vInitBaroRead+0x1b8>)
 80013f8:	f001 fc28 	bl	8002c4c <HAL_I2C_Master_Transmit>
	BARO_I2C_TIMEOUT);
	osDelay(wait_reset_time);
 80013fc:	68f8      	ldr	r0, [r7, #12]
 80013fe:	f008 f9e9 	bl	80097d4 <osDelay>

	/* PROM Read (Coefficients) */
	READ_BARO_COEFF(0, command, coefficients);
 8001402:	23a2      	movs	r3, #162	; 0xa2
 8001404:	72fb      	strb	r3, [r7, #11]
 8001406:	f107 020b 	add.w	r2, r7, #11
 800140a:	230a      	movs	r3, #10
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	2301      	movs	r3, #1
 8001410:	21ee      	movs	r1, #238	; 0xee
 8001412:	485b      	ldr	r0, [pc, #364]	; (8001580 <vInitBaroRead+0x1b8>)
 8001414:	f001 fc1a 	bl	8002c4c <HAL_I2C_Master_Transmit>
 8001418:	f107 0208 	add.w	r2, r7, #8
 800141c:	230a      	movs	r3, #10
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	2302      	movs	r3, #2
 8001422:	21ee      	movs	r1, #238	; 0xee
 8001424:	4856      	ldr	r0, [pc, #344]	; (8001580 <vInitBaroRead+0x1b8>)
 8001426:	f001 fd05 	bl	8002e34 <HAL_I2C_Master_Receive>
 800142a:	7a3b      	ldrb	r3, [r7, #8]
 800142c:	021b      	lsls	r3, r3, #8
 800142e:	b21a      	sxth	r2, r3
 8001430:	7a7b      	ldrb	r3, [r7, #9]
 8001432:	b21b      	sxth	r3, r3
 8001434:	4313      	orrs	r3, r2
 8001436:	b21b      	sxth	r3, r3
 8001438:	b29a      	uxth	r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(1, command, coefficients);
 800143e:	23a4      	movs	r3, #164	; 0xa4
 8001440:	72fb      	strb	r3, [r7, #11]
 8001442:	f107 020b 	add.w	r2, r7, #11
 8001446:	230a      	movs	r3, #10
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	2301      	movs	r3, #1
 800144c:	21ee      	movs	r1, #238	; 0xee
 800144e:	484c      	ldr	r0, [pc, #304]	; (8001580 <vInitBaroRead+0x1b8>)
 8001450:	f001 fbfc 	bl	8002c4c <HAL_I2C_Master_Transmit>
 8001454:	f107 0208 	add.w	r2, r7, #8
 8001458:	230a      	movs	r3, #10
 800145a:	9300      	str	r3, [sp, #0]
 800145c:	2302      	movs	r3, #2
 800145e:	21ee      	movs	r1, #238	; 0xee
 8001460:	4847      	ldr	r0, [pc, #284]	; (8001580 <vInitBaroRead+0x1b8>)
 8001462:	f001 fce7 	bl	8002e34 <HAL_I2C_Master_Receive>
 8001466:	7a3b      	ldrb	r3, [r7, #8]
 8001468:	021b      	lsls	r3, r3, #8
 800146a:	b21a      	sxth	r2, r3
 800146c:	7a7b      	ldrb	r3, [r7, #9]
 800146e:	b21b      	sxth	r3, r3
 8001470:	4313      	orrs	r3, r2
 8001472:	b21a      	sxth	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3302      	adds	r3, #2
 8001478:	b292      	uxth	r2, r2
 800147a:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(2, command, coefficients);
 800147c:	23a6      	movs	r3, #166	; 0xa6
 800147e:	72fb      	strb	r3, [r7, #11]
 8001480:	f107 020b 	add.w	r2, r7, #11
 8001484:	230a      	movs	r3, #10
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	2301      	movs	r3, #1
 800148a:	21ee      	movs	r1, #238	; 0xee
 800148c:	483c      	ldr	r0, [pc, #240]	; (8001580 <vInitBaroRead+0x1b8>)
 800148e:	f001 fbdd 	bl	8002c4c <HAL_I2C_Master_Transmit>
 8001492:	f107 0208 	add.w	r2, r7, #8
 8001496:	230a      	movs	r3, #10
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	2302      	movs	r3, #2
 800149c:	21ee      	movs	r1, #238	; 0xee
 800149e:	4838      	ldr	r0, [pc, #224]	; (8001580 <vInitBaroRead+0x1b8>)
 80014a0:	f001 fcc8 	bl	8002e34 <HAL_I2C_Master_Receive>
 80014a4:	7a3b      	ldrb	r3, [r7, #8]
 80014a6:	021b      	lsls	r3, r3, #8
 80014a8:	b21a      	sxth	r2, r3
 80014aa:	7a7b      	ldrb	r3, [r7, #9]
 80014ac:	b21b      	sxth	r3, r3
 80014ae:	4313      	orrs	r3, r2
 80014b0:	b21a      	sxth	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	3304      	adds	r3, #4
 80014b6:	b292      	uxth	r2, r2
 80014b8:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(3, command, coefficients);
 80014ba:	23a8      	movs	r3, #168	; 0xa8
 80014bc:	72fb      	strb	r3, [r7, #11]
 80014be:	f107 020b 	add.w	r2, r7, #11
 80014c2:	230a      	movs	r3, #10
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	2301      	movs	r3, #1
 80014c8:	21ee      	movs	r1, #238	; 0xee
 80014ca:	482d      	ldr	r0, [pc, #180]	; (8001580 <vInitBaroRead+0x1b8>)
 80014cc:	f001 fbbe 	bl	8002c4c <HAL_I2C_Master_Transmit>
 80014d0:	f107 0208 	add.w	r2, r7, #8
 80014d4:	230a      	movs	r3, #10
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2302      	movs	r3, #2
 80014da:	21ee      	movs	r1, #238	; 0xee
 80014dc:	4828      	ldr	r0, [pc, #160]	; (8001580 <vInitBaroRead+0x1b8>)
 80014de:	f001 fca9 	bl	8002e34 <HAL_I2C_Master_Receive>
 80014e2:	7a3b      	ldrb	r3, [r7, #8]
 80014e4:	021b      	lsls	r3, r3, #8
 80014e6:	b21a      	sxth	r2, r3
 80014e8:	7a7b      	ldrb	r3, [r7, #9]
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b21a      	sxth	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	3306      	adds	r3, #6
 80014f4:	b292      	uxth	r2, r2
 80014f6:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(4, command, coefficients);
 80014f8:	23aa      	movs	r3, #170	; 0xaa
 80014fa:	72fb      	strb	r3, [r7, #11]
 80014fc:	f107 020b 	add.w	r2, r7, #11
 8001500:	230a      	movs	r3, #10
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	2301      	movs	r3, #1
 8001506:	21ee      	movs	r1, #238	; 0xee
 8001508:	481d      	ldr	r0, [pc, #116]	; (8001580 <vInitBaroRead+0x1b8>)
 800150a:	f001 fb9f 	bl	8002c4c <HAL_I2C_Master_Transmit>
 800150e:	f107 0208 	add.w	r2, r7, #8
 8001512:	230a      	movs	r3, #10
 8001514:	9300      	str	r3, [sp, #0]
 8001516:	2302      	movs	r3, #2
 8001518:	21ee      	movs	r1, #238	; 0xee
 800151a:	4819      	ldr	r0, [pc, #100]	; (8001580 <vInitBaroRead+0x1b8>)
 800151c:	f001 fc8a 	bl	8002e34 <HAL_I2C_Master_Receive>
 8001520:	7a3b      	ldrb	r3, [r7, #8]
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	b21a      	sxth	r2, r3
 8001526:	7a7b      	ldrb	r3, [r7, #9]
 8001528:	b21b      	sxth	r3, r3
 800152a:	4313      	orrs	r3, r2
 800152c:	b21a      	sxth	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3308      	adds	r3, #8
 8001532:	b292      	uxth	r2, r2
 8001534:	801a      	strh	r2, [r3, #0]

	READ_BARO_COEFF(5, command, coefficients);
 8001536:	23ac      	movs	r3, #172	; 0xac
 8001538:	72fb      	strb	r3, [r7, #11]
 800153a:	f107 020b 	add.w	r2, r7, #11
 800153e:	230a      	movs	r3, #10
 8001540:	9300      	str	r3, [sp, #0]
 8001542:	2301      	movs	r3, #1
 8001544:	21ee      	movs	r1, #238	; 0xee
 8001546:	480e      	ldr	r0, [pc, #56]	; (8001580 <vInitBaroRead+0x1b8>)
 8001548:	f001 fb80 	bl	8002c4c <HAL_I2C_Master_Transmit>
 800154c:	f107 0208 	add.w	r2, r7, #8
 8001550:	230a      	movs	r3, #10
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	2302      	movs	r3, #2
 8001556:	21ee      	movs	r1, #238	; 0xee
 8001558:	4809      	ldr	r0, [pc, #36]	; (8001580 <vInitBaroRead+0x1b8>)
 800155a:	f001 fc6b 	bl	8002e34 <HAL_I2C_Master_Receive>
 800155e:	7a3b      	ldrb	r3, [r7, #8]
 8001560:	021b      	lsls	r3, r3, #8
 8001562:	b21a      	sxth	r2, r3
 8001564:	7a7b      	ldrb	r3, [r7, #9]
 8001566:	b21b      	sxth	r3, r3
 8001568:	4313      	orrs	r3, r2
 800156a:	b21a      	sxth	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	330a      	adds	r3, #10
 8001570:	b292      	uxth	r2, r2
 8001572:	801a      	strh	r2, [r3, #0]
}
 8001574:	bf00      	nop
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	10624dd3 	.word	0x10624dd3
 8001580:	20001ee8 	.word	0x20001ee8

08001584 <vReadBaro>:

void vReadBaro(int32_t *temperature, int32_t *pressure, uint16_t coefficients[]) {
 8001584:	b580      	push	{r7, lr}
 8001586:	b08c      	sub	sp, #48	; 0x30
 8001588:	af02      	add	r7, sp, #8
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
	uint8_t read_buffer[3];
	uint32_t wait_time_OSR;

	switch (BARO_OSR) {
	case 0:
		CALC_TEMP_PRESS(256, wait_time_OSR, command, pressure_raw,
 8001590:	f008 f870 	bl	8009674 <osKernelGetTickFreq>
 8001594:	4602      	mov	r2, r0
 8001596:	4b36      	ldr	r3, [pc, #216]	; (8001670 <vReadBaro+0xec>)
 8001598:	fba3 2302 	umull	r2, r3, r3, r2
 800159c:	099b      	lsrs	r3, r3, #6
 800159e:	627b      	str	r3, [r7, #36]	; 0x24
 80015a0:	2340      	movs	r3, #64	; 0x40
 80015a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80015a6:	f107 0223 	add.w	r2, r7, #35	; 0x23
 80015aa:	230a      	movs	r3, #10
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	2301      	movs	r3, #1
 80015b0:	21ee      	movs	r1, #238	; 0xee
 80015b2:	4830      	ldr	r0, [pc, #192]	; (8001674 <vReadBaro+0xf0>)
 80015b4:	f001 fb4a 	bl	8002c4c <HAL_I2C_Master_Transmit>
 80015b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80015ba:	f008 f90b 	bl	80097d4 <osDelay>
 80015be:	2300      	movs	r3, #0
 80015c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80015c4:	f107 0223 	add.w	r2, r7, #35	; 0x23
 80015c8:	230a      	movs	r3, #10
 80015ca:	9300      	str	r3, [sp, #0]
 80015cc:	2301      	movs	r3, #1
 80015ce:	21ee      	movs	r1, #238	; 0xee
 80015d0:	4828      	ldr	r0, [pc, #160]	; (8001674 <vReadBaro+0xf0>)
 80015d2:	f001 fb3b 	bl	8002c4c <HAL_I2C_Master_Transmit>
 80015d6:	f107 0214 	add.w	r2, r7, #20
 80015da:	230a      	movs	r3, #10
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	2303      	movs	r3, #3
 80015e0:	21ee      	movs	r1, #238	; 0xee
 80015e2:	4824      	ldr	r0, [pc, #144]	; (8001674 <vReadBaro+0xf0>)
 80015e4:	f001 fc26 	bl	8002e34 <HAL_I2C_Master_Receive>
 80015e8:	7d3b      	ldrb	r3, [r7, #20]
 80015ea:	041a      	lsls	r2, r3, #16
 80015ec:	7d7b      	ldrb	r3, [r7, #21]
 80015ee:	021b      	lsls	r3, r3, #8
 80015f0:	4313      	orrs	r3, r2
 80015f2:	7dba      	ldrb	r2, [r7, #22]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
 80015f8:	2350      	movs	r3, #80	; 0x50
 80015fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80015fe:	f107 0223 	add.w	r2, r7, #35	; 0x23
 8001602:	230a      	movs	r3, #10
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	2301      	movs	r3, #1
 8001608:	21ee      	movs	r1, #238	; 0xee
 800160a:	481a      	ldr	r0, [pc, #104]	; (8001674 <vReadBaro+0xf0>)
 800160c:	f001 fb1e 	bl	8002c4c <HAL_I2C_Master_Transmit>
 8001610:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001612:	f008 f8df 	bl	80097d4 <osDelay>
 8001616:	2300      	movs	r3, #0
 8001618:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800161c:	f107 0223 	add.w	r2, r7, #35	; 0x23
 8001620:	230a      	movs	r3, #10
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	2301      	movs	r3, #1
 8001626:	21ee      	movs	r1, #238	; 0xee
 8001628:	4812      	ldr	r0, [pc, #72]	; (8001674 <vReadBaro+0xf0>)
 800162a:	f001 fb0f 	bl	8002c4c <HAL_I2C_Master_Transmit>
 800162e:	f107 0214 	add.w	r2, r7, #20
 8001632:	230a      	movs	r3, #10
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	2303      	movs	r3, #3
 8001638:	21ee      	movs	r1, #238	; 0xee
 800163a:	480e      	ldr	r0, [pc, #56]	; (8001674 <vReadBaro+0xf0>)
 800163c:	f001 fbfa 	bl	8002e34 <HAL_I2C_Master_Receive>
 8001640:	7d3b      	ldrb	r3, [r7, #20]
 8001642:	041a      	lsls	r2, r3, #16
 8001644:	7d7b      	ldrb	r3, [r7, #21]
 8001646:	021b      	lsls	r3, r3, #8
 8001648:	4313      	orrs	r3, r2
 800164a:	7dba      	ldrb	r2, [r7, #22]
 800164c:	4313      	orrs	r3, r2
 800164e:	61fb      	str	r3, [r7, #28]
 8001650:	f107 0118 	add.w	r1, r7, #24
 8001654:	f107 021c 	add.w	r2, r7, #28
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	460b      	mov	r3, r1
 800165e:	68b9      	ldr	r1, [r7, #8]
 8001660:	68f8      	ldr	r0, [r7, #12]
 8001662:	f000 f809 	bl	8001678 <vCalculateTempPressure>
				temperature_raw, temperature, pressure, coefficients)
		;
		break;
 8001666:	bf00      	nop
		/* defaults to OSR 256 */
		CALC_TEMP_PRESS(256, wait_time_OSR, command, pressure_raw,
				temperature_raw, temperature, pressure, coefficients)
		;
	}
}
 8001668:	bf00      	nop
 800166a:	3728      	adds	r7, #40	; 0x28
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	10624dd3 	.word	0x10624dd3
 8001674:	20001ee8 	.word	0x20001ee8

08001678 <vCalculateTempPressure>:

/* this is how we have to calculate temperature and Pressure which is written in the Datasheet */
void vCalculateTempPressure(int32_t *temperature, int32_t *pressure,
		uint32_t *temperature_raw, uint32_t *pressure_raw,
		uint16_t coefficients[]) {
 8001678:	e92d 0bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp}
 800167c:	b08b      	sub	sp, #44	; 0x2c
 800167e:	af00      	add	r7, sp, #0
 8001680:	60f8      	str	r0, [r7, #12]
 8001682:	60b9      	str	r1, [r7, #8]
 8001684:	607a      	str	r2, [r7, #4]
 8001686:	603b      	str	r3, [r7, #0]
	int64_t dT;
	int64_t OFF, SENS;

	dT = *temperature_raw - ((uint32_t) coefficients[4] << 8);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800168e:	3308      	adds	r3, #8
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	021b      	lsls	r3, r3, #8
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	f04f 0400 	mov.w	r4, #0
 800169a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	/* Temperature in 2000  = 20.00 C */
	*temperature = (int32_t) 2000 + (dT * coefficients[5] >> 23);
 800169e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016a0:	330a      	adds	r3, #10
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	f04f 0400 	mov.w	r4, #0
 80016aa:	6a3a      	ldr	r2, [r7, #32]
 80016ac:	fb04 f102 	mul.w	r1, r4, r2
 80016b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016b2:	fb03 f202 	mul.w	r2, r3, r2
 80016b6:	440a      	add	r2, r1
 80016b8:	6a39      	ldr	r1, [r7, #32]
 80016ba:	fba1 3403 	umull	r3, r4, r1, r3
 80016be:	4422      	add	r2, r4
 80016c0:	4614      	mov	r4, r2
 80016c2:	f04f 0100 	mov.w	r1, #0
 80016c6:	f04f 0200 	mov.w	r2, #0
 80016ca:	0dd9      	lsrs	r1, r3, #23
 80016cc:	ea41 2144 	orr.w	r1, r1, r4, lsl #9
 80016d0:	15e2      	asrs	r2, r4, #23
 80016d2:	460b      	mov	r3, r1
 80016d4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80016d8:	461a      	mov	r2, r3
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	601a      	str	r2, [r3, #0]

	OFF = ((int64_t) coefficients[1] << 17) + ((coefficients[3] * dT) >> 6);
 80016de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016e0:	3302      	adds	r3, #2
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	f04f 0400 	mov.w	r4, #0
 80016ea:	ea4f 39d3 	mov.w	r9, r3, lsr #15
 80016ee:	ea4f 4843 	mov.w	r8, r3, lsl #17
 80016f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016f4:	3306      	adds	r3, #6
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	f04f 0400 	mov.w	r4, #0
 80016fe:	6a3a      	ldr	r2, [r7, #32]
 8001700:	fb04 f102 	mul.w	r1, r4, r2
 8001704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001706:	fb03 f202 	mul.w	r2, r3, r2
 800170a:	1888      	adds	r0, r1, r2
 800170c:	6a3a      	ldr	r2, [r7, #32]
 800170e:	fba2 1203 	umull	r1, r2, r2, r3
 8001712:	1883      	adds	r3, r0, r2
 8001714:	461a      	mov	r2, r3
 8001716:	f04f 0b00 	mov.w	fp, #0
 800171a:	f04f 0c00 	mov.w	ip, #0
 800171e:	ea4f 1b91 	mov.w	fp, r1, lsr #6
 8001722:	ea4b 6b82 	orr.w	fp, fp, r2, lsl #26
 8001726:	ea4f 1ca2 	mov.w	ip, r2, asr #6
 800172a:	eb1b 0308 	adds.w	r3, fp, r8
 800172e:	eb4c 0409 	adc.w	r4, ip, r9
 8001732:	e9c7 3406 	strd	r3, r4, [r7, #24]
	SENS = ((int64_t) coefficients[0] << 16) + ((coefficients[2] * dT) >> 7);
 8001736:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	b29b      	uxth	r3, r3
 800173c:	f04f 0400 	mov.w	r4, #0
 8001740:	0c1e      	lsrs	r6, r3, #16
 8001742:	041d      	lsls	r5, r3, #16
 8001744:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001746:	3304      	adds	r3, #4
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	b29b      	uxth	r3, r3
 800174c:	f04f 0400 	mov.w	r4, #0
 8001750:	6a3a      	ldr	r2, [r7, #32]
 8001752:	fb04 f102 	mul.w	r1, r4, r2
 8001756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001758:	fb03 f202 	mul.w	r2, r3, r2
 800175c:	1888      	adds	r0, r1, r2
 800175e:	6a3a      	ldr	r2, [r7, #32]
 8001760:	fba2 1203 	umull	r1, r2, r2, r3
 8001764:	1883      	adds	r3, r0, r2
 8001766:	461a      	mov	r2, r3
 8001768:	f04f 0800 	mov.w	r8, #0
 800176c:	f04f 0900 	mov.w	r9, #0
 8001770:	ea4f 18d1 	mov.w	r8, r1, lsr #7
 8001774:	ea48 6842 	orr.w	r8, r8, r2, lsl #25
 8001778:	ea4f 19e2 	mov.w	r9, r2, asr #7
 800177c:	eb18 0305 	adds.w	r3, r8, r5
 8001780:	eb49 0406 	adc.w	r4, r9, r6
 8001784:	e9c7 3404 	strd	r3, r4, [r7, #16]
	/* Pressure in 110002 = 1100.02 mbar */
	*pressure = (int32_t) ((((*pressure_raw * SENS) >> 21) - OFF) >> 15);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f04f 0400 	mov.w	r4, #0
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	fb04 f102 	mul.w	r1, r4, r2
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	fb03 f202 	mul.w	r2, r3, r2
 800179c:	1888      	adds	r0, r1, r2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	fba2 1203 	umull	r1, r2, r2, r3
 80017a4:	1883      	adds	r3, r0, r2
 80017a6:	461a      	mov	r2, r3
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	f04f 0400 	mov.w	r4, #0
 80017b0:	0d4b      	lsrs	r3, r1, #21
 80017b2:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
 80017b6:	1554      	asrs	r4, r2, #21
 80017b8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80017bc:	1a5b      	subs	r3, r3, r1
 80017be:	eb64 0402 	sbc.w	r4, r4, r2
 80017c2:	461d      	mov	r5, r3
 80017c4:	4626      	mov	r6, r4
 80017c6:	f04f 0300 	mov.w	r3, #0
 80017ca:	f04f 0400 	mov.w	r4, #0
 80017ce:	0beb      	lsrs	r3, r5, #15
 80017d0:	ea43 4346 	orr.w	r3, r3, r6, lsl #17
 80017d4:	13f4      	asrs	r4, r6, #15
 80017d6:	461a      	mov	r2, r3
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	601a      	str	r2, [r3, #0]
}
 80017dc:	bf00      	nop
 80017de:	372c      	adds	r7, #44	; 0x2c
 80017e0:	46bd      	mov	sp, r7
 80017e2:	e8bd 0bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp}
 80017e6:	4770      	bx	lr

080017e8 <vTaskImuRead>:
/**
 * @brief Function implementing the task_baro_read thread.
 * @param argument: Not used
 * @retval None
 */
void vTaskImuRead(void *argument) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b092      	sub	sp, #72	; 0x48
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
	uint32_t tick_count, tick_update;

	/* initialize data variables */
	int32_t gyroscope_data[3] = { 5, 10, 15 }; /* 0 = x, 1 = y, 2 = z */
 80017f0:	4a4a      	ldr	r2, [pc, #296]	; (800191c <vTaskImuRead+0x134>)
 80017f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017f6:	ca07      	ldmia	r2, {r0, r1, r2}
 80017f8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int32_t acceleration[3] = { 50, 100, 200 }; /* 0 = x, 1 = y, 2 = z */
 80017fc:	4a48      	ldr	r2, [pc, #288]	; (8001920 <vTaskImuRead+0x138>)
 80017fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001802:	ca07      	ldmia	r2, {r0, r1, r2}
 8001804:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	/* initialize counter as we want to average over 4 samples every time */
	int8_t counter = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	/* initialize queue message */
	imu_data_t queue_data = { 0 };
 800180e:	f107 0308 	add.w	r3, r7, #8
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	609a      	str	r2, [r3, #8]
 800181a:	60da      	str	r2, [r3, #12]
 800181c:	611a      	str	r2, [r3, #16]
 800181e:	615a      	str	r2, [r3, #20]
 8001820:	619a      	str	r2, [r3, #24]

	vInitImu20600Read();
 8001822:	f000 f883 	bl	800192c <vInitImu20600Read>

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8001826:	f007 fefd 	bl	8009624 <osKernelGetTickCount>
 800182a:	6478      	str	r0, [r7, #68]	; 0x44
	tick_update = osKernelGetTickFreq() / IMU20601_SAMPLING_FREQ;
 800182c:	f007 ff22 	bl	8009674 <osKernelGetTickFreq>
 8001830:	4602      	mov	r2, r0
 8001832:	4b3c      	ldr	r3, [pc, #240]	; (8001924 <vTaskImuRead+0x13c>)
 8001834:	fba3 2302 	umull	r2, r3, r3, r2
 8001838:	091b      	lsrs	r3, r3, #4
 800183a:	63fb      	str	r3, [r7, #60]	; 0x3c
	for (;;) {
		tick_count += tick_update;
 800183c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800183e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001840:	4413      	add	r3, r2
 8001842:	647b      	str	r3, [r7, #68]	; 0x44
		vReadImu20600(gyroscope_data, acceleration);
 8001844:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001848:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800184c:	4611      	mov	r1, r2
 800184e:	4618      	mov	r0, r3
 8001850:	f000 fb42 	bl	8001ed8 <vReadImu20600>
		//		UsbPrint("[DBG] RAW Gx: %ld, Gy:%ld, Gz:%ld; Ax: %ld, Ay:%ld, Az:%ld; t: %lu\n",
		//				gyroscope_data[0], gyroscope_data[1], gyroscope_data[2],
		//				acceleration[0], acceleration[1], acceleration[2], tick_count);

		//TODO [nstojosk] : can this overflow?
		queue_data.gyro_x += gyroscope_data[0];
 8001854:	68ba      	ldr	r2, [r7, #8]
 8001856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001858:	4413      	add	r3, r2
 800185a:	60bb      	str	r3, [r7, #8]
		queue_data.gyro_y += gyroscope_data[1];
 800185c:	68fa      	ldr	r2, [r7, #12]
 800185e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001860:	4413      	add	r3, r2
 8001862:	60fb      	str	r3, [r7, #12]
		queue_data.gyro_z += gyroscope_data[2];
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001868:	4413      	add	r3, r2
 800186a:	613b      	str	r3, [r7, #16]
		queue_data.acc_x += acceleration[0];
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001870:	4413      	add	r3, r2
 8001872:	617b      	str	r3, [r7, #20]
		queue_data.acc_y += acceleration[1];
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001878:	4413      	add	r3, r2
 800187a:	61bb      	str	r3, [r7, #24]
		queue_data.acc_z += acceleration[2];
 800187c:	69fa      	ldr	r2, [r7, #28]
 800187e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001880:	4413      	add	r3, r2
 8001882:	61fb      	str	r3, [r7, #28]
		++counter;
 8001884:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001888:	3301      	adds	r3, #1
 800188a:	b2db      	uxtb	r3, r3
 800188c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		if (counter == 4) {
 8001890:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 8001894:	2b04      	cmp	r3, #4
 8001896:	d13d      	bne.n	8001914 <vTaskImuRead+0x12c>
			/* reset counter */
			counter = 0;
 8001898:	2300      	movs	r3, #0
 800189a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

			/* Average Data */
			queue_data.gyro_x /= 4;
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	da00      	bge.n	80018a6 <vTaskImuRead+0xbe>
 80018a4:	3303      	adds	r3, #3
 80018a6:	109b      	asrs	r3, r3, #2
 80018a8:	60bb      	str	r3, [r7, #8]
			queue_data.gyro_y /= 4;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	da00      	bge.n	80018b2 <vTaskImuRead+0xca>
 80018b0:	3303      	adds	r3, #3
 80018b2:	109b      	asrs	r3, r3, #2
 80018b4:	60fb      	str	r3, [r7, #12]
			queue_data.gyro_z /= 4;
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	da00      	bge.n	80018be <vTaskImuRead+0xd6>
 80018bc:	3303      	adds	r3, #3
 80018be:	109b      	asrs	r3, r3, #2
 80018c0:	613b      	str	r3, [r7, #16]
			queue_data.acc_x /= 4;
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	da00      	bge.n	80018ca <vTaskImuRead+0xe2>
 80018c8:	3303      	adds	r3, #3
 80018ca:	109b      	asrs	r3, r3, #2
 80018cc:	617b      	str	r3, [r7, #20]
			queue_data.acc_y /= 4;
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	da00      	bge.n	80018d6 <vTaskImuRead+0xee>
 80018d4:	3303      	adds	r3, #3
 80018d6:	109b      	asrs	r3, r3, #2
 80018d8:	61bb      	str	r3, [r7, #24]
			queue_data.acc_z /= 4;
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	da00      	bge.n	80018e2 <vTaskImuRead+0xfa>
 80018e0:	3303      	adds	r3, #3
 80018e2:	109b      	asrs	r3, r3, #2
 80018e4:	61fb      	str	r3, [r7, #28]
			/* I dont know it this works with the overflow of the tick_count! */
			queue_data.ts = tick_count;
 80018e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018e8:	623b      	str	r3, [r7, #32]

			/* Send Data to Queue */
			osMessageQueuePut(preprocess_queue, &queue_data, 0U, 0U);
 80018ea:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <vTaskImuRead+0x140>)
 80018ec:	6818      	ldr	r0, [r3, #0]
 80018ee:	f107 0108 	add.w	r1, r7, #8
 80018f2:	2300      	movs	r3, #0
 80018f4:	2200      	movs	r2, #0
 80018f6:	f008 f9a9 	bl	8009c4c <osMessageQueuePut>

			/* reset queue value */
			queue_data = EMPTY_IMU;
 80018fa:	f107 0308 	add.w	r3, r7, #8
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
 8001908:	611a      	str	r2, [r3, #16]
 800190a:	615a      	str	r2, [r3, #20]
 800190c:	619a      	str	r2, [r3, #24]
			counter = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		}
		osDelayUntil(tick_count);
 8001914:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001916:	f007 ff8b 	bl	8009830 <osDelayUntil>
		tick_count += tick_update;
 800191a:	e78f      	b.n	800183c <vTaskImuRead+0x54>
 800191c:	0800e2c0 	.word	0x0800e2c0
 8001920:	0800e2cc 	.word	0x0800e2cc
 8001924:	51eb851f 	.word	0x51eb851f
 8001928:	20001dc8 	.word	0x20001dc8

0800192c <vInitImu20600Read>:
	}
}

void vInitImu20600Read() {
 800192c:	b580      	push	{r7, lr}
 800192e:	b090      	sub	sp, #64	; 0x40
 8001930:	af00      	add	r7, sp, #0
	osDelayUntil(2000);
 8001932:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001936:	f007 ff7b 	bl	8009830 <osDelayUntil>
	while (1) {
		HAL_StatusTypeDef Test = HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


		/* sensor management 1 */
		/* Reset Sensor */
		uint8_t register_sensor_powerMgmt1[2] = { 0 };
 8001940:	2300      	movs	r3, #0
 8001942:	86bb      	strh	r3, [r7, #52]	; 0x34
		register_sensor_powerMgmt1[0] = IMU20601_COMMAND_POWER_MANAGMENT1_WRITE;
 8001944:	236b      	movs	r3, #107	; 0x6b
 8001946:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		register_sensor_powerMgmt1[1] =
				(reset_conf << 7 | SENS_sleep_EN << 6 | SENS_clk_src << 0);
 800194a:	2301      	movs	r3, #1
 800194c:	01db      	lsls	r3, r3, #7
 800194e:	b25a      	sxtb	r2, r3
 8001950:	2300      	movs	r3, #0
 8001952:	019b      	lsls	r3, r3, #6
 8001954:	b25b      	sxtb	r3, r3
 8001956:	4313      	orrs	r3, r2
 8001958:	b25a      	sxtb	r2, r3
 800195a:	2301      	movs	r3, #1
 800195c:	b25b      	sxtb	r3, r3
 800195e:	4313      	orrs	r3, r2
 8001960:	b25b      	sxtb	r3, r3
 8001962:	b2db      	uxtb	r3, r3
		register_sensor_powerMgmt1[1] =
 8001964:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		while (Test != HAL_OK) {
 8001968:	e016      	b.n	8001998 <vInitImu20600Read+0x6c>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	2110      	movs	r1, #16
 800196e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001972:	f001 f8c3 	bl	8002afc <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_sensor_powerMgmt1,
 8001976:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800197a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800197e:	2202      	movs	r2, #2
 8001980:	48df      	ldr	r0, [pc, #892]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001982:	f003 ff79 	bl	8005878 <HAL_SPI_Transmit>
 8001986:	4603      	mov	r3, r0
 8001988:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800198c:	2201      	movs	r2, #1
 800198e:	2110      	movs	r1, #16
 8001990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001994:	f001 f8b2 	bl	8002afc <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001998:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1e4      	bne.n	800196a <vInitImu20600Read+0x3e>
		}
		Test = HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_Delay(50);
 80019a6:	2032      	movs	r0, #50	; 0x32
 80019a8:	f000 fde8 	bl	800257c <HAL_Delay>

		/* Wake Up Chip */
		register_sensor_powerMgmt1[1] =
				(SENS_sleep_EN << 6 | SENS_clk_src << 0);
 80019ac:	2300      	movs	r3, #0
 80019ae:	019b      	lsls	r3, r3, #6
 80019b0:	b25a      	sxtb	r2, r3
 80019b2:	2301      	movs	r3, #1
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	4313      	orrs	r3, r2
 80019b8:	b25b      	sxtb	r3, r3
 80019ba:	b2db      	uxtb	r3, r3
		register_sensor_powerMgmt1[1] =
 80019bc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		while (Test != HAL_OK) {
 80019c0:	e016      	b.n	80019f0 <vInitImu20600Read+0xc4>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2110      	movs	r1, #16
 80019c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ca:	f001 f897 	bl	8002afc <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_sensor_powerMgmt1,
 80019ce:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80019d2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80019d6:	2202      	movs	r2, #2
 80019d8:	48c9      	ldr	r0, [pc, #804]	; (8001d00 <vInitImu20600Read+0x3d4>)
 80019da:	f003 ff4d 	bl	8005878 <HAL_SPI_Transmit>
 80019de:	4603      	mov	r3, r0
 80019e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80019e4:	2201      	movs	r2, #1
 80019e6:	2110      	movs	r1, #16
 80019e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ec:	f001 f886 	bl	8002afc <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 80019f0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1e4      	bne.n	80019c2 <vInitImu20600Read+0x96>
		}
		Test = HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_Delay(50);
 80019fe:	2032      	movs	r0, #50	; 0x32
 8001a00:	f000 fdbc 	bl	800257c <HAL_Delay>

		uint8_t tx = 0xEB;
 8001a04:	23eb      	movs	r3, #235	; 0xeb
 8001a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		uint8_t rx = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	2110      	movs	r1, #16
 8001a14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a18:	f001 f870 	bl	8002afc <HAL_GPIO_WritePin>
		Test = HAL_SPI_Transmit(&hspi1, &tx,
 8001a1c:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001a20:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001a24:	2201      	movs	r2, #1
 8001a26:	48b6      	ldr	r0, [pc, #728]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001a28:	f003 ff26 	bl	8005878 <HAL_SPI_Transmit>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		Test = HAL_SPI_Receive(&hspi1, &rx,
 8001a32:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001a36:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	48b0      	ldr	r0, [pc, #704]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001a3e:	f004 f881 	bl	8005b44 <HAL_SPI_Receive>
 8001a42:	4603      	mov	r3, r0
 8001a44:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001a48:	2201      	movs	r2, #1
 8001a4a:	2110      	movs	r1, #16
 8001a4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a50:	f001 f854 	bl	8002afc <HAL_GPIO_WritePin>



		/* sensor management 2 */
		uint8_t register_sensor_powerMgmt2[2] = { 0 };
 8001a54:	2300      	movs	r3, #0
 8001a56:	863b      	strh	r3, [r7, #48]	; 0x30
		register_sensor_powerMgmt2[0] = IMU20601_COMMAND_POWER_MANAGMENT2_WRITE;
 8001a58:	236c      	movs	r3, #108	; 0x6c
 8001a5a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
		register_sensor_powerMgmt2[1] = (SENS_acc_axis_EN << 3
 8001a5e:	2300      	movs	r3, #0
 8001a60:	00db      	lsls	r3, r3, #3
				| SENS_gyri_axis_EN << 0);
 8001a62:	b25a      	sxtb	r2, r3
 8001a64:	2300      	movs	r3, #0
 8001a66:	b25b      	sxtb	r3, r3
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	b25b      	sxtb	r3, r3
 8001a6c:	b2db      	uxtb	r3, r3
		register_sensor_powerMgmt2[1] = (SENS_acc_axis_EN << 3
 8001a6e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		while (Test != HAL_OK) {
 8001a72:	e016      	b.n	8001aa2 <vInitImu20600Read+0x176>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001a74:	2200      	movs	r2, #0
 8001a76:	2110      	movs	r1, #16
 8001a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a7c:	f001 f83e 	bl	8002afc <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_sensor_powerMgmt2,
 8001a80:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001a84:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001a88:	2202      	movs	r2, #2
 8001a8a:	489d      	ldr	r0, [pc, #628]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001a8c:	f003 fef4 	bl	8005878 <HAL_SPI_Transmit>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001a96:	2201      	movs	r2, #1
 8001a98:	2110      	movs	r1, #16
 8001a9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a9e:	f001 f82d 	bl	8002afc <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001aa2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1e4      	bne.n	8001a74 <vInitImu20600Read+0x148>
		}
		Test = HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_Delay(50);
 8001ab0:	2032      	movs	r0, #50	; 0x32
 8001ab2:	f000 fd63 	bl	800257c <HAL_Delay>

		tx = 0xEC;
 8001ab6:	23ec      	movs	r3, #236	; 0xec
 8001ab8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2110      	movs	r1, #16
 8001ac6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aca:	f001 f817 	bl	8002afc <HAL_GPIO_WritePin>
		Test = HAL_SPI_Transmit(&hspi1, &tx,
 8001ace:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001ad2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	4889      	ldr	r0, [pc, #548]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001ada:	f003 fecd 	bl	8005878 <HAL_SPI_Transmit>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		Test = HAL_SPI_Receive(&hspi1, &rx,
 8001ae4:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001ae8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001aec:	2201      	movs	r2, #1
 8001aee:	4884      	ldr	r0, [pc, #528]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001af0:	f004 f828 	bl	8005b44 <HAL_SPI_Receive>
 8001af4:	4603      	mov	r3, r0
 8001af6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001afa:	2201      	movs	r2, #1
 8001afc:	2110      	movs	r1, #16
 8001afe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b02:	f000 fffb 	bl	8002afc <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8001b06:	2032      	movs	r0, #50	; 0x32
 8001b08:	f000 fd38 	bl	800257c <HAL_Delay>

		/* Disable I2C Mode */
		uint8_t register_sensor_control[2] = { 0 };
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	85bb      	strh	r3, [r7, #44]	; 0x2c
		register_sensor_control[0] = IMU20601_COMMAND_USER_CONTROL_WRITE;
 8001b10:	236a      	movs	r3, #106	; 0x6a
 8001b12:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		register_sensor_control[1] = (SENS_FIFO_EN << 6 | I2C_DISABLE << 4);
 8001b16:	2300      	movs	r3, #0
 8001b18:	019b      	lsls	r3, r3, #6
 8001b1a:	b25a      	sxtb	r2, r3
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	011b      	lsls	r3, r3, #4
 8001b20:	b25b      	sxtb	r3, r3
 8001b22:	4313      	orrs	r3, r2
 8001b24:	b25b      	sxtb	r3, r3
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		while (Test != HAL_OK) {
 8001b2c:	e016      	b.n	8001b5c <vInitImu20600Read+0x230>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2110      	movs	r1, #16
 8001b32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b36:	f000 ffe1 	bl	8002afc <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_sensor_control,
 8001b3a:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001b3e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001b42:	2202      	movs	r2, #2
 8001b44:	486e      	ldr	r0, [pc, #440]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001b46:	f003 fe97 	bl	8005878 <HAL_SPI_Transmit>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001b50:	2201      	movs	r2, #1
 8001b52:	2110      	movs	r1, #16
 8001b54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b58:	f000 ffd0 	bl	8002afc <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001b5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1e4      	bne.n	8001b2e <vInitImu20600Read+0x202>
		}
		Test = HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_Delay(50);
 8001b6a:	2032      	movs	r0, #50	; 0x32
 8001b6c:	f000 fd06 	bl	800257c <HAL_Delay>

		tx = 0xEA;
 8001b70:	23ea      	movs	r3, #234	; 0xea
 8001b72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2110      	movs	r1, #16
 8001b80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b84:	f000 ffba 	bl	8002afc <HAL_GPIO_WritePin>
		Test = HAL_SPI_Transmit(&hspi1, &tx,
 8001b88:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001b8c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001b90:	2201      	movs	r2, #1
 8001b92:	485b      	ldr	r0, [pc, #364]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001b94:	f003 fe70 	bl	8005878 <HAL_SPI_Transmit>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		Test = HAL_SPI_Receive(&hspi1, &rx,
 8001b9e:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001ba2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	4855      	ldr	r0, [pc, #340]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001baa:	f003 ffcb 	bl	8005b44 <HAL_SPI_Receive>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	2110      	movs	r1, #16
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bbc:	f000 ff9e 	bl	8002afc <HAL_GPIO_WritePin>


		/* Configure Gyroscope */
		uint8_t register_gyro_config[2] = { 0 };
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	853b      	strh	r3, [r7, #40]	; 0x28
		register_gyro_config[0] = IMU20601_COMMAND_GYROSCOPE_CONFIGURATION_WRITE;
 8001bc4:	231b      	movs	r3, #27
 8001bc6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		register_gyro_config[1] = (GYRO_SELFTEST << 5 | GYRO_RANGE << 3
 8001bca:	2300      	movs	r3, #0
 8001bcc:	015b      	lsls	r3, r3, #5
 8001bce:	b25a      	sxtb	r2, r3
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	b25b      	sxtb	r3, r3
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	b25a      	sxtb	r2, r3
				| GYRO_FILTER);
 8001bda:	2302      	movs	r3, #2
 8001bdc:	b25b      	sxtb	r3, r3
 8001bde:	4313      	orrs	r3, r2
 8001be0:	b25b      	sxtb	r3, r3
 8001be2:	b2db      	uxtb	r3, r3
		register_gyro_config[1] = (GYRO_SELFTEST << 5 | GYRO_RANGE << 3
 8001be4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		while (Test != HAL_OK) {
 8001be8:	e016      	b.n	8001c18 <vInitImu20600Read+0x2ec>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001bea:	2200      	movs	r2, #0
 8001bec:	2110      	movs	r1, #16
 8001bee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bf2:	f000 ff83 	bl	8002afc <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_gyro_config,
 8001bf6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001bfa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001bfe:	2202      	movs	r2, #2
 8001c00:	483f      	ldr	r0, [pc, #252]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001c02:	f003 fe39 	bl	8005878 <HAL_SPI_Transmit>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	2110      	movs	r1, #16
 8001c10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c14:	f000 ff72 	bl	8002afc <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001c18:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1e4      	bne.n	8001bea <vInitImu20600Read+0x2be>
		}
		Test = HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_Delay(50);
 8001c26:	2032      	movs	r0, #50	; 0x32
 8001c28:	f000 fca8 	bl	800257c <HAL_Delay>

		tx = 0x9B;
 8001c2c:	239b      	movs	r3, #155	; 0x9b
 8001c2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2110      	movs	r1, #16
 8001c3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c40:	f000 ff5c 	bl	8002afc <HAL_GPIO_WritePin>
		Test = HAL_SPI_Transmit(&hspi1, &tx,
 8001c44:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001c48:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	482c      	ldr	r0, [pc, #176]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001c50:	f003 fe12 	bl	8005878 <HAL_SPI_Transmit>
 8001c54:	4603      	mov	r3, r0
 8001c56:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		Test = HAL_SPI_Receive(&hspi1, &rx,
 8001c5a:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001c5e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001c62:	2201      	movs	r2, #1
 8001c64:	4826      	ldr	r0, [pc, #152]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001c66:	f003 ff6d 	bl	8005b44 <HAL_SPI_Receive>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001c70:	2201      	movs	r2, #1
 8001c72:	2110      	movs	r1, #16
 8001c74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c78:	f000 ff40 	bl	8002afc <HAL_GPIO_WritePin>

		/* Configure Accelerometer */
		uint8_t register_acc_config[2] = { 0 };
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	84bb      	strh	r3, [r7, #36]	; 0x24
		register_acc_config[0] = IMU20601_COMMAND_ACCELEROMETER_CONFIGURATION1_WRITE;
 8001c80:	231c      	movs	r3, #28
 8001c82:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		register_acc_config[1] = (ACC_SELFTEST << 5 | ACC_RANGE << 3);
 8001c86:	2300      	movs	r3, #0
 8001c88:	015b      	lsls	r3, r3, #5
 8001c8a:	b25a      	sxtb	r2, r3
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	b25b      	sxtb	r3, r3
 8001c92:	4313      	orrs	r3, r2
 8001c94:	b25b      	sxtb	r3, r3
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		uint8_t register_acc_config2[2] = { 0 };
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	843b      	strh	r3, [r7, #32]
		register_acc_config2[0] = IMU20601_COMMAND_ACCELEROMETER_CONFIGURATION2_WRITE;
 8001ca0:	231d      	movs	r3, #29
 8001ca2:	f887 3020 	strb.w	r3, [r7, #32]
		register_acc_config2[1] = (ACC_AVGFILTER << 3 | ACC_FILTER);
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	b25a      	sxtb	r2, r3
 8001cac:	2304      	movs	r3, #4
 8001cae:	b25b      	sxtb	r3, r3
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	b25b      	sxtb	r3, r3
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

		while (Test != HAL_OK) {
 8001cba:	e016      	b.n	8001cea <vInitImu20600Read+0x3be>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2110      	movs	r1, #16
 8001cc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cc4:	f000 ff1a 	bl	8002afc <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_acc_config,
 8001cc8:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001ccc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001cd0:	2202      	movs	r2, #2
 8001cd2:	480b      	ldr	r0, [pc, #44]	; (8001d00 <vInitImu20600Read+0x3d4>)
 8001cd4:	f003 fdd0 	bl	8005878 <HAL_SPI_Transmit>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001cde:	2201      	movs	r2, #1
 8001ce0:	2110      	movs	r1, #16
 8001ce2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ce6:	f000 ff09 	bl	8002afc <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001cea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1e4      	bne.n	8001cbc <vInitImu20600Read+0x390>
		}
		Test = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_Delay(50);
 8001cf8:	2032      	movs	r0, #50	; 0x32
 8001cfa:	f000 fc3f 	bl	800257c <HAL_Delay>

		while (Test != HAL_OK) {
 8001cfe:	e018      	b.n	8001d32 <vInitImu20600Read+0x406>
 8001d00:	2000a038 	.word	0x2000a038
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d04:	2200      	movs	r2, #0
 8001d06:	2110      	movs	r1, #16
 8001d08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d0c:	f000 fef6 	bl	8002afc <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_acc_config2,
 8001d10:	f107 0120 	add.w	r1, r7, #32
 8001d14:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d18:	2202      	movs	r2, #2
 8001d1a:	486e      	ldr	r0, [pc, #440]	; (8001ed4 <vInitImu20600Read+0x5a8>)
 8001d1c:	f003 fdac 	bl	8005878 <HAL_SPI_Transmit>
 8001d20:	4603      	mov	r3, r0
 8001d22:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH, IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001d26:	2201      	movs	r2, #1
 8001d28:	2110      	movs	r1, #16
 8001d2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d2e:	f000 fee5 	bl	8002afc <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001d32:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1e4      	bne.n	8001d04 <vInitImu20600Read+0x3d8>
		}
		Test = HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_Delay(50);
 8001d40:	2032      	movs	r0, #50	; 0x32
 8001d42:	f000 fc1b 	bl	800257c <HAL_Delay>

		tx = 0x9C;
 8001d46:	239c      	movs	r3, #156	; 0x9c
 8001d48:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2110      	movs	r1, #16
 8001d56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d5a:	f000 fecf 	bl	8002afc <HAL_GPIO_WritePin>
		Test = HAL_SPI_Transmit(&hspi1, &tx,
 8001d5e:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001d62:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d66:	2201      	movs	r2, #1
 8001d68:	485a      	ldr	r0, [pc, #360]	; (8001ed4 <vInitImu20600Read+0x5a8>)
 8001d6a:	f003 fd85 	bl	8005878 <HAL_SPI_Transmit>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		Test = HAL_SPI_Receive(&hspi1, &rx,
 8001d74:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001d78:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	4855      	ldr	r0, [pc, #340]	; (8001ed4 <vInitImu20600Read+0x5a8>)
 8001d80:	f003 fee0 	bl	8005b44 <HAL_SPI_Receive>
 8001d84:	4603      	mov	r3, r0
 8001d86:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	2110      	movs	r1, #16
 8001d8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d92:	f000 feb3 	bl	8002afc <HAL_GPIO_WritePin>

		tx = 0x9D;
 8001d96:	239d      	movs	r3, #157	; 0x9d
 8001d98:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001da2:	2200      	movs	r2, #0
 8001da4:	2110      	movs	r1, #16
 8001da6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001daa:	f000 fea7 	bl	8002afc <HAL_GPIO_WritePin>
		Test = HAL_SPI_Transmit(&hspi1, &tx,
 8001dae:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001db2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001db6:	2201      	movs	r2, #1
 8001db8:	4846      	ldr	r0, [pc, #280]	; (8001ed4 <vInitImu20600Read+0x5a8>)
 8001dba:	f003 fd5d 	bl	8005878 <HAL_SPI_Transmit>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		Test = HAL_SPI_Receive(&hspi1, &rx,
 8001dc4:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001dc8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001dcc:	2201      	movs	r2, #1
 8001dce:	4841      	ldr	r0, [pc, #260]	; (8001ed4 <vInitImu20600Read+0x5a8>)
 8001dd0:	f003 feb8 	bl	8005b44 <HAL_SPI_Receive>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001dda:	2201      	movs	r2, #1
 8001ddc:	2110      	movs	r1, #16
 8001dde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001de2:	f000 fe8b 	bl	8002afc <HAL_GPIO_WritePin>

		/* FIFO disable */
		uint8_t register_FIFO[2] = { 0 };
 8001de6:	2300      	movs	r3, #0
 8001de8:	83bb      	strh	r3, [r7, #28]
		register_FIFO[0] = IMU20601_COMMAND_FIFO_ENABLE_WRITE;
 8001dea:	2323      	movs	r3, #35	; 0x23
 8001dec:	773b      	strb	r3, [r7, #28]
		register_FIFO[1] = (GYRO_FIFO_EN << 4 | ACC_FIFO_EN << 3);
 8001dee:	2300      	movs	r3, #0
 8001df0:	011b      	lsls	r3, r3, #4
 8001df2:	b25a      	sxtb	r2, r3
 8001df4:	2300      	movs	r3, #0
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	b25b      	sxtb	r3, r3
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	b25b      	sxtb	r3, r3
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	777b      	strb	r3, [r7, #29]
		while (Test != HAL_OK) {
 8001e02:	e016      	b.n	8001e32 <vInitImu20600Read+0x506>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001e04:	2200      	movs	r2, #0
 8001e06:	2110      	movs	r1, #16
 8001e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e0c:	f000 fe76 	bl	8002afc <HAL_GPIO_WritePin>
			Test = HAL_SPI_Transmit(&hspi1, register_FIFO,
 8001e10:	f107 011c 	add.w	r1, r7, #28
 8001e14:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001e18:	2202      	movs	r2, #2
 8001e1a:	482e      	ldr	r0, [pc, #184]	; (8001ed4 <vInitImu20600Read+0x5a8>)
 8001e1c:	f003 fd2c 	bl	8005878 <HAL_SPI_Transmit>
 8001e20:	4603      	mov	r3, r0
 8001e22:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					IMU20601_COMMAND_LENGTH,
					IMU20601_SPI_TIMEOUT);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001e26:	2201      	movs	r2, #1
 8001e28:	2110      	movs	r1, #16
 8001e2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e2e:	f000 fe65 	bl	8002afc <HAL_GPIO_WritePin>
		while (Test != HAL_OK) {
 8001e32:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1e4      	bne.n	8001e04 <vInitImu20600Read+0x4d8>
		}
		Test = HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		HAL_Delay(50);
 8001e40:	2032      	movs	r0, #50	; 0x32
 8001e42:	f000 fb9b 	bl	800257c <HAL_Delay>

		tx = 0xA3;
 8001e46:	23a3      	movs	r3, #163	; 0xa3
 8001e48:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		rx = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2110      	movs	r1, #16
 8001e56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e5a:	f000 fe4f 	bl	8002afc <HAL_GPIO_WritePin>
		Test = HAL_SPI_Transmit(&hspi1, &tx,
 8001e5e:	f107 0133 	add.w	r1, r7, #51	; 0x33
 8001e62:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001e66:	2201      	movs	r2, #1
 8001e68:	481a      	ldr	r0, [pc, #104]	; (8001ed4 <vInitImu20600Read+0x5a8>)
 8001e6a:	f003 fd05 	bl	8005878 <HAL_SPI_Transmit>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		Test = HAL_SPI_Receive(&hspi1, &rx,
 8001e74:	f107 0132 	add.w	r1, r7, #50	; 0x32
 8001e78:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	4815      	ldr	r0, [pc, #84]	; (8001ed4 <vInitImu20600Read+0x5a8>)
 8001e80:	f003 fe60 	bl	8005b44 <HAL_SPI_Receive>
 8001e84:	4603      	mov	r3, r0
 8001e86:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				1, IMU20601_SPI_TIMEOUT);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	2110      	movs	r1, #16
 8001e8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e92:	f000 fe33 	bl	8002afc <HAL_GPIO_WritePin>

		HAL_Delay(50);
 8001e96:	2032      	movs	r0, #50	; 0x32
 8001e98:	f000 fb70 	bl	800257c <HAL_Delay>

		/* Test if what we measure is possible */
		int32_t gyroscope_data[3]; /* 0 = x, 1 = y, 2 = z */
		int32_t acceleration[3]; /* 0 = x, 1 = y, 2 = z */
		vReadImu20600(gyroscope_data, acceleration);
 8001e9c:	1d3a      	adds	r2, r7, #4
 8001e9e:	f107 0310 	add.w	r3, r7, #16
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f000 f817 	bl	8001ed8 <vReadImu20600>
		//		UsbPrint("[DBG] RAW Gx: %ld, Gy:%ld, Gz:%ld; Ax: %ld, Ay:%ld, Az:%ld\n",
		//				gyroscope_data[0], gyroscope_data[1], gyroscope_data[2],
		//				acceleration[0], acceleration[1], acceleration[2]);
		uint32_t abs_value = acceleration[0] * acceleration[0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	fb02 f203 	mul.w	r2, r2, r3
															+ acceleration[1] * acceleration[1]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	68b9      	ldr	r1, [r7, #8]
 8001eb6:	fb01 f303 	mul.w	r3, r1, r3
 8001eba:	441a      	add	r2, r3
																							 + acceleration[2] * acceleration[2];
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	68f9      	ldr	r1, [r7, #12]
 8001ec0:	fb01 f303 	mul.w	r3, r1, r3
 8001ec4:	4413      	add	r3, r2
		uint32_t abs_value = acceleration[0] * acceleration[0]
 8001ec6:	63bb      	str	r3, [r7, #56]	; 0x38
		//		if (((abs_value > 0.25 && abs_value < 2.25)
		//				&& (gyroscope_data[0] > -50 && gyroscope_data[0] < 50
		//						&& gyroscope_data[1] > -50 && gyroscope_data[1] < 50
		//						&& gyroscope_data[2] > -50 && gyroscope_data[2] < 50))) {
		/* initialization successful */
		break;
 8001ec8:	bf00      	nop
		//}
	}
}
 8001eca:	bf00      	nop
 8001ecc:	3740      	adds	r7, #64	; 0x40
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	2000a038 	.word	0x2000a038

08001ed8 <vReadImu20600>:

void vReadImu20600(int32_t gyroscope_data[], int32_t acceleration[]) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b088      	sub	sp, #32
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]

	/* Read Accelerometer Data */
	uint8_t bufferAcc[6] = { 0 };
 8001ee2:	f107 0318 	add.w	r3, r7, #24
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	809a      	strh	r2, [r3, #4]
	uint8_t commandaccread = IMU20601_COMMAND_ACC_READ;
 8001eec:	23bb      	movs	r3, #187	; 0xbb
 8001eee:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2110      	movs	r1, #16
 8001ef4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ef8:	f000 fe00 	bl	8002afc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &commandaccread, 1, IMU20601_SPI_TIMEOUT);
 8001efc:	f107 0117 	add.w	r1, r7, #23
 8001f00:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f04:	2201      	movs	r2, #1
 8001f06:	484c      	ldr	r0, [pc, #304]	; (8002038 <vReadImu20600+0x160>)
 8001f08:	f003 fcb6 	bl	8005878 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, bufferAcc, 6, IMU20601_SPI_TIMEOUT);
 8001f0c:	f107 0118 	add.w	r1, r7, #24
 8001f10:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f14:	2206      	movs	r2, #6
 8001f16:	4848      	ldr	r0, [pc, #288]	; (8002038 <vReadImu20600+0x160>)
 8001f18:	f003 fe14 	bl	8005b44 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	2110      	movs	r1, #16
 8001f20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f24:	f000 fdea 	bl	8002afc <HAL_GPIO_WritePin>



	acceleration[0] = bufferAcc[0] << 8 | bufferAcc[1];
 8001f28:	7e3b      	ldrb	r3, [r7, #24]
 8001f2a:	021b      	lsls	r3, r3, #8
 8001f2c:	7e7a      	ldrb	r2, [r7, #25]
 8001f2e:	431a      	orrs	r2, r3
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	601a      	str	r2, [r3, #0]
	acceleration[1] = bufferAcc[2] << 8 | bufferAcc[3];
 8001f34:	7ebb      	ldrb	r3, [r7, #26]
 8001f36:	021a      	lsls	r2, r3, #8
 8001f38:	7efb      	ldrb	r3, [r7, #27]
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	3304      	adds	r3, #4
 8001f40:	430a      	orrs	r2, r1
 8001f42:	601a      	str	r2, [r3, #0]
	acceleration[2] = bufferAcc[4] << 8 | bufferAcc[5];
 8001f44:	7f3b      	ldrb	r3, [r7, #28]
 8001f46:	021a      	lsls	r2, r3, #8
 8001f48:	7f7b      	ldrb	r3, [r7, #29]
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	3308      	adds	r3, #8
 8001f50:	430a      	orrs	r2, r1
 8001f52:	601a      	str	r2, [r3, #0]

	acceleration[0] = acceleration[0] >> 10;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	129a      	asrs	r2, r3, #10
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	601a      	str	r2, [r3, #0]
	acceleration[1] = acceleration[1] >> 10;
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	3304      	adds	r3, #4
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	3304      	adds	r3, #4
 8001f68:	1292      	asrs	r2, r2, #10
 8001f6a:	601a      	str	r2, [r3, #0]
	acceleration[2] = acceleration[2] >> 10;
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	3308      	adds	r3, #8
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	3308      	adds	r3, #8
 8001f76:	1292      	asrs	r2, r2, #10
 8001f78:	601a      	str	r2, [r3, #0]

	/* Read Gyroscope Data */
	uint8_t bufferGyro[6] = { 0 };
 8001f7a:	f107 0310 	add.w	r3, r7, #16
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	809a      	strh	r2, [r3, #4]
	uint8_t commandgyroread = IMU20601_COMMAND_GYRO_READ;
 8001f84:	23c3      	movs	r3, #195	; 0xc3
 8001f86:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2110      	movs	r1, #16
 8001f8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f90:	f000 fdb4 	bl	8002afc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &commandgyroread, 1, IMU20601_SPI_TIMEOUT);
 8001f94:	f107 010f 	add.w	r1, r7, #15
 8001f98:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	4826      	ldr	r0, [pc, #152]	; (8002038 <vReadImu20600+0x160>)
 8001fa0:	f003 fc6a 	bl	8005878 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, bufferGyro, 6, IMU20601_SPI_TIMEOUT);
 8001fa4:	f107 0110 	add.w	r1, r7, #16
 8001fa8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001fac:	2206      	movs	r2, #6
 8001fae:	4822      	ldr	r0, [pc, #136]	; (8002038 <vReadImu20600+0x160>)
 8001fb0:	f003 fdc8 	bl	8005b44 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	2110      	movs	r1, #16
 8001fb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fbc:	f000 fd9e 	bl	8002afc <HAL_GPIO_WritePin>

	gyroscope_data[0] = bufferGyro[0] << 8 | bufferGyro[1];
 8001fc0:	7c3b      	ldrb	r3, [r7, #16]
 8001fc2:	021b      	lsls	r3, r3, #8
 8001fc4:	7c7a      	ldrb	r2, [r7, #17]
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	601a      	str	r2, [r3, #0]
	gyroscope_data[1] = bufferGyro[2] << 8 | bufferGyro[3];
 8001fcc:	7cbb      	ldrb	r3, [r7, #18]
 8001fce:	021a      	lsls	r2, r3, #8
 8001fd0:	7cfb      	ldrb	r3, [r7, #19]
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3304      	adds	r3, #4
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	601a      	str	r2, [r3, #0]
	gyroscope_data[2] = bufferGyro[4] << 8 | bufferGyro[5];
 8001fdc:	7d3b      	ldrb	r3, [r7, #20]
 8001fde:	021a      	lsls	r2, r3, #8
 8001fe0:	7d7b      	ldrb	r3, [r7, #21]
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3308      	adds	r3, #8
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	601a      	str	r2, [r3, #0]

	gyroscope_data[0] = gyroscope_data[0] / 65;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a12      	ldr	r2, [pc, #72]	; (800203c <vReadImu20600+0x164>)
 8001ff2:	fb82 1203 	smull	r1, r2, r2, r3
 8001ff6:	1152      	asrs	r2, r2, #5
 8001ff8:	17db      	asrs	r3, r3, #31
 8001ffa:	1ad2      	subs	r2, r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	601a      	str	r2, [r3, #0]
	gyroscope_data[1] = gyroscope_data[1] / 65;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3304      	adds	r3, #4
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	3204      	adds	r2, #4
 800200a:	490c      	ldr	r1, [pc, #48]	; (800203c <vReadImu20600+0x164>)
 800200c:	fb81 0103 	smull	r0, r1, r1, r3
 8002010:	1149      	asrs	r1, r1, #5
 8002012:	17db      	asrs	r3, r3, #31
 8002014:	1acb      	subs	r3, r1, r3
 8002016:	6013      	str	r3, [r2, #0]
	gyroscope_data[2] = gyroscope_data[2] / 65;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3308      	adds	r3, #8
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	3208      	adds	r2, #8
 8002022:	4906      	ldr	r1, [pc, #24]	; (800203c <vReadImu20600+0x164>)
 8002024:	fb81 0103 	smull	r0, r1, r1, r3
 8002028:	1149      	asrs	r1, r1, #5
 800202a:	17db      	asrs	r3, r3, #31
 800202c:	1acb      	subs	r3, r1, r3
 800202e:	6013      	str	r3, [r2, #0]
}
 8002030:	bf00      	nop
 8002032:	3720      	adds	r7, #32
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	2000a038 	.word	0x2000a038
 800203c:	7e07e07f 	.word	0x7e07e07f

08002040 <vTaskPreprocess>:
 *      Author: Jonas
 */

#include "tasks/task_preprocess.h"

void vTaskPreprocess(void *argument) {
 8002040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002042:	b091      	sub	sp, #68	; 0x44
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
	/* registers for the Filter */
	int32_t registers[4] = { 0 };
 8002048:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]

	int32_t filtered_acc_z;
	int32_t raw_acc_z;

	/* Queue data and Status Initialization */
	imu_data_t queue_data = { 0 };
 8002056:	f107 030c 	add.w	r3, r7, #12
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	605a      	str	r2, [r3, #4]
 8002060:	609a      	str	r2, [r3, #8]
 8002062:	60da      	str	r2, [r3, #12]
 8002064:	611a      	str	r2, [r3, #16]
 8002066:	615a      	str	r2, [r3, #20]
 8002068:	619a      	str	r2, [r3, #24]

	/* Infinite loop */
	for (;;) {
		if (osMessageQueueGet(preprocess_queue, &queue_data, NULL,
 800206a:	4bbf      	ldr	r3, [pc, #764]	; (8002368 <vTaskPreprocess+0x328>)
 800206c:	6818      	ldr	r0, [r3, #0]
 800206e:	f107 010c 	add.w	r1, r7, #12
 8002072:	f04f 33ff 	mov.w	r3, #4294967295
 8002076:	2200      	movs	r2, #0
 8002078:	f007 fe5c 	bl	8009d34 <osMessageQueueGet>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f3      	bne.n	800206a <vTaskPreprocess+0x2a>
		osWaitForever) == osOK) {
			raw_acc_z = queue_data.acc_z;
 8002082:	6a3b      	ldr	r3, [r7, #32]
 8002084:	63fb      	str	r3, [r7, #60]	; 0x3c
			filtered_acc_z = A0
					* (raw_acc_z + B1 * registers[0] + B2 * registers[1]
 8002086:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002088:	f7fe fa4c 	bl	8000524 <__aeabi_i2d>
 800208c:	4605      	mov	r5, r0
 800208e:	460e      	mov	r6, r1
 8002090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fa46 	bl	8000524 <__aeabi_i2d>
 8002098:	a4a5      	add	r4, pc, #660	; (adr r4, 8002330 <vTaskPreprocess+0x2f0>)
 800209a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800209e:	461a      	mov	r2, r3
 80020a0:	4623      	mov	r3, r4
 80020a2:	f7fe faa9 	bl	80005f8 <__aeabi_dmul>
 80020a6:	4603      	mov	r3, r0
 80020a8:	460c      	mov	r4, r1
 80020aa:	461a      	mov	r2, r3
 80020ac:	4623      	mov	r3, r4
 80020ae:	4628      	mov	r0, r5
 80020b0:	4631      	mov	r1, r6
 80020b2:	f7fe f8eb 	bl	800028c <__adddf3>
 80020b6:	4603      	mov	r3, r0
 80020b8:	460c      	mov	r4, r1
 80020ba:	461d      	mov	r5, r3
 80020bc:	4626      	mov	r6, r4
 80020be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fa2f 	bl	8000524 <__aeabi_i2d>
 80020c6:	a49c      	add	r4, pc, #624	; (adr r4, 8002338 <vTaskPreprocess+0x2f8>)
 80020c8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020cc:	461a      	mov	r2, r3
 80020ce:	4623      	mov	r3, r4
 80020d0:	f7fe fa92 	bl	80005f8 <__aeabi_dmul>
 80020d4:	4603      	mov	r3, r0
 80020d6:	460c      	mov	r4, r1
 80020d8:	461a      	mov	r2, r3
 80020da:	4623      	mov	r3, r4
 80020dc:	4628      	mov	r0, r5
 80020de:	4631      	mov	r1, r6
 80020e0:	f7fe f8d4 	bl	800028c <__adddf3>
 80020e4:	4603      	mov	r3, r0
 80020e6:	460c      	mov	r4, r1
 80020e8:	461d      	mov	r5, r3
 80020ea:	4626      	mov	r6, r4
							+ B3 * registers[2] + B4 * registers[3]) +
 80020ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7fe fa18 	bl	8000524 <__aeabi_i2d>
 80020f4:	a492      	add	r4, pc, #584	; (adr r4, 8002340 <vTaskPreprocess+0x300>)
 80020f6:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020fa:	461a      	mov	r2, r3
 80020fc:	4623      	mov	r3, r4
 80020fe:	f7fe fa7b 	bl	80005f8 <__aeabi_dmul>
 8002102:	4603      	mov	r3, r0
 8002104:	460c      	mov	r4, r1
 8002106:	461a      	mov	r2, r3
 8002108:	4623      	mov	r3, r4
 800210a:	4628      	mov	r0, r5
 800210c:	4631      	mov	r1, r6
 800210e:	f7fe f8bd 	bl	800028c <__adddf3>
 8002112:	4603      	mov	r3, r0
 8002114:	460c      	mov	r4, r1
 8002116:	461d      	mov	r5, r3
 8002118:	4626      	mov	r6, r4
 800211a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800211c:	4618      	mov	r0, r3
 800211e:	f7fe fa01 	bl	8000524 <__aeabi_i2d>
 8002122:	a489      	add	r4, pc, #548	; (adr r4, 8002348 <vTaskPreprocess+0x308>)
 8002124:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002128:	461a      	mov	r2, r3
 800212a:	4623      	mov	r3, r4
 800212c:	f7fe fa64 	bl	80005f8 <__aeabi_dmul>
 8002130:	4603      	mov	r3, r0
 8002132:	460c      	mov	r4, r1
 8002134:	461a      	mov	r2, r3
 8002136:	4623      	mov	r3, r4
 8002138:	4628      	mov	r0, r5
 800213a:	4631      	mov	r1, r6
 800213c:	f7fe f8a6 	bl	800028c <__adddf3>
 8002140:	4603      	mov	r3, r0
 8002142:	460c      	mov	r4, r1
 8002144:	4618      	mov	r0, r3
 8002146:	4621      	mov	r1, r4
					* (raw_acc_z + B1 * registers[0] + B2 * registers[1]
 8002148:	a481      	add	r4, pc, #516	; (adr r4, 8002350 <vTaskPreprocess+0x310>)
 800214a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800214e:	461a      	mov	r2, r3
 8002150:	4623      	mov	r3, r4
 8002152:	f7fe fa51 	bl	80005f8 <__aeabi_dmul>
 8002156:	4603      	mov	r3, r0
 8002158:	460c      	mov	r4, r1
 800215a:	461d      	mov	r5, r3
 800215c:	4626      	mov	r6, r4
			A1 * registers[0] + A2 * registers[1] + A3 * registers[2]
 800215e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002160:	4618      	mov	r0, r3
 8002162:	f7fe f9df 	bl	8000524 <__aeabi_i2d>
 8002166:	a47c      	add	r4, pc, #496	; (adr r4, 8002358 <vTaskPreprocess+0x318>)
 8002168:	e9d4 3400 	ldrd	r3, r4, [r4]
 800216c:	461a      	mov	r2, r3
 800216e:	4623      	mov	r3, r4
 8002170:	f7fe fa42 	bl	80005f8 <__aeabi_dmul>
 8002174:	4603      	mov	r3, r0
 8002176:	460c      	mov	r4, r1
							+ B3 * registers[2] + B4 * registers[3]) +
 8002178:	461a      	mov	r2, r3
 800217a:	4623      	mov	r3, r4
 800217c:	4628      	mov	r0, r5
 800217e:	4631      	mov	r1, r6
 8002180:	f7fe f884 	bl	800028c <__adddf3>
 8002184:	4603      	mov	r3, r0
 8002186:	460c      	mov	r4, r1
 8002188:	461d      	mov	r5, r3
 800218a:	4626      	mov	r6, r4
			A1 * registers[0] + A2 * registers[1] + A3 * registers[2]
 800218c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe f9c8 	bl	8000524 <__aeabi_i2d>
 8002194:	a472      	add	r4, pc, #456	; (adr r4, 8002360 <vTaskPreprocess+0x320>)
 8002196:	e9d4 3400 	ldrd	r3, r4, [r4]
 800219a:	461a      	mov	r2, r3
 800219c:	4623      	mov	r3, r4
 800219e:	f7fe fa2b 	bl	80005f8 <__aeabi_dmul>
 80021a2:	4603      	mov	r3, r0
 80021a4:	460c      	mov	r4, r1
 80021a6:	461a      	mov	r2, r3
 80021a8:	4623      	mov	r3, r4
 80021aa:	4628      	mov	r0, r5
 80021ac:	4631      	mov	r1, r6
 80021ae:	f7fe f86d 	bl	800028c <__adddf3>
 80021b2:	4603      	mov	r3, r0
 80021b4:	460c      	mov	r4, r1
 80021b6:	461d      	mov	r5, r3
 80021b8:	4626      	mov	r6, r4
 80021ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021bc:	4618      	mov	r0, r3
 80021be:	f7fe f9b1 	bl	8000524 <__aeabi_i2d>
 80021c2:	a465      	add	r4, pc, #404	; (adr r4, 8002358 <vTaskPreprocess+0x318>)
 80021c4:	e9d4 3400 	ldrd	r3, r4, [r4]
 80021c8:	461a      	mov	r2, r3
 80021ca:	4623      	mov	r3, r4
 80021cc:	f7fe fa14 	bl	80005f8 <__aeabi_dmul>
 80021d0:	4603      	mov	r3, r0
 80021d2:	460c      	mov	r4, r1
 80021d4:	461a      	mov	r2, r3
 80021d6:	4623      	mov	r3, r4
 80021d8:	4628      	mov	r0, r5
 80021da:	4631      	mov	r1, r6
 80021dc:	f7fe f856 	bl	800028c <__adddf3>
 80021e0:	4603      	mov	r3, r0
 80021e2:	460c      	mov	r4, r1
 80021e4:	461d      	mov	r5, r3
 80021e6:	4626      	mov	r6, r4
					+ A4 * registers[3];
 80021e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe f99a 	bl	8000524 <__aeabi_i2d>
 80021f0:	a457      	add	r4, pc, #348	; (adr r4, 8002350 <vTaskPreprocess+0x310>)
 80021f2:	e9d4 3400 	ldrd	r3, r4, [r4]
 80021f6:	461a      	mov	r2, r3
 80021f8:	4623      	mov	r3, r4
 80021fa:	f7fe f9fd 	bl	80005f8 <__aeabi_dmul>
 80021fe:	4603      	mov	r3, r0
 8002200:	460c      	mov	r4, r1
 8002202:	461a      	mov	r2, r3
 8002204:	4623      	mov	r3, r4
 8002206:	4628      	mov	r0, r5
 8002208:	4631      	mov	r1, r6
 800220a:	f7fe f83f 	bl	800028c <__adddf3>
 800220e:	4603      	mov	r3, r0
 8002210:	460c      	mov	r4, r1
			filtered_acc_z = A0
 8002212:	4618      	mov	r0, r3
 8002214:	4621      	mov	r1, r4
 8002216:	f7fe fc01 	bl	8000a1c <__aeabi_d2iz>
 800221a:	4603      	mov	r3, r0
 800221c:	63bb      	str	r3, [r7, #56]	; 0x38
			registers[3] = registers[2];
 800221e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002220:	637b      	str	r3, [r7, #52]	; 0x34
			registers[2] = registers[1];
 8002222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002224:	633b      	str	r3, [r7, #48]	; 0x30
			registers[1] = registers[0];
 8002226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002228:	62fb      	str	r3, [r7, #44]	; 0x2c
			registers[0] = raw_acc_z + B1 * registers[0] + B2 * registers[1]
 800222a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800222c:	f7fe f97a 	bl	8000524 <__aeabi_i2d>
 8002230:	4605      	mov	r5, r0
 8002232:	460e      	mov	r6, r1
 8002234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002236:	4618      	mov	r0, r3
 8002238:	f7fe f974 	bl	8000524 <__aeabi_i2d>
 800223c:	a43c      	add	r4, pc, #240	; (adr r4, 8002330 <vTaskPreprocess+0x2f0>)
 800223e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002242:	461a      	mov	r2, r3
 8002244:	4623      	mov	r3, r4
 8002246:	f7fe f9d7 	bl	80005f8 <__aeabi_dmul>
 800224a:	4603      	mov	r3, r0
 800224c:	460c      	mov	r4, r1
 800224e:	461a      	mov	r2, r3
 8002250:	4623      	mov	r3, r4
 8002252:	4628      	mov	r0, r5
 8002254:	4631      	mov	r1, r6
 8002256:	f7fe f819 	bl	800028c <__adddf3>
 800225a:	4603      	mov	r3, r0
 800225c:	460c      	mov	r4, r1
 800225e:	461d      	mov	r5, r3
 8002260:	4626      	mov	r6, r4
 8002262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe f95d 	bl	8000524 <__aeabi_i2d>
 800226a:	a433      	add	r4, pc, #204	; (adr r4, 8002338 <vTaskPreprocess+0x2f8>)
 800226c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002270:	461a      	mov	r2, r3
 8002272:	4623      	mov	r3, r4
 8002274:	f7fe f9c0 	bl	80005f8 <__aeabi_dmul>
 8002278:	4603      	mov	r3, r0
 800227a:	460c      	mov	r4, r1
 800227c:	461a      	mov	r2, r3
 800227e:	4623      	mov	r3, r4
 8002280:	4628      	mov	r0, r5
 8002282:	4631      	mov	r1, r6
 8002284:	f7fe f802 	bl	800028c <__adddf3>
 8002288:	4603      	mov	r3, r0
 800228a:	460c      	mov	r4, r1
 800228c:	461d      	mov	r5, r3
 800228e:	4626      	mov	r6, r4
					+ B3 * registers[2] + B4 * registers[3];
 8002290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe f946 	bl	8000524 <__aeabi_i2d>
 8002298:	a429      	add	r4, pc, #164	; (adr r4, 8002340 <vTaskPreprocess+0x300>)
 800229a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800229e:	461a      	mov	r2, r3
 80022a0:	4623      	mov	r3, r4
 80022a2:	f7fe f9a9 	bl	80005f8 <__aeabi_dmul>
 80022a6:	4603      	mov	r3, r0
 80022a8:	460c      	mov	r4, r1
 80022aa:	461a      	mov	r2, r3
 80022ac:	4623      	mov	r3, r4
 80022ae:	4628      	mov	r0, r5
 80022b0:	4631      	mov	r1, r6
 80022b2:	f7fd ffeb 	bl	800028c <__adddf3>
 80022b6:	4603      	mov	r3, r0
 80022b8:	460c      	mov	r4, r1
 80022ba:	461d      	mov	r5, r3
 80022bc:	4626      	mov	r6, r4
 80022be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7fe f92f 	bl	8000524 <__aeabi_i2d>
 80022c6:	a420      	add	r4, pc, #128	; (adr r4, 8002348 <vTaskPreprocess+0x308>)
 80022c8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80022cc:	461a      	mov	r2, r3
 80022ce:	4623      	mov	r3, r4
 80022d0:	f7fe f992 	bl	80005f8 <__aeabi_dmul>
 80022d4:	4603      	mov	r3, r0
 80022d6:	460c      	mov	r4, r1
 80022d8:	461a      	mov	r2, r3
 80022da:	4623      	mov	r3, r4
 80022dc:	4628      	mov	r0, r5
 80022de:	4631      	mov	r1, r6
 80022e0:	f7fd ffd4 	bl	800028c <__adddf3>
 80022e4:	4603      	mov	r3, r0
 80022e6:	460c      	mov	r4, r1
			registers[0] = raw_acc_z + B1 * registers[0] + B2 * registers[1]
 80022e8:	4618      	mov	r0, r3
 80022ea:	4621      	mov	r1, r4
 80022ec:	f7fe fb96 	bl	8000a1c <__aeabi_d2iz>
 80022f0:	4603      	mov	r3, r0
 80022f2:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Write Result into Motherboard Variable if Mutex is available */
			if (osMutexAcquire(imu_mutex, IMU_MUTEX_TIMEOUT) == osOK) {
 80022f4:	4b1d      	ldr	r3, [pc, #116]	; (800236c <vTaskPreprocess+0x32c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2100      	movs	r1, #0
 80022fa:	4618      	mov	r0, r3
 80022fc:	f007 fb72 	bl	80099e4 <osMutexAcquire>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	f47f aeb1 	bne.w	800206a <vTaskPreprocess+0x2a>
				imu_data_to_mb = queue_data;
 8002308:	4b19      	ldr	r3, [pc, #100]	; (8002370 <vTaskPreprocess+0x330>)
 800230a:	461d      	mov	r5, r3
 800230c:	f107 040c 	add.w	r4, r7, #12
 8002310:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002312:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002314:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002318:	e885 0007 	stmia.w	r5, {r0, r1, r2}
				imu_data_to_mb.acc_z = filtered_acc_z; /* Insert filtered data */
 800231c:	4a14      	ldr	r2, [pc, #80]	; (8002370 <vTaskPreprocess+0x330>)
 800231e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002320:	6153      	str	r3, [r2, #20]
				osMutexRelease(imu_mutex);
 8002322:	4b12      	ldr	r3, [pc, #72]	; (800236c <vTaskPreprocess+0x32c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f007 fbba 	bl	8009aa0 <osMutexRelease>
		if (osMessageQueueGet(preprocess_queue, &queue_data, NULL,
 800232c:	e69d      	b.n	800206a <vTaskPreprocess+0x2a>
 800232e:	bf00      	nop
 8002330:	1c708e5c 	.word	0x1c708e5c
 8002334:	bfdc71c7 	.word	0xbfdc71c7
 8002338:	bd4fbd69 	.word	0xbd4fbd69
 800233c:	bfb2f684 	.word	0xbfb2f684
 8002340:	80e71b2d 	.word	0x80e71b2d
 8002344:	bf76796e 	.word	0xbf76796e
 8002348:	e17eb593 	.word	0xe17eb593
 800234c:	bf23fa32 	.word	0xbf23fa32
 8002350:	3a1a0235 	.word	0x3a1a0235
 8002354:	3fee7bb0 	.word	0x3fee7bb0
 8002358:	3eeef58e 	.word	0x3eeef58e
 800235c:	400e7bb0 	.word	0x400e7bb0
 8002360:	2b9381a8 	.word	0x2b9381a8
 8002364:	4016dcc4 	.word	0x4016dcc4
 8002368:	20001dc8 	.word	0x20001dc8
 800236c:	20005f34 	.word	0x20005f34
 8002370:	2000a0a0 	.word	0x2000a0a0

08002374 <vTaskSendToMb>:

/* include */
#include "tasks/task_send_to_mb.h"
uint8_t baro_buffer[12] = { 0 };

void vTaskSendToMb(void *argument) {
 8002374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002376:	b093      	sub	sp, #76	; 0x4c
 8002378:	af04      	add	r7, sp, #16
 800237a:	6078      	str	r0, [r7, #4]

	/* Local Data Variable initialization */
	imu_data_t last_imu_data = { 0 };
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
 800238c:	615a      	str	r2, [r3, #20]
 800238e:	619a      	str	r2, [r3, #24]
	baro_data_t last_baro_data = { 0 };
 8002390:	f107 0308 	add.w	r3, r7, #8
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]

	/* For periodic update */
	uint32_t tick_count, tick_update;
	tick_count = osKernelGetTickCount();
 800239c:	f007 f942 	bl	8009624 <osKernelGetTickCount>
 80023a0:	6378      	str	r0, [r7, #52]	; 0x34
	tick_update = osKernelGetTickFreq() / MB_SAMPLING_RATE;
 80023a2:	f007 f967 	bl	8009674 <osKernelGetTickFreq>
 80023a6:	4602      	mov	r2, r0
 80023a8:	4b3b      	ldr	r3, [pc, #236]	; (8002498 <vTaskSendToMb+0x124>)
 80023aa:	fba3 2302 	umull	r2, r3, r3, r2
 80023ae:	099b      	lsrs	r3, r3, #6
 80023b0:	633b      	str	r3, [r7, #48]	; 0x30

	for (;;) {
		tick_count += tick_update;
 80023b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023b6:	4413      	add	r3, r2
 80023b8:	637b      	str	r3, [r7, #52]	; 0x34

		/* acquire current Data */
		if (osMutexAcquire(imu_mutex, IMU_MUTEX_TIMEOUT) == osOK) {
 80023ba:	4b38      	ldr	r3, [pc, #224]	; (800249c <vTaskSendToMb+0x128>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2100      	movs	r1, #0
 80023c0:	4618      	mov	r0, r3
 80023c2:	f007 fb0f 	bl	80099e4 <osMutexAcquire>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d10e      	bne.n	80023ea <vTaskSendToMb+0x76>
			last_imu_data = imu_data_to_mb;
 80023cc:	4b34      	ldr	r3, [pc, #208]	; (80024a0 <vTaskSendToMb+0x12c>)
 80023ce:	f107 0414 	add.w	r4, r7, #20
 80023d2:	461d      	mov	r5, r3
 80023d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023d8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			osMutexRelease(imu_mutex);
 80023e0:	4b2e      	ldr	r3, [pc, #184]	; (800249c <vTaskSendToMb+0x128>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f007 fb5b 	bl	8009aa0 <osMutexRelease>
		}

		if (osMutexAcquire(baro_mutex, BARO_MUTEX_TIMEOUT) == osOK) {
 80023ea:	4b2e      	ldr	r3, [pc, #184]	; (80024a4 <vTaskSendToMb+0x130>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2100      	movs	r1, #0
 80023f0:	4618      	mov	r0, r3
 80023f2:	f007 faf7 	bl	80099e4 <osMutexAcquire>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10a      	bne.n	8002412 <vTaskSendToMb+0x9e>
			last_baro_data = baro_data_to_mb;
 80023fc:	4a2a      	ldr	r2, [pc, #168]	; (80024a8 <vTaskSendToMb+0x134>)
 80023fe:	f107 0308 	add.w	r3, r7, #8
 8002402:	ca07      	ldmia	r2, {r0, r1, r2}
 8002404:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			osMutexRelease(baro_mutex);
 8002408:	4b26      	ldr	r3, [pc, #152]	; (80024a4 <vTaskSendToMb+0x130>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f007 fb47 	bl	8009aa0 <osMutexRelease>
		}

		fullsb_data.baro = last_baro_data;
 8002412:	4b26      	ldr	r3, [pc, #152]	; (80024ac <vTaskSendToMb+0x138>)
 8002414:	461c      	mov	r4, r3
 8002416:	f107 0308 	add.w	r3, r7, #8
 800241a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800241e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		fullsb_data.imu = last_imu_data;
 8002422:	4b22      	ldr	r3, [pc, #136]	; (80024ac <vTaskSendToMb+0x138>)
 8002424:	f103 040c 	add.w	r4, r3, #12
 8002428:	f107 0514 	add.w	r5, r7, #20
 800242c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800242e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002430:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002434:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		UsbPrint("[DBG] P: %ld; T: %ld; t: %lu\n", last_baro_data.pressure,
 8002438:	68b9      	ldr	r1, [r7, #8]
 800243a:	68fa      	ldr	r2, [r7, #12]
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	481c      	ldr	r0, [pc, #112]	; (80024b0 <vTaskSendToMb+0x13c>)
 8002440:	f7fe ff4c 	bl	80012dc <UsbPrint>
				last_baro_data.temperature, last_baro_data.ts);

		UsbPrint(
 8002444:	697c      	ldr	r4, [r7, #20]
 8002446:	69bd      	ldr	r5, [r7, #24]
 8002448:	69fe      	ldr	r6, [r7, #28]
 800244a:	6a3b      	ldr	r3, [r7, #32]
 800244c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800244e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002450:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002452:	9003      	str	r0, [sp, #12]
 8002454:	9102      	str	r1, [sp, #8]
 8002456:	9201      	str	r2, [sp, #4]
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	4633      	mov	r3, r6
 800245c:	462a      	mov	r2, r5
 800245e:	4621      	mov	r1, r4
 8002460:	4814      	ldr	r0, [pc, #80]	; (80024b4 <vTaskSendToMb+0x140>)
 8002462:	f7fe ff3b 	bl	80012dc <UsbPrint>
				"[DBG] Gx: %ld, Gy:%ld, Gz:%ld; Ax: %ld, Ay:%ld, Az:%ld; t: %lu\n",
				last_imu_data.gyro_x, last_imu_data.gyro_y,
				last_imu_data.gyro_z, last_imu_data.acc_x, last_imu_data.acc_y,
				last_imu_data.acc_z, last_imu_data.ts);

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002466:	2200      	movs	r2, #0
 8002468:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800246c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002470:	f000 fb44 	bl	8002afc <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &fullsb_data, sizeof(fullsb_data), SPI_TIMEOUT);
 8002474:	231e      	movs	r3, #30
 8002476:	2228      	movs	r2, #40	; 0x28
 8002478:	490c      	ldr	r1, [pc, #48]	; (80024ac <vTaskSendToMb+0x138>)
 800247a:	480f      	ldr	r0, [pc, #60]	; (80024b8 <vTaskSendToMb+0x144>)
 800247c:	f003 f9fc 	bl	8005878 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002480:	2201      	movs	r2, #1
 8002482:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002486:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800248a:	f000 fb37 	bl	8002afc <HAL_GPIO_WritePin>




		osDelayUntil(tick_count);
 800248e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002490:	f007 f9ce 	bl	8009830 <osDelayUntil>
		tick_count += tick_update;
 8002494:	e78d      	b.n	80023b2 <vTaskSendToMb+0x3e>
 8002496:	bf00      	nop
 8002498:	51eb851f 	.word	0x51eb851f
 800249c:	20005f34 	.word	0x20005f34
 80024a0:	2000a0a0 	.word	0x2000a0a0
 80024a4:	2000a0bc 	.word	0x2000a0bc
 80024a8:	20001d5c 	.word	0x20001d5c
 80024ac:	20005f38 	.word	0x20005f38
 80024b0:	0800e2d8 	.word	0x0800e2d8
 80024b4:	0800e2f8 	.word	0x0800e2f8
 80024b8:	20001dcc 	.word	0x20001dcc

080024bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024f4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80024c0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80024c2:	e003      	b.n	80024cc <LoopCopyDataInit>

080024c4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80024c4:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80024c6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80024c8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80024ca:	3104      	adds	r1, #4

080024cc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80024cc:	480b      	ldr	r0, [pc, #44]	; (80024fc <LoopForever+0xa>)
	ldr	r3, =_edata
 80024ce:	4b0c      	ldr	r3, [pc, #48]	; (8002500 <LoopForever+0xe>)
	adds	r2, r0, r1
 80024d0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80024d2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80024d4:	d3f6      	bcc.n	80024c4 <CopyDataInit>
	ldr	r2, =_sbss
 80024d6:	4a0b      	ldr	r2, [pc, #44]	; (8002504 <LoopForever+0x12>)
	b	LoopFillZerobss
 80024d8:	e002      	b.n	80024e0 <LoopFillZerobss>

080024da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80024da:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80024dc:	f842 3b04 	str.w	r3, [r2], #4

080024e0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80024e0:	4b09      	ldr	r3, [pc, #36]	; (8002508 <LoopForever+0x16>)
	cmp	r2, r3
 80024e2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80024e4:	d3f9      	bcc.n	80024da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80024e6:	f7fe fec3 	bl	8001270 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ea:	f00b fa3f 	bl	800d96c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024ee:	f7fe fabd 	bl	8000a6c <main>

080024f2 <LoopForever>:

LoopForever:
    b LoopForever
 80024f2:	e7fe      	b.n	80024f2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024f4:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80024f8:	0800e4d0 	.word	0x0800e4d0
	ldr	r0, =_sdata
 80024fc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002500:	200001f4 	.word	0x200001f4
	ldr	r2, =_sbss
 8002504:	200001f4 	.word	0x200001f4
	ldr	r3, = _ebss
 8002508:	2000b050 	.word	0x2000b050

0800250c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800250c:	e7fe      	b.n	800250c <ADC1_IRQHandler>

0800250e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b082      	sub	sp, #8
 8002512:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002518:	2003      	movs	r0, #3
 800251a:	f000 f8fe 	bl	800271a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800251e:	2000      	movs	r0, #0
 8002520:	f7fe fdec 	bl	80010fc <HAL_InitTick>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d002      	beq.n	8002530 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	71fb      	strb	r3, [r7, #7]
 800252e:	e001      	b.n	8002534 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002530:	f7fe fcfa 	bl	8000f28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002534:	79fb      	ldrb	r3, [r7, #7]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
	...

08002540 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002544:	4b05      	ldr	r3, [pc, #20]	; (800255c <HAL_IncTick+0x1c>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4b05      	ldr	r3, [pc, #20]	; (8002560 <HAL_IncTick+0x20>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4413      	add	r3, r2
 800254e:	4a03      	ldr	r2, [pc, #12]	; (800255c <HAL_IncTick+0x1c>)
 8002550:	6013      	str	r3, [r2, #0]
}
 8002552:	bf00      	nop
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	2000a100 	.word	0x2000a100
 8002560:	20000008 	.word	0x20000008

08002564 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  return uwTick;
 8002568:	4b03      	ldr	r3, [pc, #12]	; (8002578 <HAL_GetTick+0x14>)
 800256a:	681b      	ldr	r3, [r3, #0]
}
 800256c:	4618      	mov	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	2000a100 	.word	0x2000a100

0800257c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002584:	f7ff ffee 	bl	8002564 <HAL_GetTick>
 8002588:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002594:	d004      	beq.n	80025a0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002596:	4b09      	ldr	r3, [pc, #36]	; (80025bc <HAL_Delay+0x40>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	4413      	add	r3, r2
 800259e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025a0:	bf00      	nop
 80025a2:	f7ff ffdf 	bl	8002564 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	68fa      	ldr	r2, [r7, #12]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d8f7      	bhi.n	80025a2 <HAL_Delay+0x26>
  {
  }
}
 80025b2:	bf00      	nop
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000008 	.word	0x20000008

080025c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f003 0307 	and.w	r3, r3, #7
 80025ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025d0:	4b0c      	ldr	r3, [pc, #48]	; (8002604 <__NVIC_SetPriorityGrouping+0x44>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025d6:	68ba      	ldr	r2, [r7, #8]
 80025d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025dc:	4013      	ands	r3, r2
 80025de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025f2:	4a04      	ldr	r2, [pc, #16]	; (8002604 <__NVIC_SetPriorityGrouping+0x44>)
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	60d3      	str	r3, [r2, #12]
}
 80025f8:	bf00      	nop
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800260c:	4b04      	ldr	r3, [pc, #16]	; (8002620 <__NVIC_GetPriorityGrouping+0x18>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	0a1b      	lsrs	r3, r3, #8
 8002612:	f003 0307 	and.w	r3, r3, #7
}
 8002616:	4618      	mov	r0, r3
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800262e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002632:	2b00      	cmp	r3, #0
 8002634:	db0b      	blt.n	800264e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	f003 021f 	and.w	r2, r3, #31
 800263c:	4907      	ldr	r1, [pc, #28]	; (800265c <__NVIC_EnableIRQ+0x38>)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	095b      	lsrs	r3, r3, #5
 8002644:	2001      	movs	r0, #1
 8002646:	fa00 f202 	lsl.w	r2, r0, r2
 800264a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800264e:	bf00      	nop
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	e000e100 	.word	0xe000e100

08002660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	6039      	str	r1, [r7, #0]
 800266a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800266c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002670:	2b00      	cmp	r3, #0
 8002672:	db0a      	blt.n	800268a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	b2da      	uxtb	r2, r3
 8002678:	490c      	ldr	r1, [pc, #48]	; (80026ac <__NVIC_SetPriority+0x4c>)
 800267a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267e:	0112      	lsls	r2, r2, #4
 8002680:	b2d2      	uxtb	r2, r2
 8002682:	440b      	add	r3, r1
 8002684:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002688:	e00a      	b.n	80026a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	b2da      	uxtb	r2, r3
 800268e:	4908      	ldr	r1, [pc, #32]	; (80026b0 <__NVIC_SetPriority+0x50>)
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	3b04      	subs	r3, #4
 8002698:	0112      	lsls	r2, r2, #4
 800269a:	b2d2      	uxtb	r2, r2
 800269c:	440b      	add	r3, r1
 800269e:	761a      	strb	r2, [r3, #24]
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	e000e100 	.word	0xe000e100
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b089      	sub	sp, #36	; 0x24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f003 0307 	and.w	r3, r3, #7
 80026c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	f1c3 0307 	rsb	r3, r3, #7
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	bf28      	it	cs
 80026d2:	2304      	movcs	r3, #4
 80026d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	3304      	adds	r3, #4
 80026da:	2b06      	cmp	r3, #6
 80026dc:	d902      	bls.n	80026e4 <NVIC_EncodePriority+0x30>
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	3b03      	subs	r3, #3
 80026e2:	e000      	b.n	80026e6 <NVIC_EncodePriority+0x32>
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e8:	f04f 32ff 	mov.w	r2, #4294967295
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43da      	mvns	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	401a      	ands	r2, r3
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	fa01 f303 	lsl.w	r3, r1, r3
 8002706:	43d9      	mvns	r1, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800270c:	4313      	orrs	r3, r2
         );
}
 800270e:	4618      	mov	r0, r3
 8002710:	3724      	adds	r7, #36	; 0x24
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7ff ff4c 	bl	80025c0 <__NVIC_SetPriorityGrouping>
}
 8002728:	bf00      	nop
 800272a:	3708      	adds	r7, #8
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
 800273c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002742:	f7ff ff61 	bl	8002608 <__NVIC_GetPriorityGrouping>
 8002746:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	68b9      	ldr	r1, [r7, #8]
 800274c:	6978      	ldr	r0, [r7, #20]
 800274e:	f7ff ffb1 	bl	80026b4 <NVIC_EncodePriority>
 8002752:	4602      	mov	r2, r0
 8002754:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002758:	4611      	mov	r1, r2
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff ff80 	bl	8002660 <__NVIC_SetPriority>
}
 8002760:	bf00      	nop
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff ff54 	bl	8002624 <__NVIC_EnableIRQ>
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d005      	beq.n	80027a8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2204      	movs	r2, #4
 80027a0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	73fb      	strb	r3, [r7, #15]
 80027a6:	e029      	b.n	80027fc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f022 020e 	bic.w	r2, r2, #14
 80027b6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0201 	bic.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027cc:	f003 021c 	and.w	r2, r3, #28
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d4:	2101      	movs	r1, #1
 80027d6:	fa01 f202 	lsl.w	r2, r1, r2
 80027da:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	4798      	blx	r3
    }
  }
  return status;
 80027fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
	...

08002808 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002808:	b480      	push	{r7}
 800280a:	b087      	sub	sp, #28
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002812:	2300      	movs	r3, #0
 8002814:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002816:	e154      	b.n	8002ac2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	2101      	movs	r1, #1
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	fa01 f303 	lsl.w	r3, r1, r3
 8002824:	4013      	ands	r3, r2
 8002826:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2b00      	cmp	r3, #0
 800282c:	f000 8146 	beq.w	8002abc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2b01      	cmp	r3, #1
 8002836:	d00b      	beq.n	8002850 <HAL_GPIO_Init+0x48>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b02      	cmp	r3, #2
 800283e:	d007      	beq.n	8002850 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002844:	2b11      	cmp	r3, #17
 8002846:	d003      	beq.n	8002850 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	2b12      	cmp	r3, #18
 800284e:	d130      	bne.n	80028b2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	2203      	movs	r2, #3
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	43db      	mvns	r3, r3
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	4013      	ands	r3, r2
 8002866:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	68da      	ldr	r2, [r3, #12]
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	4313      	orrs	r3, r2
 8002878:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002886:	2201      	movs	r2, #1
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43db      	mvns	r3, r3
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	4013      	ands	r3, r2
 8002894:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	091b      	lsrs	r3, r3, #4
 800289c:	f003 0201 	and.w	r2, r3, #1
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	2203      	movs	r2, #3
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43db      	mvns	r3, r3
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	4013      	ands	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	689a      	ldr	r2, [r3, #8]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d003      	beq.n	80028f2 <HAL_GPIO_Init+0xea>
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b12      	cmp	r3, #18
 80028f0:	d123      	bne.n	800293a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	08da      	lsrs	r2, r3, #3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3208      	adds	r2, #8
 80028fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	220f      	movs	r2, #15
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43db      	mvns	r3, r3
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	4013      	ands	r3, r2
 8002914:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	691a      	ldr	r2, [r3, #16]
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	f003 0307 	and.w	r3, r3, #7
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	4313      	orrs	r3, r2
 800292a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	08da      	lsrs	r2, r3, #3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3208      	adds	r2, #8
 8002934:	6939      	ldr	r1, [r7, #16]
 8002936:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	2203      	movs	r2, #3
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	43db      	mvns	r3, r3
 800294c:	693a      	ldr	r2, [r7, #16]
 800294e:	4013      	ands	r3, r2
 8002950:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f003 0203 	and.w	r2, r3, #3
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	4313      	orrs	r3, r2
 8002966:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 80a0 	beq.w	8002abc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800297c:	4b58      	ldr	r3, [pc, #352]	; (8002ae0 <HAL_GPIO_Init+0x2d8>)
 800297e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002980:	4a57      	ldr	r2, [pc, #348]	; (8002ae0 <HAL_GPIO_Init+0x2d8>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	6613      	str	r3, [r2, #96]	; 0x60
 8002988:	4b55      	ldr	r3, [pc, #340]	; (8002ae0 <HAL_GPIO_Init+0x2d8>)
 800298a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800298c:	f003 0301 	and.w	r3, r3, #1
 8002990:	60bb      	str	r3, [r7, #8]
 8002992:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002994:	4a53      	ldr	r2, [pc, #332]	; (8002ae4 <HAL_GPIO_Init+0x2dc>)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	089b      	lsrs	r3, r3, #2
 800299a:	3302      	adds	r3, #2
 800299c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	220f      	movs	r2, #15
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	43db      	mvns	r3, r3
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4013      	ands	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80029be:	d019      	beq.n	80029f4 <HAL_GPIO_Init+0x1ec>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a49      	ldr	r2, [pc, #292]	; (8002ae8 <HAL_GPIO_Init+0x2e0>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d013      	beq.n	80029f0 <HAL_GPIO_Init+0x1e8>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a48      	ldr	r2, [pc, #288]	; (8002aec <HAL_GPIO_Init+0x2e4>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d00d      	beq.n	80029ec <HAL_GPIO_Init+0x1e4>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a47      	ldr	r2, [pc, #284]	; (8002af0 <HAL_GPIO_Init+0x2e8>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d007      	beq.n	80029e8 <HAL_GPIO_Init+0x1e0>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a46      	ldr	r2, [pc, #280]	; (8002af4 <HAL_GPIO_Init+0x2ec>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d101      	bne.n	80029e4 <HAL_GPIO_Init+0x1dc>
 80029e0:	2304      	movs	r3, #4
 80029e2:	e008      	b.n	80029f6 <HAL_GPIO_Init+0x1ee>
 80029e4:	2307      	movs	r3, #7
 80029e6:	e006      	b.n	80029f6 <HAL_GPIO_Init+0x1ee>
 80029e8:	2303      	movs	r3, #3
 80029ea:	e004      	b.n	80029f6 <HAL_GPIO_Init+0x1ee>
 80029ec:	2302      	movs	r3, #2
 80029ee:	e002      	b.n	80029f6 <HAL_GPIO_Init+0x1ee>
 80029f0:	2301      	movs	r3, #1
 80029f2:	e000      	b.n	80029f6 <HAL_GPIO_Init+0x1ee>
 80029f4:	2300      	movs	r3, #0
 80029f6:	697a      	ldr	r2, [r7, #20]
 80029f8:	f002 0203 	and.w	r2, r2, #3
 80029fc:	0092      	lsls	r2, r2, #2
 80029fe:	4093      	lsls	r3, r2
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a06:	4937      	ldr	r1, [pc, #220]	; (8002ae4 <HAL_GPIO_Init+0x2dc>)
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	089b      	lsrs	r3, r3, #2
 8002a0c:	3302      	adds	r3, #2
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002a14:	4b38      	ldr	r3, [pc, #224]	; (8002af8 <HAL_GPIO_Init+0x2f0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	4013      	ands	r3, r2
 8002a22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d003      	beq.n	8002a38 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a38:	4a2f      	ldr	r2, [pc, #188]	; (8002af8 <HAL_GPIO_Init+0x2f0>)
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002a3e:	4b2e      	ldr	r3, [pc, #184]	; (8002af8 <HAL_GPIO_Init+0x2f0>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	43db      	mvns	r3, r3
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a62:	4a25      	ldr	r2, [pc, #148]	; (8002af8 <HAL_GPIO_Init+0x2f0>)
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a68:	4b23      	ldr	r3, [pc, #140]	; (8002af8 <HAL_GPIO_Init+0x2f0>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	43db      	mvns	r3, r3
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4013      	ands	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d003      	beq.n	8002a8c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002a84:	693a      	ldr	r2, [r7, #16]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a8c:	4a1a      	ldr	r2, [pc, #104]	; (8002af8 <HAL_GPIO_Init+0x2f0>)
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a92:	4b19      	ldr	r3, [pc, #100]	; (8002af8 <HAL_GPIO_Init+0x2f0>)
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d003      	beq.n	8002ab6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ab6:	4a10      	ldr	r2, [pc, #64]	; (8002af8 <HAL_GPIO_Init+0x2f0>)
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f47f aea3 	bne.w	8002818 <HAL_GPIO_Init+0x10>
  }
}
 8002ad2:	bf00      	nop
 8002ad4:	371c      	adds	r7, #28
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	40010000 	.word	0x40010000
 8002ae8:	48000400 	.word	0x48000400
 8002aec:	48000800 	.word	0x48000800
 8002af0:	48000c00 	.word	0x48000c00
 8002af4:	48001000 	.word	0x48001000
 8002af8:	40010400 	.word	0x40010400

08002afc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	460b      	mov	r3, r1
 8002b06:	807b      	strh	r3, [r7, #2]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b0c:	787b      	ldrb	r3, [r7, #1]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d003      	beq.n	8002b1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b12:	887a      	ldrh	r2, [r7, #2]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b18:	e002      	b.n	8002b20 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b1a:	887a      	ldrh	r2, [r7, #2]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e081      	b.n	8002c42 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d106      	bne.n	8002b58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7fe fa10 	bl	8000f78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2224      	movs	r2, #36	; 0x24
 8002b5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0201 	bic.w	r2, r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b7c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b8c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d107      	bne.n	8002ba6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	689a      	ldr	r2, [r3, #8]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ba2:	609a      	str	r2, [r3, #8]
 8002ba4:	e006      	b.n	8002bb4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002bb2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d104      	bne.n	8002bc6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bc4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bd8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68da      	ldr	r2, [r3, #12]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002be8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691a      	ldr	r2, [r3, #16]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	ea42 0103 	orr.w	r1, r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	699b      	ldr	r3, [r3, #24]
 8002bfa:	021a      	lsls	r2, r3, #8
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	69d9      	ldr	r1, [r3, #28]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a1a      	ldr	r2, [r3, #32]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f042 0201 	orr.w	r2, r2, #1
 8002c22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
	...

08002c4c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b088      	sub	sp, #32
 8002c50:	af02      	add	r7, sp, #8
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	607a      	str	r2, [r7, #4]
 8002c56:	461a      	mov	r2, r3
 8002c58:	460b      	mov	r3, r1
 8002c5a:	817b      	strh	r3, [r7, #10]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b20      	cmp	r3, #32
 8002c6a:	f040 80da 	bne.w	8002e22 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d101      	bne.n	8002c7c <HAL_I2C_Master_Transmit+0x30>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	e0d3      	b.n	8002e24 <HAL_I2C_Master_Transmit+0x1d8>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c84:	f7ff fc6e 	bl	8002564 <HAL_GetTick>
 8002c88:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	2319      	movs	r3, #25
 8002c90:	2201      	movs	r2, #1
 8002c92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c96:	68f8      	ldr	r0, [r7, #12]
 8002c98:	f000 f9e6 	bl	8003068 <I2C_WaitOnFlagUntilTimeout>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e0be      	b.n	8002e24 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2221      	movs	r2, #33	; 0x21
 8002caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2210      	movs	r2, #16
 8002cb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	893a      	ldrh	r2, [r7, #8]
 8002cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	2bff      	cmp	r3, #255	; 0xff
 8002cd6:	d90e      	bls.n	8002cf6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	22ff      	movs	r2, #255	; 0xff
 8002cdc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce2:	b2da      	uxtb	r2, r3
 8002ce4:	8979      	ldrh	r1, [r7, #10]
 8002ce6:	4b51      	ldr	r3, [pc, #324]	; (8002e2c <HAL_I2C_Master_Transmit+0x1e0>)
 8002ce8:	9300      	str	r3, [sp, #0]
 8002cea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 fb48 	bl	8003384 <I2C_TransferConfig>
 8002cf4:	e06c      	b.n	8002dd0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d04:	b2da      	uxtb	r2, r3
 8002d06:	8979      	ldrh	r1, [r7, #10]
 8002d08:	4b48      	ldr	r3, [pc, #288]	; (8002e2c <HAL_I2C_Master_Transmit+0x1e0>)
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f000 fb37 	bl	8003384 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002d16:	e05b      	b.n	8002dd0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	6a39      	ldr	r1, [r7, #32]
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f000 f9e3 	bl	80030e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e07b      	b.n	8002e24 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d30:	781a      	ldrb	r2, [r3, #0]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3c:	1c5a      	adds	r2, r3, #1
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d54:	3b01      	subs	r3, #1
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d034      	beq.n	8002dd0 <HAL_I2C_Master_Transmit+0x184>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d130      	bne.n	8002dd0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	2200      	movs	r2, #0
 8002d76:	2180      	movs	r1, #128	; 0x80
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 f975 	bl	8003068 <I2C_WaitOnFlagUntilTimeout>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e04d      	b.n	8002e24 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	2bff      	cmp	r3, #255	; 0xff
 8002d90:	d90e      	bls.n	8002db0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	22ff      	movs	r2, #255	; 0xff
 8002d96:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	8979      	ldrh	r1, [r7, #10]
 8002da0:	2300      	movs	r3, #0
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 faeb 	bl	8003384 <I2C_TransferConfig>
 8002dae:	e00f      	b.n	8002dd0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002db4:	b29a      	uxth	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	8979      	ldrh	r1, [r7, #10]
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f000 fada 	bl	8003384 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d19e      	bne.n	8002d18 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	6a39      	ldr	r1, [r7, #32]
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 f9c2 	bl	8003168 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e01a      	b.n	8002e24 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2220      	movs	r2, #32
 8002df4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6859      	ldr	r1, [r3, #4]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	4b0b      	ldr	r3, [pc, #44]	; (8002e30 <HAL_I2C_Master_Transmit+0x1e4>)
 8002e02:	400b      	ands	r3, r1
 8002e04:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2220      	movs	r2, #32
 8002e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	e000      	b.n	8002e24 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002e22:	2302      	movs	r3, #2
  }
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3718      	adds	r7, #24
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	80002000 	.word	0x80002000
 8002e30:	fe00e800 	.word	0xfe00e800

08002e34 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b088      	sub	sp, #32
 8002e38:	af02      	add	r7, sp, #8
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	607a      	str	r2, [r7, #4]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	460b      	mov	r3, r1
 8002e42:	817b      	strh	r3, [r7, #10]
 8002e44:	4613      	mov	r3, r2
 8002e46:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	2b20      	cmp	r3, #32
 8002e52:	f040 80db 	bne.w	800300c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d101      	bne.n	8002e64 <HAL_I2C_Master_Receive+0x30>
 8002e60:	2302      	movs	r3, #2
 8002e62:	e0d4      	b.n	800300e <HAL_I2C_Master_Receive+0x1da>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e6c:	f7ff fb7a 	bl	8002564 <HAL_GetTick>
 8002e70:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	2319      	movs	r3, #25
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 f8f2 	bl	8003068 <I2C_WaitOnFlagUntilTimeout>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e0bf      	b.n	800300e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2222      	movs	r2, #34	; 0x22
 8002e92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2210      	movs	r2, #16
 8002e9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	893a      	ldrh	r2, [r7, #8]
 8002eae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	2bff      	cmp	r3, #255	; 0xff
 8002ebe:	d90e      	bls.n	8002ede <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	22ff      	movs	r2, #255	; 0xff
 8002ec4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	8979      	ldrh	r1, [r7, #10]
 8002ece:	4b52      	ldr	r3, [pc, #328]	; (8003018 <HAL_I2C_Master_Receive+0x1e4>)
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 fa54 	bl	8003384 <I2C_TransferConfig>
 8002edc:	e06d      	b.n	8002fba <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	8979      	ldrh	r1, [r7, #10]
 8002ef0:	4b49      	ldr	r3, [pc, #292]	; (8003018 <HAL_I2C_Master_Receive+0x1e4>)
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ef8:	68f8      	ldr	r0, [r7, #12]
 8002efa:	f000 fa43 	bl	8003384 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002efe:	e05c      	b.n	8002fba <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	6a39      	ldr	r1, [r7, #32]
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 f96b 	bl	80031e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e07c      	b.n	800300e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1e:	b2d2      	uxtb	r2, r2
 8002f20:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	1c5a      	adds	r2, r3, #1
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f30:	3b01      	subs	r3, #1
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d034      	beq.n	8002fba <HAL_I2C_Master_Receive+0x186>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d130      	bne.n	8002fba <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	6a3b      	ldr	r3, [r7, #32]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2180      	movs	r1, #128	; 0x80
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f000 f880 	bl	8003068 <I2C_WaitOnFlagUntilTimeout>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e04d      	b.n	800300e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	2bff      	cmp	r3, #255	; 0xff
 8002f7a:	d90e      	bls.n	8002f9a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	22ff      	movs	r2, #255	; 0xff
 8002f80:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f86:	b2da      	uxtb	r2, r3
 8002f88:	8979      	ldrh	r1, [r7, #10]
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f000 f9f6 	bl	8003384 <I2C_TransferConfig>
 8002f98:	e00f      	b.n	8002fba <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa8:	b2da      	uxtb	r2, r3
 8002faa:	8979      	ldrh	r1, [r7, #10]
 8002fac:	2300      	movs	r3, #0
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	f000 f9e5 	bl	8003384 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d19d      	bne.n	8002f00 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	6a39      	ldr	r1, [r7, #32]
 8002fc8:	68f8      	ldr	r0, [r7, #12]
 8002fca:	f000 f8cd 	bl	8003168 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e01a      	b.n	800300e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2220      	movs	r2, #32
 8002fde:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6859      	ldr	r1, [r3, #4]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	4b0c      	ldr	r3, [pc, #48]	; (800301c <HAL_I2C_Master_Receive+0x1e8>)
 8002fec:	400b      	ands	r3, r1
 8002fee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003008:	2300      	movs	r3, #0
 800300a:	e000      	b.n	800300e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800300c:	2302      	movs	r3, #2
  }
}
 800300e:	4618      	mov	r0, r3
 8003010:	3718      	adds	r7, #24
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	80002400 	.word	0x80002400
 800301c:	fe00e800 	.word	0xfe00e800

08003020 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b02      	cmp	r3, #2
 8003034:	d103      	bne.n	800303e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2200      	movs	r2, #0
 800303c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	2b01      	cmp	r3, #1
 800304a:	d007      	beq.n	800305c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	699a      	ldr	r2, [r3, #24]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0201 	orr.w	r2, r2, #1
 800305a:	619a      	str	r2, [r3, #24]
  }
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	603b      	str	r3, [r7, #0]
 8003074:	4613      	mov	r3, r2
 8003076:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003078:	e022      	b.n	80030c0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003080:	d01e      	beq.n	80030c0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003082:	f7ff fa6f 	bl	8002564 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	429a      	cmp	r2, r3
 8003090:	d302      	bcc.n	8003098 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d113      	bne.n	80030c0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309c:	f043 0220 	orr.w	r2, r3, #32
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2220      	movs	r2, #32
 80030a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e00f      	b.n	80030e0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	699a      	ldr	r2, [r3, #24]
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	4013      	ands	r3, r2
 80030ca:	68ba      	ldr	r2, [r7, #8]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	bf0c      	ite	eq
 80030d0:	2301      	moveq	r3, #1
 80030d2:	2300      	movne	r3, #0
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	461a      	mov	r2, r3
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d0cd      	beq.n	800307a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3710      	adds	r7, #16
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030f4:	e02c      	b.n	8003150 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	68b9      	ldr	r1, [r7, #8]
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 f8dc 	bl	80032b8 <I2C_IsAcknowledgeFailed>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e02a      	b.n	8003160 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003110:	d01e      	beq.n	8003150 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003112:	f7ff fa27 	bl	8002564 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	429a      	cmp	r2, r3
 8003120:	d302      	bcc.n	8003128 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d113      	bne.n	8003150 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312c:	f043 0220 	orr.w	r2, r3, #32
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2220      	movs	r2, #32
 8003138:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e007      	b.n	8003160 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b02      	cmp	r3, #2
 800315c:	d1cb      	bne.n	80030f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003174:	e028      	b.n	80031c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	68b9      	ldr	r1, [r7, #8]
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 f89c 	bl	80032b8 <I2C_IsAcknowledgeFailed>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e026      	b.n	80031d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800318a:	f7ff f9eb 	bl	8002564 <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	68ba      	ldr	r2, [r7, #8]
 8003196:	429a      	cmp	r2, r3
 8003198:	d302      	bcc.n	80031a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d113      	bne.n	80031c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a4:	f043 0220 	orr.w	r2, r3, #32
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2220      	movs	r2, #32
 80031b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e007      	b.n	80031d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	f003 0320 	and.w	r3, r3, #32
 80031d2:	2b20      	cmp	r3, #32
 80031d4:	d1cf      	bne.n	8003176 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031ec:	e055      	b.n	800329a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	68b9      	ldr	r1, [r7, #8]
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f860 	bl	80032b8 <I2C_IsAcknowledgeFailed>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e053      	b.n	80032aa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b20      	cmp	r3, #32
 800320e:	d129      	bne.n	8003264 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	f003 0304 	and.w	r3, r3, #4
 800321a:	2b04      	cmp	r3, #4
 800321c:	d105      	bne.n	800322a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003226:	2300      	movs	r3, #0
 8003228:	e03f      	b.n	80032aa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2220      	movs	r2, #32
 8003230:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6859      	ldr	r1, [r3, #4]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	4b1d      	ldr	r3, [pc, #116]	; (80032b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800323e:	400b      	ands	r3, r1
 8003240:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2220      	movs	r2, #32
 800324c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e022      	b.n	80032aa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003264:	f7ff f97e 	bl	8002564 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	68ba      	ldr	r2, [r7, #8]
 8003270:	429a      	cmp	r2, r3
 8003272:	d302      	bcc.n	800327a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d10f      	bne.n	800329a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327e:	f043 0220 	orr.w	r2, r3, #32
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2220      	movs	r2, #32
 800328a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e007      	b.n	80032aa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	f003 0304 	and.w	r3, r3, #4
 80032a4:	2b04      	cmp	r3, #4
 80032a6:	d1a2      	bne.n	80031ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	fe00e800 	.word	0xfe00e800

080032b8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	f003 0310 	and.w	r3, r3, #16
 80032ce:	2b10      	cmp	r3, #16
 80032d0:	d151      	bne.n	8003376 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032d2:	e022      	b.n	800331a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032da:	d01e      	beq.n	800331a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032dc:	f7ff f942 	bl	8002564 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d302      	bcc.n	80032f2 <I2C_IsAcknowledgeFailed+0x3a>
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d113      	bne.n	800331a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f6:	f043 0220 	orr.w	r2, r3, #32
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2220      	movs	r2, #32
 8003302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e02e      	b.n	8003378 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	f003 0320 	and.w	r3, r3, #32
 8003324:	2b20      	cmp	r3, #32
 8003326:	d1d5      	bne.n	80032d4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2210      	movs	r2, #16
 800332e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2220      	movs	r2, #32
 8003336:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f7ff fe71 	bl	8003020 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6859      	ldr	r1, [r3, #4]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	4b0d      	ldr	r3, [pc, #52]	; (8003380 <I2C_IsAcknowledgeFailed+0xc8>)
 800334a:	400b      	ands	r3, r1
 800334c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003352:	f043 0204 	orr.w	r2, r3, #4
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2220      	movs	r2, #32
 800335e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e000      	b.n	8003378 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3710      	adds	r7, #16
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	fe00e800 	.word	0xfe00e800

08003384 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	607b      	str	r3, [r7, #4]
 800338e:	460b      	mov	r3, r1
 8003390:	817b      	strh	r3, [r7, #10]
 8003392:	4613      	mov	r3, r2
 8003394:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	0d5b      	lsrs	r3, r3, #21
 80033a0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80033a4:	4b0d      	ldr	r3, [pc, #52]	; (80033dc <I2C_TransferConfig+0x58>)
 80033a6:	430b      	orrs	r3, r1
 80033a8:	43db      	mvns	r3, r3
 80033aa:	ea02 0103 	and.w	r1, r2, r3
 80033ae:	897b      	ldrh	r3, [r7, #10]
 80033b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80033b4:	7a7b      	ldrb	r3, [r7, #9]
 80033b6:	041b      	lsls	r3, r3, #16
 80033b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80033bc:	431a      	orrs	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	431a      	orrs	r2, r3
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	431a      	orrs	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80033ce:	bf00      	nop
 80033d0:	3714      	adds	r7, #20
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	03ff63ff 	.word	0x03ff63ff

080033e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b20      	cmp	r3, #32
 80033f4:	d138      	bne.n	8003468 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d101      	bne.n	8003404 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003400:	2302      	movs	r3, #2
 8003402:	e032      	b.n	800346a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2224      	movs	r2, #36	; 0x24
 8003410:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0201 	bic.w	r2, r2, #1
 8003422:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003432:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6819      	ldr	r1, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2220      	movs	r2, #32
 8003458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003464:	2300      	movs	r3, #0
 8003466:	e000      	b.n	800346a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003468:	2302      	movs	r3, #2
  }
}
 800346a:	4618      	mov	r0, r3
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr

08003476 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003476:	b480      	push	{r7}
 8003478:	b085      	sub	sp, #20
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
 800347e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b20      	cmp	r3, #32
 800348a:	d139      	bne.n	8003500 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003492:	2b01      	cmp	r3, #1
 8003494:	d101      	bne.n	800349a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003496:	2302      	movs	r3, #2
 8003498:	e033      	b.n	8003502 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2224      	movs	r2, #36	; 0x24
 80034a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 0201 	bic.w	r2, r2, #1
 80034b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80034c8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	021b      	lsls	r3, r3, #8
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f042 0201 	orr.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2220      	movs	r2, #32
 80034f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80034fc:	2300      	movs	r3, #0
 80034fe:	e000      	b.n	8003502 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003500:	2302      	movs	r3, #2
  }
}
 8003502:	4618      	mov	r0, r3
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800350e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003510:	b08b      	sub	sp, #44	; 0x2c
 8003512:	af06      	add	r7, sp, #24
 8003514:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e0da      	b.n	80036d6 <HAL_PCD_Init+0x1c8>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8003526:	b2db      	uxtb	r3, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	d106      	bne.n	800353a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f009 fe9d 	bl	800d274 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2203      	movs	r2, #3
 800353e:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f003 fb20 	bl	8006b8c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	603b      	str	r3, [r7, #0]
 8003552:	687e      	ldr	r6, [r7, #4]
 8003554:	466d      	mov	r5, sp
 8003556:	f106 0410 	add.w	r4, r6, #16
 800355a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800355c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800355e:	6823      	ldr	r3, [r4, #0]
 8003560:	602b      	str	r3, [r5, #0]
 8003562:	1d33      	adds	r3, r6, #4
 8003564:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003566:	6838      	ldr	r0, [r7, #0]
 8003568:	f003 fae6 	bl	8006b38 <USB_CoreInit>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d005      	beq.n	800357e <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2202      	movs	r2, #2
 8003576:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e0ab      	b.n	80036d6 <HAL_PCD_Init+0x1c8>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2100      	movs	r1, #0
 8003584:	4618      	mov	r0, r3
 8003586:	f003 fb1c 	bl	8006bc2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800358a:	2300      	movs	r3, #0
 800358c:	73fb      	strb	r3, [r7, #15]
 800358e:	e035      	b.n	80035fc <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	015b      	lsls	r3, r3, #5
 8003596:	4413      	add	r3, r2
 8003598:	3329      	adds	r3, #41	; 0x29
 800359a:	2201      	movs	r2, #1
 800359c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800359e:	7bfb      	ldrb	r3, [r7, #15]
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	015b      	lsls	r3, r3, #5
 80035a4:	4413      	add	r3, r2
 80035a6:	3328      	adds	r3, #40	; 0x28
 80035a8:	7bfa      	ldrb	r2, [r7, #15]
 80035aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80035ac:	7bfb      	ldrb	r3, [r7, #15]
 80035ae:	7bfa      	ldrb	r2, [r7, #15]
 80035b0:	b291      	uxth	r1, r2
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	015b      	lsls	r3, r3, #5
 80035b6:	4413      	add	r3, r2
 80035b8:	3336      	adds	r3, #54	; 0x36
 80035ba:	460a      	mov	r2, r1
 80035bc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	015b      	lsls	r3, r3, #5
 80035c4:	4413      	add	r3, r2
 80035c6:	332b      	adds	r3, #43	; 0x2b
 80035c8:	2200      	movs	r2, #0
 80035ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	015b      	lsls	r3, r3, #5
 80035d2:	4413      	add	r3, r2
 80035d4:	3338      	adds	r3, #56	; 0x38
 80035d6:	2200      	movs	r2, #0
 80035d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80035da:	7bfb      	ldrb	r3, [r7, #15]
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	015b      	lsls	r3, r3, #5
 80035e0:	4413      	add	r3, r2
 80035e2:	333c      	adds	r3, #60	; 0x3c
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80035e8:	7bfb      	ldrb	r3, [r7, #15]
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	3302      	adds	r3, #2
 80035ee:	015b      	lsls	r3, r3, #5
 80035f0:	4413      	add	r3, r2
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
 80035f8:	3301      	adds	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
 80035fc:	7bfa      	ldrb	r2, [r7, #15]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	429a      	cmp	r2, r3
 8003604:	d3c4      	bcc.n	8003590 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003606:	2300      	movs	r3, #0
 8003608:	73fb      	strb	r3, [r7, #15]
 800360a:	e031      	b.n	8003670 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800360c:	7bfb      	ldrb	r3, [r7, #15]
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	015b      	lsls	r3, r3, #5
 8003612:	4413      	add	r3, r2
 8003614:	f203 1329 	addw	r3, r3, #297	; 0x129
 8003618:	2200      	movs	r2, #0
 800361a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800361c:	7bfb      	ldrb	r3, [r7, #15]
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	015b      	lsls	r3, r3, #5
 8003622:	4413      	add	r3, r2
 8003624:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003628:	7bfa      	ldrb	r2, [r7, #15]
 800362a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800362c:	7bfb      	ldrb	r3, [r7, #15]
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	015b      	lsls	r3, r3, #5
 8003632:	4413      	add	r3, r2
 8003634:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8003638:	2200      	movs	r2, #0
 800363a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800363c:	7bfb      	ldrb	r3, [r7, #15]
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	015b      	lsls	r3, r3, #5
 8003642:	4413      	add	r3, r2
 8003644:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8003648:	2200      	movs	r2, #0
 800364a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800364c:	7bfb      	ldrb	r3, [r7, #15]
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	015b      	lsls	r3, r3, #5
 8003652:	4413      	add	r3, r2
 8003654:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	330a      	adds	r3, #10
 8003662:	015b      	lsls	r3, r3, #5
 8003664:	4413      	add	r3, r2
 8003666:	2200      	movs	r2, #0
 8003668:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800366a:	7bfb      	ldrb	r3, [r7, #15]
 800366c:	3301      	adds	r3, #1
 800366e:	73fb      	strb	r3, [r7, #15]
 8003670:	7bfa      	ldrb	r2, [r7, #15]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	429a      	cmp	r2, r3
 8003678:	d3c8      	bcc.n	800360c <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	687e      	ldr	r6, [r7, #4]
 8003682:	466d      	mov	r5, sp
 8003684:	f106 0410 	add.w	r4, r6, #16
 8003688:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800368a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800368c:	6823      	ldr	r3, [r4, #0]
 800368e:	602b      	str	r3, [r5, #0]
 8003690:	1d33      	adds	r3, r6, #4
 8003692:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003694:	6838      	ldr	r0, [r7, #0]
 8003696:	f003 faa1 	bl	8006bdc <USB_DevInit>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d005      	beq.n	80036ac <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2202      	movs	r2, #2
 80036a4:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e014      	b.n	80036d6 <HAL_PCD_Init+0x1c8>
  }

  hpcd->USB_Address = 0U;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d102      	bne.n	80036ca <HAL_PCD_Init+0x1bc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 fe3a 	bl	800433e <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f004 fae7 	bl	8007ca2 <USB_DevDisconnect>

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080036de <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b082      	sub	sp, #8
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d101      	bne.n	80036f4 <HAL_PCD_Start+0x16>
 80036f0:	2302      	movs	r3, #2
 80036f2:	e012      	b.n	800371a <HAL_PCD_Start+0x3c>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  (void)USB_DevConnect(hpcd->Instance);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4618      	mov	r0, r3
 8003702:	f004 fab7 	bl	8007c74 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4618      	mov	r0, r3
 800370c:	f003 fa25 	bl	8006b5a <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b082      	sub	sp, #8
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f004 facc 	bl	8007ccc <USB_ReadInterrupts>
 8003734:	4603      	mov	r3, r0
 8003736:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800373a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800373e:	d102      	bne.n	8003746 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 fb33 	bl	8003dac <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f004 fabe 	bl	8007ccc <USB_ReadInterrupts>
 8003750:	4603      	mov	r3, r0
 8003752:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003756:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800375a:	d112      	bne.n	8003782 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003764:	b29a      	uxth	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800376e:	b292      	uxth	r2, r2
 8003770:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f009 fdf2 	bl	800d35e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800377a:	2100      	movs	r1, #0
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 f91e 	bl	80039be <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4618      	mov	r0, r3
 8003788:	f004 faa0 	bl	8007ccc <USB_ReadInterrupts>
 800378c:	4603      	mov	r3, r0
 800378e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003792:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003796:	d10b      	bne.n	80037b0 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80037aa:	b292      	uxth	r2, r2
 80037ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f004 fa89 	bl	8007ccc <USB_ReadInterrupts>
 80037ba:	4603      	mov	r3, r0
 80037bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037c4:	d10b      	bne.n	80037de <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037d8:	b292      	uxth	r2, r2
 80037da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f004 fa72 	bl	8007ccc <USB_ReadInterrupts>
 80037e8:	4603      	mov	r3, r0
 80037ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037f2:	d133      	bne.n	800385c <HAL_PCD_IRQHandler+0x13a>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80037fc:	b29a      	uxth	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0204 	bic.w	r2, r2, #4
 8003806:	b292      	uxth	r2, r2
 8003808:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003814:	b29a      	uxth	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f022 0208 	bic.w	r2, r2, #8
 800381e:	b292      	uxth	r2, r2
 8003820:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800382a:	2b01      	cmp	r3, #1
 800382c:	d107      	bne.n	800383e <HAL_PCD_IRQHandler+0x11c>
    {
      hpcd->LPM_State = LPM_L0;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003836:	2100      	movs	r1, #0
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f00a f83d 	bl	800d8b8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f009 fdc6 	bl	800d3d0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800384c:	b29a      	uxth	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003856:	b292      	uxth	r2, r2
 8003858:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	f004 fa33 	bl	8007ccc <USB_ReadInterrupts>
 8003866:	4603      	mov	r3, r0
 8003868:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800386c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003870:	d126      	bne.n	80038c0 <HAL_PCD_IRQHandler+0x19e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800387a:	b29a      	uxth	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f042 0208 	orr.w	r2, r2, #8
 8003884:	b292      	uxth	r2, r2
 8003886:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003892:	b29a      	uxth	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800389c:	b292      	uxth	r2, r2
 800389e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0204 	orr.w	r2, r2, #4
 80038b4:	b292      	uxth	r2, r2
 80038b6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f009 fd6e 	bl	800d39c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f004 fa01 	bl	8007ccc <USB_ReadInterrupts>
 80038ca:	4603      	mov	r3, r0
 80038cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d0:	2b80      	cmp	r3, #128	; 0x80
 80038d2:	d13f      	bne.n	8003954 <HAL_PCD_IRQHandler+0x232>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80038dc:	b29a      	uxth	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038e6:	b292      	uxth	r2, r2
 80038e8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d12b      	bne.n	800394e <HAL_PCD_IRQHandler+0x22c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80038fe:	b29a      	uxth	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f042 0204 	orr.w	r2, r2, #4
 8003908:	b292      	uxth	r2, r2
 800390a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003916:	b29a      	uxth	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f042 0208 	orr.w	r2, r2, #8
 8003920:	b292      	uxth	r2, r2
 8003922:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8003936:	b29b      	uxth	r3, r3
 8003938:	089b      	lsrs	r3, r3, #2
 800393a:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003944:	2101      	movs	r1, #1
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f009 ffb6 	bl	800d8b8 <HAL_PCDEx_LPM_Callback>
 800394c:	e002      	b.n	8003954 <HAL_PCD_IRQHandler+0x232>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f009 fd24 	bl	800d39c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4618      	mov	r0, r3
 800395a:	f004 f9b7 	bl	8007ccc <USB_ReadInterrupts>
 800395e:	4603      	mov	r3, r0
 8003960:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003964:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003968:	d10e      	bne.n	8003988 <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003972:	b29a      	uxth	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800397c:	b292      	uxth	r2, r2
 800397e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f009 fcdd 	bl	800d342 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4618      	mov	r0, r3
 800398e:	f004 f99d 	bl	8007ccc <USB_ReadInterrupts>
 8003992:	4603      	mov	r3, r0
 8003994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003998:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800399c:	d10b      	bne.n	80039b6 <HAL_PCD_IRQHandler+0x294>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039b0:	b292      	uxth	r2, r2
 80039b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80039b6:	bf00      	nop
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b082      	sub	sp, #8
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
 80039c6:	460b      	mov	r3, r1
 80039c8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d101      	bne.n	80039d8 <HAL_PCD_SetAddress+0x1a>
 80039d4:	2302      	movs	r3, #2
 80039d6:	e013      	b.n	8003a00 <HAL_PCD_SetAddress+0x42>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	78fa      	ldrb	r2, [r7, #3]
 80039ee:	4611      	mov	r1, r2
 80039f0:	4618      	mov	r0, r3
 80039f2:	f004 f92b 	bl	8007c4c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	4608      	mov	r0, r1
 8003a12:	4611      	mov	r1, r2
 8003a14:	461a      	mov	r2, r3
 8003a16:	4603      	mov	r3, r0
 8003a18:	70fb      	strb	r3, [r7, #3]
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	803b      	strh	r3, [r7, #0]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003a26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	da0b      	bge.n	8003a46 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a2e:	78fb      	ldrb	r3, [r7, #3]
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	015b      	lsls	r3, r3, #5
 8003a36:	3328      	adds	r3, #40	; 0x28
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2201      	movs	r2, #1
 8003a42:	705a      	strb	r2, [r3, #1]
 8003a44:	e00b      	b.n	8003a5e <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a46:	78fb      	ldrb	r3, [r7, #3]
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	015b      	lsls	r3, r3, #5
 8003a4e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	4413      	add	r3, r2
 8003a56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003a5e:	78fb      	ldrb	r3, [r7, #3]
 8003a60:	f003 0307 	and.w	r3, r3, #7
 8003a64:	b2da      	uxtb	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003a6a:	883a      	ldrh	r2, [r7, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	78ba      	ldrb	r2, [r7, #2]
 8003a74:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	785b      	ldrb	r3, [r3, #1]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d004      	beq.n	8003a88 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003a88:	78bb      	ldrb	r3, [r7, #2]
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d102      	bne.n	8003a94 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d101      	bne.n	8003aa2 <HAL_PCD_EP_Open+0x9a>
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	e00e      	b.n	8003ac0 <HAL_PCD_EP_Open+0xb8>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68f9      	ldr	r1, [r7, #12]
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f003 f8b7 	bl	8006c24 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8003abe:	7afb      	ldrb	r3, [r7, #11]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3710      	adds	r7, #16
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ad4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	da0b      	bge.n	8003af4 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003adc:	78fb      	ldrb	r3, [r7, #3]
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	015b      	lsls	r3, r3, #5
 8003ae4:	3328      	adds	r3, #40	; 0x28
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	4413      	add	r3, r2
 8003aea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2201      	movs	r2, #1
 8003af0:	705a      	strb	r2, [r3, #1]
 8003af2:	e00b      	b.n	8003b0c <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003af4:	78fb      	ldrb	r3, [r7, #3]
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	015b      	lsls	r3, r3, #5
 8003afc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	4413      	add	r3, r2
 8003b04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003b0c:	78fb      	ldrb	r3, [r7, #3]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	b2da      	uxtb	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d101      	bne.n	8003b26 <HAL_PCD_EP_Close+0x5e>
 8003b22:	2302      	movs	r3, #2
 8003b24:	e00e      	b.n	8003b44 <HAL_PCD_EP_Close+0x7c>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68f9      	ldr	r1, [r7, #12]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f003 fb65 	bl	8007204 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3710      	adds	r7, #16
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	607a      	str	r2, [r7, #4]
 8003b56:	603b      	str	r3, [r7, #0]
 8003b58:	460b      	mov	r3, r1
 8003b5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b5c:	7afb      	ldrb	r3, [r7, #11]
 8003b5e:	f003 0307 	and.w	r3, r3, #7
 8003b62:	015b      	lsls	r3, r3, #5
 8003b64:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	683a      	ldr	r2, [r7, #0]
 8003b78:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	2200      	movs	r2, #0
 8003b84:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b86:	7afb      	ldrb	r3, [r7, #11]
 8003b88:	f003 0307 	and.w	r3, r3, #7
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b92:	7afb      	ldrb	r3, [r7, #11]
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d106      	bne.n	8003baa <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6979      	ldr	r1, [r7, #20]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f003 fcc4 	bl	8007530 <USB_EPStartXfer>
 8003ba8:	e005      	b.n	8003bb6 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	6979      	ldr	r1, [r7, #20]
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f003 fcbd 	bl	8007530 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3718      	adds	r7, #24
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	460b      	mov	r3, r1
 8003bca:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003bcc:	78fb      	ldrb	r3, [r7, #3]
 8003bce:	f003 0307 	and.w	r3, r3, #7
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	330a      	adds	r3, #10
 8003bd6:	015b      	lsls	r3, r3, #5
 8003bd8:	4413      	add	r3, r2
 8003bda:	3304      	adds	r3, #4
 8003bdc:	681b      	ldr	r3, [r3, #0]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b086      	sub	sp, #24
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	60f8      	str	r0, [r7, #12]
 8003bf2:	607a      	str	r2, [r7, #4]
 8003bf4:	603b      	str	r3, [r7, #0]
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bfa:	7afb      	ldrb	r3, [r7, #11]
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	015b      	lsls	r3, r3, #5
 8003c02:	3328      	adds	r3, #40	; 0x28
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	4413      	add	r3, r2
 8003c08:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	683a      	ldr	r2, [r7, #0]
 8003c14:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c22:	7afb      	ldrb	r3, [r7, #11]
 8003c24:	f003 0307 	and.w	r3, r3, #7
 8003c28:	b2da      	uxtb	r2, r3
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003c2e:	7afb      	ldrb	r3, [r7, #11]
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d106      	bne.n	8003c46 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6979      	ldr	r1, [r7, #20]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f003 fc76 	bl	8007530 <USB_EPStartXfer>
 8003c44:	e005      	b.n	8003c52 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	6979      	ldr	r1, [r7, #20]
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f003 fc6f 	bl	8007530 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	460b      	mov	r3, r1
 8003c66:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003c68:	78fb      	ldrb	r3, [r7, #3]
 8003c6a:	f003 0207 	and.w	r2, r3, #7
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d901      	bls.n	8003c7a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e046      	b.n	8003d08 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	da0b      	bge.n	8003c9a <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c82:	78fb      	ldrb	r3, [r7, #3]
 8003c84:	f003 0307 	and.w	r3, r3, #7
 8003c88:	015b      	lsls	r3, r3, #5
 8003c8a:	3328      	adds	r3, #40	; 0x28
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	4413      	add	r3, r2
 8003c90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2201      	movs	r2, #1
 8003c96:	705a      	strb	r2, [r3, #1]
 8003c98:	e009      	b.n	8003cae <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003c9a:	78fb      	ldrb	r3, [r7, #3]
 8003c9c:	015b      	lsls	r3, r3, #5
 8003c9e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cb4:	78fb      	ldrb	r3, [r7, #3]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d101      	bne.n	8003cce <HAL_PCD_EP_SetStall+0x72>
 8003cca:	2302      	movs	r3, #2
 8003ccc:	e01c      	b.n	8003d08 <HAL_PCD_EP_SetStall+0xac>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68f9      	ldr	r1, [r7, #12]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f003 fedf 	bl	8007aa0 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ce2:	78fb      	ldrb	r3, [r7, #3]
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d108      	bne.n	8003cfe <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4610      	mov	r0, r2
 8003cfa:	f003 fff7 	bl	8007cec <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003d1c:	78fb      	ldrb	r3, [r7, #3]
 8003d1e:	f003 020f 	and.w	r2, r3, #15
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d901      	bls.n	8003d2e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e03a      	b.n	8003da4 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003d2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	da0b      	bge.n	8003d4e <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d36:	78fb      	ldrb	r3, [r7, #3]
 8003d38:	f003 0307 	and.w	r3, r3, #7
 8003d3c:	015b      	lsls	r3, r3, #5
 8003d3e:	3328      	adds	r3, #40	; 0x28
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	4413      	add	r3, r2
 8003d44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	705a      	strb	r2, [r3, #1]
 8003d4c:	e00b      	b.n	8003d66 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d4e:	78fb      	ldrb	r3, [r7, #3]
 8003d50:	f003 0307 	and.w	r3, r3, #7
 8003d54:	015b      	lsls	r3, r3, #5
 8003d56:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d6c:	78fb      	ldrb	r3, [r7, #3]
 8003d6e:	f003 0307 	and.w	r3, r3, #7
 8003d72:	b2da      	uxtb	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d101      	bne.n	8003d86 <HAL_PCD_EP_ClrStall+0x76>
 8003d82:	2302      	movs	r3, #2
 8003d84:	e00e      	b.n	8003da4 <HAL_PCD_EP_ClrStall+0x94>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68f9      	ldr	r1, [r7, #12]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f003 fec5 	bl	8007b24 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3710      	adds	r7, #16
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003dac:	b590      	push	{r4, r7, lr}
 8003dae:	b089      	sub	sp, #36	; 0x24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003db4:	e274      	b.n	80042a0 <PCD_EP_ISR_Handler+0x4f4>
  {
    wIstr = hpcd->Instance->ISTR;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003dbe:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003dc0:	8afb      	ldrh	r3, [r7, #22]
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	f003 030f 	and.w	r3, r3, #15
 8003dc8:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8003dca:	7d7b      	ldrb	r3, [r7, #21]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f040 813c 	bne.w	800404a <PCD_EP_ISR_Handler+0x29e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003dd2:	8afb      	ldrh	r3, [r7, #22]
 8003dd4:	f003 0310 	and.w	r3, r3, #16
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d14f      	bne.n	8003e7c <PCD_EP_ISR_Handler+0xd0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	881b      	ldrh	r3, [r3, #0]
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dec:	b29c      	uxth	r4, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8003df6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	3328      	adds	r3, #40	; 0x28
 8003e02:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	461a      	mov	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	4413      	add	r3, r2
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6812      	ldr	r2, [r2, #0]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003e22:	881b      	ldrh	r3, [r3, #0]
 8003e24:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	695a      	ldr	r2, [r3, #20]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	69db      	ldr	r3, [r3, #28]
 8003e34:	441a      	add	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f009 fa69 	bl	800d314 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 8228 	beq.w	80042a0 <PCD_EP_ISR_Handler+0x4f4>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	699b      	ldr	r3, [r3, #24]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f040 8223 	bne.w	80042a0 <PCD_EP_ISR_Handler+0x4f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e66:	b2da      	uxtb	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	b292      	uxth	r2, r2
 8003e6e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003e7a:	e211      	b.n	80042a0 <PCD_EP_ISR_Handler+0x4f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003e82:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	881b      	ldrh	r3, [r3, #0]
 8003e8a:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003e8c:	8a7b      	ldrh	r3, [r7, #18]
 8003e8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d031      	beq.n	8003efa <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	4413      	add	r3, r2
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	6812      	ldr	r2, [r2, #0]
 8003eae:	4413      	add	r3, r2
 8003eb0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003eb4:	881b      	ldrh	r3, [r3, #0]
 8003eb6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6818      	ldr	r0, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	f003 ff58 	bl	8007d86 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	881b      	ldrh	r3, [r3, #0]
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	b29c      	uxth	r4, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003eee:	b292      	uxth	r2, r2
 8003ef0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f009 f9e4 	bl	800d2c0 <HAL_PCD_SetupStageCallback>
 8003ef8:	e1d2      	b.n	80042a0 <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003efa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f280 81ce 	bge.w	80042a0 <PCD_EP_ISR_Handler+0x4f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	881b      	ldrh	r3, [r3, #0]
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003f10:	4013      	ands	r3, r2
 8003f12:	b29c      	uxth	r4, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8003f1c:	b292      	uxth	r2, r2
 8003f1e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	4413      	add	r3, r2
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6812      	ldr	r2, [r2, #0]
 8003f38:	4413      	add	r3, r2
 8003f3a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003f3e:	881b      	ldrh	r3, [r3, #0]
 8003f40:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d019      	beq.n	8003f84 <PCD_EP_ISR_Handler+0x1d8>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d015      	beq.n	8003f84 <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6818      	ldr	r0, [r3, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6959      	ldr	r1, [r3, #20]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	f003 ff0c 	bl	8007d86 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	695a      	ldr	r2, [r3, #20]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	441a      	add	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f009 f9b0 	bl	800d2e4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	461c      	mov	r4, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	441c      	add	r4, r3
 8003f96:	f204 4306 	addw	r3, r4, #1030	; 0x406
 8003f9a:	461c      	mov	r4, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d10e      	bne.n	8003fc2 <PCD_EP_ISR_Handler+0x216>
 8003fa4:	8823      	ldrh	r3, [r4, #0]
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	8023      	strh	r3, [r4, #0]
 8003fb0:	8823      	ldrh	r3, [r4, #0]
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	8023      	strh	r3, [r4, #0]
 8003fc0:	e02d      	b.n	800401e <PCD_EP_ISR_Handler+0x272>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	691b      	ldr	r3, [r3, #16]
 8003fc6:	2b3e      	cmp	r3, #62	; 0x3e
 8003fc8:	d812      	bhi.n	8003ff0 <PCD_EP_ISR_Handler+0x244>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	085b      	lsrs	r3, r3, #1
 8003fd0:	61bb      	str	r3, [r7, #24]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d002      	beq.n	8003fe4 <PCD_EP_ISR_Handler+0x238>
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	61bb      	str	r3, [r7, #24]
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	029b      	lsls	r3, r3, #10
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	8023      	strh	r3, [r4, #0]
 8003fee:	e016      	b.n	800401e <PCD_EP_ISR_Handler+0x272>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	095b      	lsrs	r3, r3, #5
 8003ff6:	61bb      	str	r3, [r7, #24]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	f003 031f 	and.w	r3, r3, #31
 8004000:	2b00      	cmp	r3, #0
 8004002:	d102      	bne.n	800400a <PCD_EP_ISR_Handler+0x25e>
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	3b01      	subs	r3, #1
 8004008:	61bb      	str	r3, [r7, #24]
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	b29b      	uxth	r3, r3
 800400e:	029b      	lsls	r3, r3, #10
 8004010:	b29b      	uxth	r3, r3
 8004012:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004016:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800401a:	b29b      	uxth	r3, r3
 800401c:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	881b      	ldrh	r3, [r3, #0]
 8004024:	b29b      	uxth	r3, r3
 8004026:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800402a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800402e:	b29c      	uxth	r4, r3
 8004030:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004034:	b29c      	uxth	r4, r3
 8004036:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800403a:	b29c      	uxth	r4, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	4b9e      	ldr	r3, [pc, #632]	; (80042bc <PCD_EP_ISR_Handler+0x510>)
 8004042:	4323      	orrs	r3, r4
 8004044:	b29b      	uxth	r3, r3
 8004046:	8013      	strh	r3, [r2, #0]
 8004048:	e12a      	b.n	80042a0 <PCD_EP_ISR_Handler+0x4f4>
    else
    {
      /* Decode and service non control endpoints interrupt */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	461a      	mov	r2, r3
 8004050:	7d7b      	ldrb	r3, [r7, #21]
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	4413      	add	r3, r2
 8004056:	881b      	ldrh	r3, [r3, #0]
 8004058:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800405a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800405e:	2b00      	cmp	r3, #0
 8004060:	f280 80cb 	bge.w	80041fa <PCD_EP_ISR_Handler+0x44e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	461a      	mov	r2, r3
 800406a:	7d7b      	ldrb	r3, [r7, #21]
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	b29a      	uxth	r2, r3
 8004074:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004078:	4013      	ands	r3, r2
 800407a:	b29c      	uxth	r4, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	461a      	mov	r2, r3
 8004082:	7d7b      	ldrb	r3, [r7, #21]
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4413      	add	r3, r2
 8004088:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800408c:	b292      	uxth	r2, r2
 800408e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004090:	7d7b      	ldrb	r3, [r7, #21]
 8004092:	015b      	lsls	r3, r3, #5
 8004094:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	4413      	add	r3, r2
 800409c:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering */
        if (ep->doublebuffer == 0U)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	7b1b      	ldrb	r3, [r3, #12]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d11f      	bne.n	80040e6 <PCD_EP_ISR_Handler+0x33a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	461a      	mov	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	00db      	lsls	r3, r3, #3
 80040b8:	4413      	add	r3, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	6812      	ldr	r2, [r2, #0]
 80040be:	4413      	add	r3, r2
 80040c0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80040c4:	881b      	ldrh	r3, [r3, #0]
 80040c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040ca:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 80040cc:	8bfb      	ldrh	r3, [r7, #30]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d06e      	beq.n	80041b0 <PCD_EP_ISR_Handler+0x404>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6818      	ldr	r0, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6959      	ldr	r1, [r3, #20]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	88da      	ldrh	r2, [r3, #6]
 80040de:	8bfb      	ldrh	r3, [r7, #30]
 80040e0:	f003 fe51 	bl	8007d86 <USB_ReadPMA>
 80040e4:	e064      	b.n	80041b0 <PCD_EP_ISR_Handler+0x404>
          }
        }
        else
        {
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4413      	add	r3, r2
 80040f4:	881b      	ldrh	r3, [r3, #0]
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004100:	b29c      	uxth	r4, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	441a      	add	r2, r3
 8004110:	4b6b      	ldr	r3, [pc, #428]	; (80042c0 <PCD_EP_ISR_Handler+0x514>)
 8004112:	4323      	orrs	r3, r4
 8004114:	b29b      	uxth	r3, r3
 8004116:	8013      	strh	r3, [r2, #0]

          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	461a      	mov	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	881b      	ldrh	r3, [r3, #0]
 8004128:	b29b      	uxth	r3, r3
 800412a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d01f      	beq.n	8004172 <PCD_EP_ISR_Handler+0x3c6>
          {
            /* read from endpoint BUF0Addr buffer */
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800413a:	b29b      	uxth	r3, r3
 800413c:	461a      	mov	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4413      	add	r3, r2
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6812      	ldr	r2, [r2, #0]
 800414a:	4413      	add	r3, r2
 800414c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004150:	881b      	ldrh	r3, [r3, #0]
 8004152:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004156:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004158:	8bfb      	ldrh	r3, [r7, #30]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d028      	beq.n	80041b0 <PCD_EP_ISR_Handler+0x404>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6818      	ldr	r0, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6959      	ldr	r1, [r3, #20]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	891a      	ldrh	r2, [r3, #8]
 800416a:	8bfb      	ldrh	r3, [r7, #30]
 800416c:	f003 fe0b 	bl	8007d86 <USB_ReadPMA>
 8004170:	e01e      	b.n	80041b0 <PCD_EP_ISR_Handler+0x404>
            }
          }
          else
          {
            /* read from endpoint BUF1Addr buffer */
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800417a:	b29b      	uxth	r3, r3
 800417c:	461a      	mov	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4413      	add	r3, r2
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6812      	ldr	r2, [r2, #0]
 800418a:	4413      	add	r3, r2
 800418c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004190:	881b      	ldrh	r3, [r3, #0]
 8004192:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004196:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004198:	8bfb      	ldrh	r3, [r7, #30]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d008      	beq.n	80041b0 <PCD_EP_ISR_Handler+0x404>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6818      	ldr	r0, [r3, #0]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6959      	ldr	r1, [r3, #20]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	895a      	ldrh	r2, [r3, #10]
 80041aa:	8bfb      	ldrh	r3, [r7, #30]
 80041ac:	f003 fdeb 	bl	8007d86 <USB_ReadPMA>
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	69da      	ldr	r2, [r3, #28]
 80041b4:	8bfb      	ldrh	r3, [r7, #30]
 80041b6:	441a      	add	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	695a      	ldr	r2, [r3, #20]
 80041c0:	8bfb      	ldrh	r3, [r7, #30]
 80041c2:	441a      	add	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d004      	beq.n	80041da <PCD_EP_ISR_Handler+0x42e>
 80041d0:	8bfa      	ldrh	r2, [r7, #30]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d206      	bcs.n	80041e8 <PCD_EP_ISR_Handler+0x43c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	4619      	mov	r1, r3
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f009 f87f 	bl	800d2e4 <HAL_PCD_DataOutStageCallback>
 80041e6:	e008      	b.n	80041fa <PCD_EP_ISR_Handler+0x44e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	7819      	ldrb	r1, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	695a      	ldr	r2, [r3, #20]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f7ff fca9 	bl	8003b4c <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80041fa:	8a7b      	ldrh	r3, [r7, #18]
 80041fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004200:	2b00      	cmp	r3, #0
 8004202:	d04d      	beq.n	80042a0 <PCD_EP_ISR_Handler+0x4f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8004204:	7d7b      	ldrb	r3, [r7, #21]
 8004206:	015b      	lsls	r3, r3, #5
 8004208:	3328      	adds	r3, #40	; 0x28
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	4413      	add	r3, r2
 800420e:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	461a      	mov	r2, r3
 8004216:	7d7b      	ldrb	r3, [r7, #21]
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4413      	add	r3, r2
 800421c:	881b      	ldrh	r3, [r3, #0]
 800421e:	b29b      	uxth	r3, r3
 8004220:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004224:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004228:	b29c      	uxth	r4, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	461a      	mov	r2, r3
 8004230:	7d7b      	ldrb	r3, [r7, #21]
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	441a      	add	r2, r3
 8004236:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800423a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800423e:	b29b      	uxth	r3, r3
 8004240:	8013      	strh	r3, [r2, #0]

        /* multi-packet on the NON control IN endpoint */
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800424a:	b29b      	uxth	r3, r3
 800424c:	461a      	mov	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	4413      	add	r3, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6812      	ldr	r2, [r2, #0]
 800425a:	4413      	add	r3, r2
 800425c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004260:	881b      	ldrh	r3, [r3, #0]
 8004262:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	695a      	ldr	r2, [r3, #20]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	441a      	add	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d106      	bne.n	800428e <PCD_EP_ISR_Handler+0x4e2>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	4619      	mov	r1, r3
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f009 f844 	bl	800d314 <HAL_PCD_DataInStageCallback>
 800428c:	e008      	b.n	80042a0 <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	7819      	ldrb	r1, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	695a      	ldr	r2, [r3, #20]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f7ff fca5 	bl	8003bea <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	b21b      	sxth	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f6ff ad82 	blt.w	8003db6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3724      	adds	r7, #36	; 0x24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd90      	pop	{r4, r7, pc}
 80042bc:	ffff8080 	.word	0xffff8080
 80042c0:	ffff80c0 	.word	0xffff80c0

080042c4 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b087      	sub	sp, #28
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	607b      	str	r3, [r7, #4]
 80042ce:	460b      	mov	r3, r1
 80042d0:	817b      	strh	r3, [r7, #10]
 80042d2:	4613      	mov	r3, r2
 80042d4:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80042d6:	897b      	ldrh	r3, [r7, #10]
 80042d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042dc:	b29b      	uxth	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d008      	beq.n	80042f4 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042e2:	897b      	ldrh	r3, [r7, #10]
 80042e4:	f003 0307 	and.w	r3, r3, #7
 80042e8:	015b      	lsls	r3, r3, #5
 80042ea:	3328      	adds	r3, #40	; 0x28
 80042ec:	68fa      	ldr	r2, [r7, #12]
 80042ee:	4413      	add	r3, r2
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	e006      	b.n	8004302 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80042f4:	897b      	ldrh	r3, [r7, #10]
 80042f6:	015b      	lsls	r3, r3, #5
 80042f8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	4413      	add	r3, r2
 8004300:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004302:	893b      	ldrh	r3, [r7, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d107      	bne.n	8004318 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	2200      	movs	r2, #0
 800430c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	b29a      	uxth	r2, r3
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	80da      	strh	r2, [r3, #6]
 8004316:	e00b      	b.n	8004330 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2201      	movs	r2, #1
 800431c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	b29a      	uxth	r2, r3
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	0c1b      	lsrs	r3, r3, #16
 800432a:	b29a      	uxth	r2, r3
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	371c      	adds	r7, #28
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr

0800433e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800433e:	b480      	push	{r7}
 8004340:	b085      	sub	sp, #20
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
  hpcd->LPM_State = LPM_L0;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004362:	b29b      	uxth	r3, r3
 8004364:	f043 0301 	orr.w	r3, r3, #1
 8004368:	b29a      	uxth	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004376:	b29b      	uxth	r3, r3
 8004378:	f043 0302 	orr.w	r3, r3, #2
 800437c:	b29a      	uxth	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3714      	adds	r7, #20
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
	...

08004394 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004398:	4b04      	ldr	r3, [pc, #16]	; (80043ac <HAL_PWREx_GetVoltageRange+0x18>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	40007000 	.word	0x40007000

080043b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043be:	d130      	bne.n	8004422 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80043c0:	4b23      	ldr	r3, [pc, #140]	; (8004450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80043c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043cc:	d038      	beq.n	8004440 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80043ce:	4b20      	ldr	r3, [pc, #128]	; (8004450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80043d6:	4a1e      	ldr	r2, [pc, #120]	; (8004450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80043de:	4b1d      	ldr	r3, [pc, #116]	; (8004454 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2232      	movs	r2, #50	; 0x32
 80043e4:	fb02 f303 	mul.w	r3, r2, r3
 80043e8:	4a1b      	ldr	r2, [pc, #108]	; (8004458 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80043ea:	fba2 2303 	umull	r2, r3, r2, r3
 80043ee:	0c9b      	lsrs	r3, r3, #18
 80043f0:	3301      	adds	r3, #1
 80043f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043f4:	e002      	b.n	80043fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	3b01      	subs	r3, #1
 80043fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043fc:	4b14      	ldr	r3, [pc, #80]	; (8004450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004404:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004408:	d102      	bne.n	8004410 <HAL_PWREx_ControlVoltageScaling+0x60>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1f2      	bne.n	80043f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004410:	4b0f      	ldr	r3, [pc, #60]	; (8004450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004412:	695b      	ldr	r3, [r3, #20]
 8004414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004418:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800441c:	d110      	bne.n	8004440 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e00f      	b.n	8004442 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004422:	4b0b      	ldr	r3, [pc, #44]	; (8004450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800442a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800442e:	d007      	beq.n	8004440 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004430:	4b07      	ldr	r3, [pc, #28]	; (8004450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004438:	4a05      	ldr	r2, [pc, #20]	; (8004450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800443a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800443e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3714      	adds	r7, #20
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40007000 	.word	0x40007000
 8004454:	20000000 	.word	0x20000000
 8004458:	431bde83 	.word	0x431bde83

0800445c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800445c:	b480      	push	{r7}
 800445e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004460:	4b05      	ldr	r3, [pc, #20]	; (8004478 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	4a04      	ldr	r2, [pc, #16]	; (8004478 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004466:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800446a:	6053      	str	r3, [r2, #4]
}
 800446c:	bf00      	nop
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	40007000 	.word	0x40007000

0800447c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b088      	sub	sp, #32
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d102      	bne.n	8004490 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	f000 bc11 	b.w	8004cb2 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004490:	4ba0      	ldr	r3, [pc, #640]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f003 030c 	and.w	r3, r3, #12
 8004498:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800449a:	4b9e      	ldr	r3, [pc, #632]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0310 	and.w	r3, r3, #16
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f000 80e4 	beq.w	800467a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d007      	beq.n	80044c8 <HAL_RCC_OscConfig+0x4c>
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	2b0c      	cmp	r3, #12
 80044bc:	f040 808b 	bne.w	80045d6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	f040 8087 	bne.w	80045d6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044c8:	4b92      	ldr	r3, [pc, #584]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <HAL_RCC_OscConfig+0x64>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d101      	bne.n	80044e0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e3e8      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a1a      	ldr	r2, [r3, #32]
 80044e4:	4b8b      	ldr	r3, [pc, #556]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d004      	beq.n	80044fa <HAL_RCC_OscConfig+0x7e>
 80044f0:	4b88      	ldr	r3, [pc, #544]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044f8:	e005      	b.n	8004506 <HAL_RCC_OscConfig+0x8a>
 80044fa:	4b86      	ldr	r3, [pc, #536]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80044fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004500:	091b      	lsrs	r3, r3, #4
 8004502:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004506:	4293      	cmp	r3, r2
 8004508:	d223      	bcs.n	8004552 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	4618      	mov	r0, r3
 8004510:	f000 fd94 	bl	800503c <RCC_SetFlashLatencyFromMSIRange>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e3c9      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800451e:	4b7d      	ldr	r3, [pc, #500]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a7c      	ldr	r2, [pc, #496]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004524:	f043 0308 	orr.w	r3, r3, #8
 8004528:	6013      	str	r3, [r2, #0]
 800452a:	4b7a      	ldr	r3, [pc, #488]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	4977      	ldr	r1, [pc, #476]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004538:	4313      	orrs	r3, r2
 800453a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800453c:	4b75      	ldr	r3, [pc, #468]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	021b      	lsls	r3, r3, #8
 800454a:	4972      	ldr	r1, [pc, #456]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800454c:	4313      	orrs	r3, r2
 800454e:	604b      	str	r3, [r1, #4]
 8004550:	e025      	b.n	800459e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004552:	4b70      	ldr	r3, [pc, #448]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a6f      	ldr	r2, [pc, #444]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004558:	f043 0308 	orr.w	r3, r3, #8
 800455c:	6013      	str	r3, [r2, #0]
 800455e:	4b6d      	ldr	r3, [pc, #436]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	496a      	ldr	r1, [pc, #424]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800456c:	4313      	orrs	r3, r2
 800456e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004570:	4b68      	ldr	r3, [pc, #416]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	69db      	ldr	r3, [r3, #28]
 800457c:	021b      	lsls	r3, r3, #8
 800457e:	4965      	ldr	r1, [pc, #404]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004580:	4313      	orrs	r3, r2
 8004582:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d109      	bne.n	800459e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	4618      	mov	r0, r3
 8004590:	f000 fd54 	bl	800503c <RCC_SetFlashLatencyFromMSIRange>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e389      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800459e:	f000 fc6f 	bl	8004e80 <HAL_RCC_GetSysClockFreq>
 80045a2:	4601      	mov	r1, r0
 80045a4:	4b5b      	ldr	r3, [pc, #364]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	091b      	lsrs	r3, r3, #4
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	4a5a      	ldr	r2, [pc, #360]	; (8004718 <HAL_RCC_OscConfig+0x29c>)
 80045b0:	5cd3      	ldrb	r3, [r2, r3]
 80045b2:	f003 031f 	and.w	r3, r3, #31
 80045b6:	fa21 f303 	lsr.w	r3, r1, r3
 80045ba:	4a58      	ldr	r2, [pc, #352]	; (800471c <HAL_RCC_OscConfig+0x2a0>)
 80045bc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80045be:	4b58      	ldr	r3, [pc, #352]	; (8004720 <HAL_RCC_OscConfig+0x2a4>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7fc fd9a 	bl	80010fc <HAL_InitTick>
 80045c8:	4603      	mov	r3, r0
 80045ca:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d052      	beq.n	8004678 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80045d2:	7bfb      	ldrb	r3, [r7, #15]
 80045d4:	e36d      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d032      	beq.n	8004644 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80045de:	4b4d      	ldr	r3, [pc, #308]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a4c      	ldr	r2, [pc, #304]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80045e4:	f043 0301 	orr.w	r3, r3, #1
 80045e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045ea:	f7fd ffbb 	bl	8002564 <HAL_GetTick>
 80045ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045f0:	e008      	b.n	8004604 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045f2:	f7fd ffb7 	bl	8002564 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e356      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004604:	4b43      	ldr	r3, [pc, #268]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0302 	and.w	r3, r3, #2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0f0      	beq.n	80045f2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004610:	4b40      	ldr	r3, [pc, #256]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a3f      	ldr	r2, [pc, #252]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004616:	f043 0308 	orr.w	r3, r3, #8
 800461a:	6013      	str	r3, [r2, #0]
 800461c:	4b3d      	ldr	r3, [pc, #244]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	493a      	ldr	r1, [pc, #232]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800462a:	4313      	orrs	r3, r2
 800462c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800462e:	4b39      	ldr	r3, [pc, #228]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	021b      	lsls	r3, r3, #8
 800463c:	4935      	ldr	r1, [pc, #212]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800463e:	4313      	orrs	r3, r2
 8004640:	604b      	str	r3, [r1, #4]
 8004642:	e01a      	b.n	800467a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004644:	4b33      	ldr	r3, [pc, #204]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a32      	ldr	r2, [pc, #200]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800464a:	f023 0301 	bic.w	r3, r3, #1
 800464e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004650:	f7fd ff88 	bl	8002564 <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004656:	e008      	b.n	800466a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004658:	f7fd ff84 	bl	8002564 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e323      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800466a:	4b2a      	ldr	r3, [pc, #168]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1f0      	bne.n	8004658 <HAL_RCC_OscConfig+0x1dc>
 8004676:	e000      	b.n	800467a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004678:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b00      	cmp	r3, #0
 8004684:	d073      	beq.n	800476e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	2b08      	cmp	r3, #8
 800468a:	d005      	beq.n	8004698 <HAL_RCC_OscConfig+0x21c>
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	2b0c      	cmp	r3, #12
 8004690:	d10e      	bne.n	80046b0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	2b03      	cmp	r3, #3
 8004696:	d10b      	bne.n	80046b0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004698:	4b1e      	ldr	r3, [pc, #120]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d063      	beq.n	800476c <HAL_RCC_OscConfig+0x2f0>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d15f      	bne.n	800476c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e300      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046b8:	d106      	bne.n	80046c8 <HAL_RCC_OscConfig+0x24c>
 80046ba:	4b16      	ldr	r3, [pc, #88]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a15      	ldr	r2, [pc, #84]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046c4:	6013      	str	r3, [r2, #0]
 80046c6:	e01d      	b.n	8004704 <HAL_RCC_OscConfig+0x288>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046d0:	d10c      	bne.n	80046ec <HAL_RCC_OscConfig+0x270>
 80046d2:	4b10      	ldr	r3, [pc, #64]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a0f      	ldr	r2, [pc, #60]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046dc:	6013      	str	r3, [r2, #0]
 80046de:	4b0d      	ldr	r3, [pc, #52]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a0c      	ldr	r2, [pc, #48]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046e8:	6013      	str	r3, [r2, #0]
 80046ea:	e00b      	b.n	8004704 <HAL_RCC_OscConfig+0x288>
 80046ec:	4b09      	ldr	r3, [pc, #36]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a08      	ldr	r2, [pc, #32]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046f6:	6013      	str	r3, [r2, #0]
 80046f8:	4b06      	ldr	r3, [pc, #24]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a05      	ldr	r2, [pc, #20]	; (8004714 <HAL_RCC_OscConfig+0x298>)
 80046fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004702:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d01b      	beq.n	8004744 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800470c:	f7fd ff2a 	bl	8002564 <HAL_GetTick>
 8004710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004712:	e010      	b.n	8004736 <HAL_RCC_OscConfig+0x2ba>
 8004714:	40021000 	.word	0x40021000
 8004718:	0800e44c 	.word	0x0800e44c
 800471c:	20000000 	.word	0x20000000
 8004720:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004724:	f7fd ff1e 	bl	8002564 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	2b64      	cmp	r3, #100	; 0x64
 8004730:	d901      	bls.n	8004736 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e2bd      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004736:	4baf      	ldr	r3, [pc, #700]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0f0      	beq.n	8004724 <HAL_RCC_OscConfig+0x2a8>
 8004742:	e014      	b.n	800476e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004744:	f7fd ff0e 	bl	8002564 <HAL_GetTick>
 8004748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800474a:	e008      	b.n	800475e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800474c:	f7fd ff0a 	bl	8002564 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	2b64      	cmp	r3, #100	; 0x64
 8004758:	d901      	bls.n	800475e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e2a9      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800475e:	4ba5      	ldr	r3, [pc, #660]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1f0      	bne.n	800474c <HAL_RCC_OscConfig+0x2d0>
 800476a:	e000      	b.n	800476e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800476c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d060      	beq.n	800483c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	2b04      	cmp	r3, #4
 800477e:	d005      	beq.n	800478c <HAL_RCC_OscConfig+0x310>
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	2b0c      	cmp	r3, #12
 8004784:	d119      	bne.n	80047ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2b02      	cmp	r3, #2
 800478a:	d116      	bne.n	80047ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800478c:	4b99      	ldr	r3, [pc, #612]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004794:	2b00      	cmp	r3, #0
 8004796:	d005      	beq.n	80047a4 <HAL_RCC_OscConfig+0x328>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d101      	bne.n	80047a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e286      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047a4:	4b93      	ldr	r3, [pc, #588]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	061b      	lsls	r3, r3, #24
 80047b2:	4990      	ldr	r1, [pc, #576]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047b8:	e040      	b.n	800483c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d023      	beq.n	800480a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047c2:	4b8c      	ldr	r3, [pc, #560]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a8b      	ldr	r2, [pc, #556]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80047c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ce:	f7fd fec9 	bl	8002564 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047d4:	e008      	b.n	80047e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047d6:	f7fd fec5 	bl	8002564 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e264      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047e8:	4b82      	ldr	r3, [pc, #520]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d0f0      	beq.n	80047d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047f4:	4b7f      	ldr	r3, [pc, #508]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	061b      	lsls	r3, r3, #24
 8004802:	497c      	ldr	r1, [pc, #496]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004804:	4313      	orrs	r3, r2
 8004806:	604b      	str	r3, [r1, #4]
 8004808:	e018      	b.n	800483c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800480a:	4b7a      	ldr	r3, [pc, #488]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a79      	ldr	r2, [pc, #484]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004810:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004816:	f7fd fea5 	bl	8002564 <HAL_GetTick>
 800481a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800481c:	e008      	b.n	8004830 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800481e:	f7fd fea1 	bl	8002564 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	2b02      	cmp	r3, #2
 800482a:	d901      	bls.n	8004830 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e240      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004830:	4b70      	ldr	r3, [pc, #448]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1f0      	bne.n	800481e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b00      	cmp	r3, #0
 8004846:	d03c      	beq.n	80048c2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d01c      	beq.n	800488a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004850:	4b68      	ldr	r3, [pc, #416]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004852:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004856:	4a67      	ldr	r2, [pc, #412]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004858:	f043 0301 	orr.w	r3, r3, #1
 800485c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004860:	f7fd fe80 	bl	8002564 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004868:	f7fd fe7c 	bl	8002564 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e21b      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800487a:	4b5e      	ldr	r3, [pc, #376]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 800487c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d0ef      	beq.n	8004868 <HAL_RCC_OscConfig+0x3ec>
 8004888:	e01b      	b.n	80048c2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800488a:	4b5a      	ldr	r3, [pc, #360]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 800488c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004890:	4a58      	ldr	r2, [pc, #352]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004892:	f023 0301 	bic.w	r3, r3, #1
 8004896:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800489a:	f7fd fe63 	bl	8002564 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048a0:	e008      	b.n	80048b4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048a2:	f7fd fe5f 	bl	8002564 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e1fe      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048b4:	4b4f      	ldr	r3, [pc, #316]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80048b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d1ef      	bne.n	80048a2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0304 	and.w	r3, r3, #4
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 80a6 	beq.w	8004a1c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048d0:	2300      	movs	r3, #0
 80048d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80048d4:	4b47      	ldr	r3, [pc, #284]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80048d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10d      	bne.n	80048fc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048e0:	4b44      	ldr	r3, [pc, #272]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80048e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e4:	4a43      	ldr	r2, [pc, #268]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80048e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048ea:	6593      	str	r3, [r2, #88]	; 0x58
 80048ec:	4b41      	ldr	r3, [pc, #260]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80048ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048f4:	60bb      	str	r3, [r7, #8]
 80048f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048f8:	2301      	movs	r3, #1
 80048fa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048fc:	4b3e      	ldr	r3, [pc, #248]	; (80049f8 <HAL_RCC_OscConfig+0x57c>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004904:	2b00      	cmp	r3, #0
 8004906:	d118      	bne.n	800493a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004908:	4b3b      	ldr	r3, [pc, #236]	; (80049f8 <HAL_RCC_OscConfig+0x57c>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a3a      	ldr	r2, [pc, #232]	; (80049f8 <HAL_RCC_OscConfig+0x57c>)
 800490e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004912:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004914:	f7fd fe26 	bl	8002564 <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800491c:	f7fd fe22 	bl	8002564 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e1c1      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800492e:	4b32      	ldr	r3, [pc, #200]	; (80049f8 <HAL_RCC_OscConfig+0x57c>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004936:	2b00      	cmp	r3, #0
 8004938:	d0f0      	beq.n	800491c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d108      	bne.n	8004954 <HAL_RCC_OscConfig+0x4d8>
 8004942:	4b2c      	ldr	r3, [pc, #176]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004944:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004948:	4a2a      	ldr	r2, [pc, #168]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 800494a:	f043 0301 	orr.w	r3, r3, #1
 800494e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004952:	e024      	b.n	800499e <HAL_RCC_OscConfig+0x522>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	2b05      	cmp	r3, #5
 800495a:	d110      	bne.n	800497e <HAL_RCC_OscConfig+0x502>
 800495c:	4b25      	ldr	r3, [pc, #148]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 800495e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004962:	4a24      	ldr	r2, [pc, #144]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004964:	f043 0304 	orr.w	r3, r3, #4
 8004968:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800496c:	4b21      	ldr	r3, [pc, #132]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 800496e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004972:	4a20      	ldr	r2, [pc, #128]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004974:	f043 0301 	orr.w	r3, r3, #1
 8004978:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800497c:	e00f      	b.n	800499e <HAL_RCC_OscConfig+0x522>
 800497e:	4b1d      	ldr	r3, [pc, #116]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004980:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004984:	4a1b      	ldr	r2, [pc, #108]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004986:	f023 0301 	bic.w	r3, r3, #1
 800498a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800498e:	4b19      	ldr	r3, [pc, #100]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004990:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004994:	4a17      	ldr	r2, [pc, #92]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 8004996:	f023 0304 	bic.w	r3, r3, #4
 800499a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d016      	beq.n	80049d4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049a6:	f7fd fddd 	bl	8002564 <HAL_GetTick>
 80049aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049ac:	e00a      	b.n	80049c4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ae:	f7fd fdd9 	bl	8002564 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80049bc:	4293      	cmp	r3, r2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e176      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049c4:	4b0b      	ldr	r3, [pc, #44]	; (80049f4 <HAL_RCC_OscConfig+0x578>)
 80049c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d0ed      	beq.n	80049ae <HAL_RCC_OscConfig+0x532>
 80049d2:	e01a      	b.n	8004a0a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d4:	f7fd fdc6 	bl	8002564 <HAL_GetTick>
 80049d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049da:	e00f      	b.n	80049fc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049dc:	f7fd fdc2 	bl	8002564 <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d906      	bls.n	80049fc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e15f      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
 80049f2:	bf00      	nop
 80049f4:	40021000 	.word	0x40021000
 80049f8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049fc:	4baa      	ldr	r3, [pc, #680]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 80049fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1e8      	bne.n	80049dc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a0a:	7ffb      	ldrb	r3, [r7, #31]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d105      	bne.n	8004a1c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a10:	4ba5      	ldr	r3, [pc, #660]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a14:	4aa4      	ldr	r2, [pc, #656]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004a16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a1a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0320 	and.w	r3, r3, #32
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d03c      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d01c      	beq.n	8004a6a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a30:	4b9d      	ldr	r3, [pc, #628]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004a32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a36:	4a9c      	ldr	r2, [pc, #624]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004a38:	f043 0301 	orr.w	r3, r3, #1
 8004a3c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a40:	f7fd fd90 	bl	8002564 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a48:	f7fd fd8c 	bl	8002564 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e12b      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a5a:	4b93      	ldr	r3, [pc, #588]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004a5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d0ef      	beq.n	8004a48 <HAL_RCC_OscConfig+0x5cc>
 8004a68:	e01b      	b.n	8004aa2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a6a:	4b8f      	ldr	r3, [pc, #572]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004a6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a70:	4a8d      	ldr	r2, [pc, #564]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004a72:	f023 0301 	bic.w	r3, r3, #1
 8004a76:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a7a:	f7fd fd73 	bl	8002564 <HAL_GetTick>
 8004a7e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a80:	e008      	b.n	8004a94 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a82:	f7fd fd6f 	bl	8002564 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e10e      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a94:	4b84      	ldr	r3, [pc, #528]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004a96:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1ef      	bne.n	8004a82 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	f000 8102 	beq.w	8004cb0 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	f040 80c5 	bne.w	8004c40 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ab6:	4b7c      	ldr	r3, [pc, #496]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f003 0203 	and.w	r2, r3, #3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d12c      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d123      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d11b      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d113      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b06:	085b      	lsrs	r3, r3, #1
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d109      	bne.n	8004b24 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	085b      	lsrs	r3, r3, #1
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d067      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	2b0c      	cmp	r3, #12
 8004b28:	d062      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b2a:	4b5f      	ldr	r3, [pc, #380]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d001      	beq.n	8004b3a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e0bb      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b3a:	4b5b      	ldr	r3, [pc, #364]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a5a      	ldr	r2, [pc, #360]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004b40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b44:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b46:	f7fd fd0d 	bl	8002564 <HAL_GetTick>
 8004b4a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b4e:	f7fd fd09 	bl	8002564 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e0a8      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b60:	4b51      	ldr	r3, [pc, #324]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1f0      	bne.n	8004b4e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b6c:	4b4e      	ldr	r3, [pc, #312]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004b6e:	68da      	ldr	r2, [r3, #12]
 8004b70:	4b4e      	ldr	r3, [pc, #312]	; (8004cac <HAL_RCC_OscConfig+0x830>)
 8004b72:	4013      	ands	r3, r2
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004b7c:	3a01      	subs	r2, #1
 8004b7e:	0112      	lsls	r2, r2, #4
 8004b80:	4311      	orrs	r1, r2
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b86:	0212      	lsls	r2, r2, #8
 8004b88:	4311      	orrs	r1, r2
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b8e:	0852      	lsrs	r2, r2, #1
 8004b90:	3a01      	subs	r2, #1
 8004b92:	0552      	lsls	r2, r2, #21
 8004b94:	4311      	orrs	r1, r2
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004b9a:	0852      	lsrs	r2, r2, #1
 8004b9c:	3a01      	subs	r2, #1
 8004b9e:	0652      	lsls	r2, r2, #25
 8004ba0:	4311      	orrs	r1, r2
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ba6:	06d2      	lsls	r2, r2, #27
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	493f      	ldr	r1, [pc, #252]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004bb0:	4b3d      	ldr	r3, [pc, #244]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a3c      	ldr	r2, [pc, #240]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004bb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bbc:	4b3a      	ldr	r3, [pc, #232]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	4a39      	ldr	r2, [pc, #228]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004bc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bc6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bc8:	f7fd fccc 	bl	8002564 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bd0:	f7fd fcc8 	bl	8002564 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e067      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be2:	4b31      	ldr	r3, [pc, #196]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0f0      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bee:	e05f      	b.n	8004cb0 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e05e      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bf4:	4b2c      	ldr	r3, [pc, #176]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d157      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c00:	4b29      	ldr	r3, [pc, #164]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a28      	ldr	r2, [pc, #160]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c0a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c0c:	4b26      	ldr	r3, [pc, #152]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	4a25      	ldr	r2, [pc, #148]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c16:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c18:	f7fd fca4 	bl	8002564 <HAL_GetTick>
 8004c1c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c1e:	e008      	b.n	8004c32 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c20:	f7fd fca0 	bl	8002564 <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d901      	bls.n	8004c32 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e03f      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c32:	4b1d      	ldr	r3, [pc, #116]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d0f0      	beq.n	8004c20 <HAL_RCC_OscConfig+0x7a4>
 8004c3e:	e037      	b.n	8004cb0 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	2b0c      	cmp	r3, #12
 8004c44:	d02d      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c46:	4b18      	ldr	r3, [pc, #96]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a17      	ldr	r2, [pc, #92]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c50:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c52:	4b15      	ldr	r3, [pc, #84]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d105      	bne.n	8004c6a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004c5e:	4b12      	ldr	r3, [pc, #72]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	4a11      	ldr	r2, [pc, #68]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c64:	f023 0303 	bic.w	r3, r3, #3
 8004c68:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004c6a:	4b0f      	ldr	r3, [pc, #60]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	4a0e      	ldr	r2, [pc, #56]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c70:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004c74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c78:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c7a:	f7fd fc73 	bl	8002564 <HAL_GetTick>
 8004c7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c80:	e008      	b.n	8004c94 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c82:	f7fd fc6f 	bl	8002564 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e00e      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c94:	4b04      	ldr	r3, [pc, #16]	; (8004ca8 <HAL_RCC_OscConfig+0x82c>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1f0      	bne.n	8004c82 <HAL_RCC_OscConfig+0x806>
 8004ca0:	e006      	b.n	8004cb0 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e005      	b.n	8004cb2 <HAL_RCC_OscConfig+0x836>
 8004ca6:	bf00      	nop
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3720      	adds	r7, #32
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop

08004cbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d101      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e0c8      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cd0:	4b66      	ldr	r3, [pc, #408]	; (8004e6c <HAL_RCC_ClockConfig+0x1b0>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0307 	and.w	r3, r3, #7
 8004cd8:	683a      	ldr	r2, [r7, #0]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d910      	bls.n	8004d00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cde:	4b63      	ldr	r3, [pc, #396]	; (8004e6c <HAL_RCC_ClockConfig+0x1b0>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f023 0207 	bic.w	r2, r3, #7
 8004ce6:	4961      	ldr	r1, [pc, #388]	; (8004e6c <HAL_RCC_ClockConfig+0x1b0>)
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cee:	4b5f      	ldr	r3, [pc, #380]	; (8004e6c <HAL_RCC_ClockConfig+0x1b0>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0307 	and.w	r3, r3, #7
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d001      	beq.n	8004d00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e0b0      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d04c      	beq.n	8004da6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	2b03      	cmp	r3, #3
 8004d12:	d107      	bne.n	8004d24 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d14:	4b56      	ldr	r3, [pc, #344]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d121      	bne.n	8004d64 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e09e      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d107      	bne.n	8004d3c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d2c:	4b50      	ldr	r3, [pc, #320]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d115      	bne.n	8004d64 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e092      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d107      	bne.n	8004d54 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d44:	4b4a      	ldr	r3, [pc, #296]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d109      	bne.n	8004d64 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e086      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d54:	4b46      	ldr	r3, [pc, #280]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d101      	bne.n	8004d64 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e07e      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d64:	4b42      	ldr	r3, [pc, #264]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f023 0203 	bic.w	r2, r3, #3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	493f      	ldr	r1, [pc, #252]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d76:	f7fd fbf5 	bl	8002564 <HAL_GetTick>
 8004d7a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d7c:	e00a      	b.n	8004d94 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d7e:	f7fd fbf1 	bl	8002564 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e066      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d94:	4b36      	ldr	r3, [pc, #216]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f003 020c 	and.w	r2, r3, #12
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d1eb      	bne.n	8004d7e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d008      	beq.n	8004dc4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004db2:	4b2f      	ldr	r3, [pc, #188]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	492c      	ldr	r1, [pc, #176]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dc4:	4b29      	ldr	r3, [pc, #164]	; (8004e6c <HAL_RCC_ClockConfig+0x1b0>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0307 	and.w	r3, r3, #7
 8004dcc:	683a      	ldr	r2, [r7, #0]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d210      	bcs.n	8004df4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd2:	4b26      	ldr	r3, [pc, #152]	; (8004e6c <HAL_RCC_ClockConfig+0x1b0>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f023 0207 	bic.w	r2, r3, #7
 8004dda:	4924      	ldr	r1, [pc, #144]	; (8004e6c <HAL_RCC_ClockConfig+0x1b0>)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de2:	4b22      	ldr	r3, [pc, #136]	; (8004e6c <HAL_RCC_ClockConfig+0x1b0>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0307 	and.w	r3, r3, #7
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d001      	beq.n	8004df4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e036      	b.n	8004e62 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d008      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e00:	4b1b      	ldr	r3, [pc, #108]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	4918      	ldr	r1, [pc, #96]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0308 	and.w	r3, r3, #8
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d009      	beq.n	8004e32 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e1e:	4b14      	ldr	r3, [pc, #80]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	4910      	ldr	r1, [pc, #64]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e32:	f000 f825 	bl	8004e80 <HAL_RCC_GetSysClockFreq>
 8004e36:	4601      	mov	r1, r0
 8004e38:	4b0d      	ldr	r3, [pc, #52]	; (8004e70 <HAL_RCC_ClockConfig+0x1b4>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	091b      	lsrs	r3, r3, #4
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	4a0c      	ldr	r2, [pc, #48]	; (8004e74 <HAL_RCC_ClockConfig+0x1b8>)
 8004e44:	5cd3      	ldrb	r3, [r2, r3]
 8004e46:	f003 031f 	and.w	r3, r3, #31
 8004e4a:	fa21 f303 	lsr.w	r3, r1, r3
 8004e4e:	4a0a      	ldr	r2, [pc, #40]	; (8004e78 <HAL_RCC_ClockConfig+0x1bc>)
 8004e50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e52:	4b0a      	ldr	r3, [pc, #40]	; (8004e7c <HAL_RCC_ClockConfig+0x1c0>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7fc f950 	bl	80010fc <HAL_InitTick>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e60:	7afb      	ldrb	r3, [r7, #11]
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	40022000 	.word	0x40022000
 8004e70:	40021000 	.word	0x40021000
 8004e74:	0800e44c 	.word	0x0800e44c
 8004e78:	20000000 	.word	0x20000000
 8004e7c:	20000004 	.word	0x20000004

08004e80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b089      	sub	sp, #36	; 0x24
 8004e84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004e86:	2300      	movs	r3, #0
 8004e88:	61fb      	str	r3, [r7, #28]
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e8e:	4b3d      	ldr	r3, [pc, #244]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x104>)
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f003 030c 	and.w	r3, r3, #12
 8004e96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e98:	4b3a      	ldr	r3, [pc, #232]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x104>)
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	f003 0303 	and.w	r3, r3, #3
 8004ea0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d005      	beq.n	8004eb4 <HAL_RCC_GetSysClockFreq+0x34>
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	2b0c      	cmp	r3, #12
 8004eac:	d121      	bne.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d11e      	bne.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004eb4:	4b33      	ldr	r3, [pc, #204]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x104>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0308 	and.w	r3, r3, #8
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d107      	bne.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ec0:	4b30      	ldr	r3, [pc, #192]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ec6:	0a1b      	lsrs	r3, r3, #8
 8004ec8:	f003 030f 	and.w	r3, r3, #15
 8004ecc:	61fb      	str	r3, [r7, #28]
 8004ece:	e005      	b.n	8004edc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ed0:	4b2c      	ldr	r3, [pc, #176]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	091b      	lsrs	r3, r3, #4
 8004ed6:	f003 030f 	and.w	r3, r3, #15
 8004eda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004edc:	4a2a      	ldr	r2, [pc, #168]	; (8004f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ee4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10d      	bne.n	8004f08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ef0:	e00a      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	2b04      	cmp	r3, #4
 8004ef6:	d102      	bne.n	8004efe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ef8:	4b24      	ldr	r3, [pc, #144]	; (8004f8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004efa:	61bb      	str	r3, [r7, #24]
 8004efc:	e004      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	2b08      	cmp	r3, #8
 8004f02:	d101      	bne.n	8004f08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f04:	4b22      	ldr	r3, [pc, #136]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	2b0c      	cmp	r3, #12
 8004f0c:	d133      	bne.n	8004f76 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f0e:	4b1d      	ldr	r3, [pc, #116]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	f003 0303 	and.w	r3, r3, #3
 8004f16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d002      	beq.n	8004f24 <HAL_RCC_GetSysClockFreq+0xa4>
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d003      	beq.n	8004f2a <HAL_RCC_GetSysClockFreq+0xaa>
 8004f22:	e005      	b.n	8004f30 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f24:	4b19      	ldr	r3, [pc, #100]	; (8004f8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f26:	617b      	str	r3, [r7, #20]
      break;
 8004f28:	e005      	b.n	8004f36 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f2a:	4b19      	ldr	r3, [pc, #100]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f2c:	617b      	str	r3, [r7, #20]
      break;
 8004f2e:	e002      	b.n	8004f36 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	617b      	str	r3, [r7, #20]
      break;
 8004f34:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f36:	4b13      	ldr	r3, [pc, #76]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	091b      	lsrs	r3, r3, #4
 8004f3c:	f003 0307 	and.w	r3, r3, #7
 8004f40:	3301      	adds	r3, #1
 8004f42:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f44:	4b0f      	ldr	r3, [pc, #60]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	0a1b      	lsrs	r3, r3, #8
 8004f4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	fb02 f203 	mul.w	r2, r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f5a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f5c:	4b09      	ldr	r3, [pc, #36]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	0e5b      	lsrs	r3, r3, #25
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	3301      	adds	r3, #1
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f74:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004f76:	69bb      	ldr	r3, [r7, #24]
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3724      	adds	r7, #36	; 0x24
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr
 8004f84:	40021000 	.word	0x40021000
 8004f88:	0800e464 	.word	0x0800e464
 8004f8c:	00f42400 	.word	0x00f42400
 8004f90:	007a1200 	.word	0x007a1200

08004f94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f94:	b480      	push	{r7}
 8004f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f98:	4b03      	ldr	r3, [pc, #12]	; (8004fa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	20000000 	.word	0x20000000

08004fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004fb0:	f7ff fff0 	bl	8004f94 <HAL_RCC_GetHCLKFreq>
 8004fb4:	4601      	mov	r1, r0
 8004fb6:	4b06      	ldr	r3, [pc, #24]	; (8004fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	0adb      	lsrs	r3, r3, #11
 8004fbc:	f003 0307 	and.w	r3, r3, #7
 8004fc0:	4a04      	ldr	r2, [pc, #16]	; (8004fd4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004fc2:	5cd3      	ldrb	r3, [r2, r3]
 8004fc4:	f003 031f 	and.w	r3, r3, #31
 8004fc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40021000 	.word	0x40021000
 8004fd4:	0800e45c 	.word	0x0800e45c

08004fd8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	220f      	movs	r2, #15
 8004fe6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004fe8:	4b12      	ldr	r3, [pc, #72]	; (8005034 <HAL_RCC_GetClockConfig+0x5c>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f003 0203 	and.w	r2, r3, #3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004ff4:	4b0f      	ldr	r3, [pc, #60]	; (8005034 <HAL_RCC_GetClockConfig+0x5c>)
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005000:	4b0c      	ldr	r3, [pc, #48]	; (8005034 <HAL_RCC_GetClockConfig+0x5c>)
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800500c:	4b09      	ldr	r3, [pc, #36]	; (8005034 <HAL_RCC_GetClockConfig+0x5c>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	08db      	lsrs	r3, r3, #3
 8005012:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800501a:	4b07      	ldr	r3, [pc, #28]	; (8005038 <HAL_RCC_GetClockConfig+0x60>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0207 	and.w	r2, r3, #7
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	601a      	str	r2, [r3, #0]
}
 8005026:	bf00      	nop
 8005028:	370c      	adds	r7, #12
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	40021000 	.word	0x40021000
 8005038:	40022000 	.word	0x40022000

0800503c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b086      	sub	sp, #24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005044:	2300      	movs	r3, #0
 8005046:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005048:	4b2a      	ldr	r3, [pc, #168]	; (80050f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800504a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800504c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d003      	beq.n	800505c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005054:	f7ff f99e 	bl	8004394 <HAL_PWREx_GetVoltageRange>
 8005058:	6178      	str	r0, [r7, #20]
 800505a:	e014      	b.n	8005086 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800505c:	4b25      	ldr	r3, [pc, #148]	; (80050f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800505e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005060:	4a24      	ldr	r2, [pc, #144]	; (80050f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005066:	6593      	str	r3, [r2, #88]	; 0x58
 8005068:	4b22      	ldr	r3, [pc, #136]	; (80050f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800506a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800506c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005070:	60fb      	str	r3, [r7, #12]
 8005072:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005074:	f7ff f98e 	bl	8004394 <HAL_PWREx_GetVoltageRange>
 8005078:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800507a:	4b1e      	ldr	r3, [pc, #120]	; (80050f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800507c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800507e:	4a1d      	ldr	r2, [pc, #116]	; (80050f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005080:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005084:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800508c:	d10b      	bne.n	80050a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b80      	cmp	r3, #128	; 0x80
 8005092:	d919      	bls.n	80050c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2ba0      	cmp	r3, #160	; 0xa0
 8005098:	d902      	bls.n	80050a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800509a:	2302      	movs	r3, #2
 800509c:	613b      	str	r3, [r7, #16]
 800509e:	e013      	b.n	80050c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050a0:	2301      	movs	r3, #1
 80050a2:	613b      	str	r3, [r7, #16]
 80050a4:	e010      	b.n	80050c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b80      	cmp	r3, #128	; 0x80
 80050aa:	d902      	bls.n	80050b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80050ac:	2303      	movs	r3, #3
 80050ae:	613b      	str	r3, [r7, #16]
 80050b0:	e00a      	b.n	80050c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2b80      	cmp	r3, #128	; 0x80
 80050b6:	d102      	bne.n	80050be <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050b8:	2302      	movs	r3, #2
 80050ba:	613b      	str	r3, [r7, #16]
 80050bc:	e004      	b.n	80050c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b70      	cmp	r3, #112	; 0x70
 80050c2:	d101      	bne.n	80050c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050c4:	2301      	movs	r3, #1
 80050c6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80050c8:	4b0b      	ldr	r3, [pc, #44]	; (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f023 0207 	bic.w	r2, r3, #7
 80050d0:	4909      	ldr	r1, [pc, #36]	; (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050d8:	4b07      	ldr	r3, [pc, #28]	; (80050f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0307 	and.w	r3, r3, #7
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d001      	beq.n	80050ea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e000      	b.n	80050ec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80050ea:	2300      	movs	r3, #0
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3718      	adds	r7, #24
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	40021000 	.word	0x40021000
 80050f8:	40022000 	.word	0x40022000

080050fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b086      	sub	sp, #24
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005104:	2300      	movs	r3, #0
 8005106:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005108:	2300      	movs	r3, #0
 800510a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005114:	2b00      	cmp	r3, #0
 8005116:	d02f      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800511c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005120:	d005      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005122:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005126:	d015      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8005128:	2b00      	cmp	r3, #0
 800512a:	d007      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x40>
 800512c:	e00f      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800512e:	4b5d      	ldr	r3, [pc, #372]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	4a5c      	ldr	r2, [pc, #368]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005138:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800513a:	e00c      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	3304      	adds	r3, #4
 8005140:	2100      	movs	r1, #0
 8005142:	4618      	mov	r0, r3
 8005144:	f000 fa1e 	bl	8005584 <RCCEx_PLLSAI1_Config>
 8005148:	4603      	mov	r3, r0
 800514a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800514c:	e003      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	74fb      	strb	r3, [r7, #19]
      break;
 8005152:	e000      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 8005154:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005156:	7cfb      	ldrb	r3, [r7, #19]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10b      	bne.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800515c:	4b51      	ldr	r3, [pc, #324]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800515e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005162:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800516a:	494e      	ldr	r1, [pc, #312]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800516c:	4313      	orrs	r3, r2
 800516e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005172:	e001      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005174:	7cfb      	ldrb	r3, [r7, #19]
 8005176:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 809e 	beq.w	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005186:	2300      	movs	r3, #0
 8005188:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800518a:	4b46      	ldr	r3, [pc, #280]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800518c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800518e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8005196:	2301      	movs	r3, #1
 8005198:	e000      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 800519a:	2300      	movs	r3, #0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00d      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051a0:	4b40      	ldr	r3, [pc, #256]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051a4:	4a3f      	ldr	r2, [pc, #252]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051aa:	6593      	str	r3, [r2, #88]	; 0x58
 80051ac:	4b3d      	ldr	r3, [pc, #244]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051b4:	60bb      	str	r3, [r7, #8]
 80051b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051b8:	2301      	movs	r3, #1
 80051ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051bc:	4b3a      	ldr	r3, [pc, #232]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a39      	ldr	r2, [pc, #228]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051c8:	f7fd f9cc 	bl	8002564 <HAL_GetTick>
 80051cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051ce:	e009      	b.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051d0:	f7fd f9c8 	bl	8002564 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b02      	cmp	r3, #2
 80051dc:	d902      	bls.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	74fb      	strb	r3, [r7, #19]
        break;
 80051e2:	e005      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051e4:	4b30      	ldr	r3, [pc, #192]	; (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d0ef      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 80051f0:	7cfb      	ldrb	r3, [r7, #19]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d15a      	bne.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80051f6:	4b2b      	ldr	r3, [pc, #172]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80051f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005200:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d01e      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	429a      	cmp	r2, r3
 8005210:	d019      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005212:	4b24      	ldr	r3, [pc, #144]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005214:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005218:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800521c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800521e:	4b21      	ldr	r3, [pc, #132]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005220:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005224:	4a1f      	ldr	r2, [pc, #124]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005226:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800522a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800522e:	4b1d      	ldr	r3, [pc, #116]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005234:	4a1b      	ldr	r2, [pc, #108]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005236:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800523a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800523e:	4a19      	ldr	r2, [pc, #100]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	f003 0301 	and.w	r3, r3, #1
 800524c:	2b00      	cmp	r3, #0
 800524e:	d016      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005250:	f7fd f988 	bl	8002564 <HAL_GetTick>
 8005254:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005256:	e00b      	b.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005258:	f7fd f984 	bl	8002564 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	f241 3288 	movw	r2, #5000	; 0x1388
 8005266:	4293      	cmp	r3, r2
 8005268:	d902      	bls.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	74fb      	strb	r3, [r7, #19]
            break;
 800526e:	e006      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005270:	4b0c      	ldr	r3, [pc, #48]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0ec      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 800527e:	7cfb      	ldrb	r3, [r7, #19]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10b      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005284:	4b07      	ldr	r3, [pc, #28]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800528a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005292:	4904      	ldr	r1, [pc, #16]	; (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8005294:	4313      	orrs	r3, r2
 8005296:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800529a:	e009      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800529c:	7cfb      	ldrb	r3, [r7, #19]
 800529e:	74bb      	strb	r3, [r7, #18]
 80052a0:	e006      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 80052a2:	bf00      	nop
 80052a4:	40021000 	.word	0x40021000
 80052a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ac:	7cfb      	ldrb	r3, [r7, #19]
 80052ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052b0:	7c7b      	ldrb	r3, [r7, #17]
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d105      	bne.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052b6:	4bb2      	ldr	r3, [pc, #712]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ba:	4ab1      	ldr	r2, [pc, #708]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00a      	beq.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052ce:	4bac      	ldr	r3, [pc, #688]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052d4:	f023 0203 	bic.w	r2, r3, #3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a1b      	ldr	r3, [r3, #32]
 80052dc:	49a8      	ldr	r1, [pc, #672]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00a      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80052f0:	4ba3      	ldr	r3, [pc, #652]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80052f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f6:	f023 020c 	bic.w	r2, r3, #12
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fe:	49a0      	ldr	r1, [pc, #640]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005300:	4313      	orrs	r3, r2
 8005302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0304 	and.w	r3, r3, #4
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00a      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005312:	4b9b      	ldr	r3, [pc, #620]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005318:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005320:	4997      	ldr	r1, [pc, #604]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005322:	4313      	orrs	r3, r2
 8005324:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0320 	and.w	r3, r3, #32
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00a      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005334:	4b92      	ldr	r3, [pc, #584]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800533a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005342:	498f      	ldr	r1, [pc, #572]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005344:	4313      	orrs	r3, r2
 8005346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00a      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005356:	4b8a      	ldr	r3, [pc, #552]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800535c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005364:	4986      	ldr	r1, [pc, #536]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005366:	4313      	orrs	r3, r2
 8005368:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00a      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005378:	4b81      	ldr	r3, [pc, #516]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800537a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800537e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005386:	497e      	ldr	r1, [pc, #504]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005388:	4313      	orrs	r3, r2
 800538a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00a      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800539a:	4b79      	ldr	r3, [pc, #484]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800539c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a8:	4975      	ldr	r1, [pc, #468]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053aa:	4313      	orrs	r3, r2
 80053ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00a      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053bc:	4b70      	ldr	r3, [pc, #448]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ca:	496d      	ldr	r1, [pc, #436]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053cc:	4313      	orrs	r3, r2
 80053ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00a      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053de:	4b68      	ldr	r3, [pc, #416]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ec:	4964      	ldr	r1, [pc, #400]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d028      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005400:	4b5f      	ldr	r3, [pc, #380]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005406:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800540e:	495c      	ldr	r1, [pc, #368]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005410:	4313      	orrs	r3, r2
 8005412:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800541a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800541e:	d106      	bne.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x332>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005420:	4b57      	ldr	r3, [pc, #348]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	4a56      	ldr	r2, [pc, #344]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005426:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800542a:	60d3      	str	r3, [r2, #12]
 800542c:	e011      	b.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x356>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005432:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005436:	d10c      	bne.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x356>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	3304      	adds	r3, #4
 800543c:	2101      	movs	r1, #1
 800543e:	4618      	mov	r0, r3
 8005440:	f000 f8a0 	bl	8005584 <RCCEx_PLLSAI1_Config>
 8005444:	4603      	mov	r3, r0
 8005446:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005448:	7cfb      	ldrb	r3, [r7, #19]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x356>
        {
          /* set overall return value */
          status = ret;
 800544e:	7cfb      	ldrb	r3, [r7, #19]
 8005450:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d028      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800545e:	4b48      	ldr	r3, [pc, #288]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005464:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800546c:	4944      	ldr	r1, [pc, #272]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800546e:	4313      	orrs	r3, r2
 8005470:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005478:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800547c:	d106      	bne.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x390>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800547e:	4b40      	ldr	r3, [pc, #256]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	4a3f      	ldr	r2, [pc, #252]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005484:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005488:	60d3      	str	r3, [r2, #12]
 800548a:	e011      	b.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005490:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005494:	d10c      	bne.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	3304      	adds	r3, #4
 800549a:	2101      	movs	r1, #1
 800549c:	4618      	mov	r0, r3
 800549e:	f000 f871 	bl	8005584 <RCCEx_PLLSAI1_Config>
 80054a2:	4603      	mov	r3, r0
 80054a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054a6:	7cfb      	ldrb	r3, [r7, #19]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d001      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 80054ac:	7cfb      	ldrb	r3, [r7, #19]
 80054ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d028      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80054bc:	4b30      	ldr	r3, [pc, #192]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80054be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054ca:	492d      	ldr	r1, [pc, #180]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054da:	d106      	bne.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054dc:	4b28      	ldr	r3, [pc, #160]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	4a27      	ldr	r2, [pc, #156]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80054e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054e6:	60d3      	str	r3, [r2, #12]
 80054e8:	e011      	b.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x412>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80054f2:	d10c      	bne.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	3304      	adds	r3, #4
 80054f8:	2101      	movs	r1, #1
 80054fa:	4618      	mov	r0, r3
 80054fc:	f000 f842 	bl	8005584 <RCCEx_PLLSAI1_Config>
 8005500:	4603      	mov	r3, r0
 8005502:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005504:	7cfb      	ldrb	r3, [r7, #19]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x412>
      {
        /* set overall return value */
        status = ret;
 800550a:	7cfb      	ldrb	r3, [r7, #19]
 800550c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d01c      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800551a:	4b19      	ldr	r3, [pc, #100]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800551c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005520:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005528:	4915      	ldr	r1, [pc, #84]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800552a:	4313      	orrs	r3, r2
 800552c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005534:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005538:	d10c      	bne.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	3304      	adds	r3, #4
 800553e:	2102      	movs	r1, #2
 8005540:	4618      	mov	r0, r3
 8005542:	f000 f81f 	bl	8005584 <RCCEx_PLLSAI1_Config>
 8005546:	4603      	mov	r3, r0
 8005548:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800554a:	7cfb      	ldrb	r3, [r7, #19]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x458>
      {
        /* set overall return value */
        status = ret;
 8005550:	7cfb      	ldrb	r3, [r7, #19]
 8005552:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00a      	beq.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x47a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005560:	4b07      	ldr	r3, [pc, #28]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005566:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800556e:	4904      	ldr	r1, [pc, #16]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8005570:	4313      	orrs	r3, r2
 8005572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005576:	7cbb      	ldrb	r3, [r7, #18]
}
 8005578:	4618      	mov	r0, r3
 800557a:	3718      	adds	r7, #24
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	40021000 	.word	0x40021000

08005584 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800558e:	2300      	movs	r3, #0
 8005590:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005592:	4b73      	ldr	r3, [pc, #460]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	f003 0303 	and.w	r3, r3, #3
 800559a:	2b00      	cmp	r3, #0
 800559c:	d018      	beq.n	80055d0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800559e:	4b70      	ldr	r3, [pc, #448]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f003 0203 	and.w	r2, r3, #3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d10d      	bne.n	80055ca <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
       ||
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d009      	beq.n	80055ca <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80055b6:	4b6a      	ldr	r3, [pc, #424]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	091b      	lsrs	r3, r3, #4
 80055bc:	f003 0307 	and.w	r3, r3, #7
 80055c0:	1c5a      	adds	r2, r3, #1
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
       ||
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d044      	beq.n	8005654 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	73fb      	strb	r3, [r7, #15]
 80055ce:	e041      	b.n	8005654 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d00c      	beq.n	80055f2 <RCCEx_PLLSAI1_Config+0x6e>
 80055d8:	2b03      	cmp	r3, #3
 80055da:	d013      	beq.n	8005604 <RCCEx_PLLSAI1_Config+0x80>
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d120      	bne.n	8005622 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055e0:	4b5f      	ldr	r3, [pc, #380]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d11d      	bne.n	8005628 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055f0:	e01a      	b.n	8005628 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055f2:	4b5b      	ldr	r3, [pc, #364]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d116      	bne.n	800562c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005602:	e013      	b.n	800562c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005604:	4b56      	ldr	r3, [pc, #344]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d10f      	bne.n	8005630 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005610:	4b53      	ldr	r3, [pc, #332]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d109      	bne.n	8005630 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005620:	e006      	b.n	8005630 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	73fb      	strb	r3, [r7, #15]
      break;
 8005626:	e004      	b.n	8005632 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005628:	bf00      	nop
 800562a:	e002      	b.n	8005632 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800562c:	bf00      	nop
 800562e:	e000      	b.n	8005632 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005630:	bf00      	nop
    }

    if(status == HAL_OK)
 8005632:	7bfb      	ldrb	r3, [r7, #15]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10d      	bne.n	8005654 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005638:	4b49      	ldr	r3, [pc, #292]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6819      	ldr	r1, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	3b01      	subs	r3, #1
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	430b      	orrs	r3, r1
 800564e:	4944      	ldr	r1, [pc, #272]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005650:	4313      	orrs	r3, r2
 8005652:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005654:	7bfb      	ldrb	r3, [r7, #15]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d17c      	bne.n	8005754 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800565a:	4b41      	ldr	r3, [pc, #260]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a40      	ldr	r2, [pc, #256]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005660:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005664:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005666:	f7fc ff7d 	bl	8002564 <HAL_GetTick>
 800566a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800566c:	e009      	b.n	8005682 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800566e:	f7fc ff79 	bl	8002564 <HAL_GetTick>
 8005672:	4602      	mov	r2, r0
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	2b02      	cmp	r3, #2
 800567a:	d902      	bls.n	8005682 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800567c:	2303      	movs	r3, #3
 800567e:	73fb      	strb	r3, [r7, #15]
        break;
 8005680:	e005      	b.n	800568e <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005682:	4b37      	ldr	r3, [pc, #220]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1ef      	bne.n	800566e <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800568e:	7bfb      	ldrb	r3, [r7, #15]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d15f      	bne.n	8005754 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d110      	bne.n	80056bc <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800569a:	4b31      	ldr	r3, [pc, #196]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80056a2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	6892      	ldr	r2, [r2, #8]
 80056aa:	0211      	lsls	r1, r2, #8
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	68d2      	ldr	r2, [r2, #12]
 80056b0:	06d2      	lsls	r2, r2, #27
 80056b2:	430a      	orrs	r2, r1
 80056b4:	492a      	ldr	r1, [pc, #168]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	610b      	str	r3, [r1, #16]
 80056ba:	e027      	b.n	800570c <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d112      	bne.n	80056e8 <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056c2:	4b27      	ldr	r3, [pc, #156]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80056ca:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	6892      	ldr	r2, [r2, #8]
 80056d2:	0211      	lsls	r1, r2, #8
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	6912      	ldr	r2, [r2, #16]
 80056d8:	0852      	lsrs	r2, r2, #1
 80056da:	3a01      	subs	r2, #1
 80056dc:	0552      	lsls	r2, r2, #21
 80056de:	430a      	orrs	r2, r1
 80056e0:	491f      	ldr	r1, [pc, #124]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	610b      	str	r3, [r1, #16]
 80056e6:	e011      	b.n	800570c <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056e8:	4b1d      	ldr	r3, [pc, #116]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80056f0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6892      	ldr	r2, [r2, #8]
 80056f8:	0211      	lsls	r1, r2, #8
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	6952      	ldr	r2, [r2, #20]
 80056fe:	0852      	lsrs	r2, r2, #1
 8005700:	3a01      	subs	r2, #1
 8005702:	0652      	lsls	r2, r2, #25
 8005704:	430a      	orrs	r2, r1
 8005706:	4916      	ldr	r1, [pc, #88]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005708:	4313      	orrs	r3, r2
 800570a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800570c:	4b14      	ldr	r3, [pc, #80]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a13      	ldr	r2, [pc, #76]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005712:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005716:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005718:	f7fc ff24 	bl	8002564 <HAL_GetTick>
 800571c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800571e:	e009      	b.n	8005734 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005720:	f7fc ff20 	bl	8002564 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	2b02      	cmp	r3, #2
 800572c:	d902      	bls.n	8005734 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	73fb      	strb	r3, [r7, #15]
          break;
 8005732:	e005      	b.n	8005740 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005734:	4b0a      	ldr	r3, [pc, #40]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d0ef      	beq.n	8005720 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 8005740:	7bfb      	ldrb	r3, [r7, #15]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d106      	bne.n	8005754 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005746:	4b06      	ldr	r3, [pc, #24]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005748:	691a      	ldr	r2, [r3, #16]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	4904      	ldr	r1, [pc, #16]	; (8005760 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005750:	4313      	orrs	r3, r2
 8005752:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005754:	7bfb      	ldrb	r3, [r7, #15]
}
 8005756:	4618      	mov	r0, r3
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	40021000 	.word	0x40021000

08005764 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e07c      	b.n	8005870 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	d106      	bne.n	8005796 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f7fb fc35 	bl	8001000 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2202      	movs	r2, #2
 800579a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057ac:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057b6:	d902      	bls.n	80057be <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80057b8:	2300      	movs	r3, #0
 80057ba:	60fb      	str	r3, [r7, #12]
 80057bc:	e002      	b.n	80057c4 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80057be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057c2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80057cc:	d007      	beq.n	80057de <HAL_SPI_Init+0x7a>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057d6:	d002      	beq.n	80057de <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d10b      	bne.n	80057fe <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057ee:	d903      	bls.n	80057f8 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	631a      	str	r2, [r3, #48]	; 0x30
 80057f6:	e002      	b.n	80057fe <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685a      	ldr	r2, [r3, #4]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	431a      	orrs	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	431a      	orrs	r2, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	431a      	orrs	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800581c:	431a      	orrs	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	431a      	orrs	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	ea42 0103 	orr.w	r1, r2, r3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	0c1b      	lsrs	r3, r3, #16
 800583e:	f003 0204 	and.w	r2, r3, #4
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005846:	431a      	orrs	r2, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800584c:	431a      	orrs	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	ea42 0103 	orr.w	r1, r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	430a      	orrs	r2, r1
 800585e:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	603b      	str	r3, [r7, #0]
 8005884:	4613      	mov	r3, r2
 8005886:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005888:	2300      	movs	r3, #0
 800588a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005892:	2b01      	cmp	r3, #1
 8005894:	d101      	bne.n	800589a <HAL_SPI_Transmit+0x22>
 8005896:	2302      	movs	r3, #2
 8005898:	e150      	b.n	8005b3c <HAL_SPI_Transmit+0x2c4>
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2201      	movs	r2, #1
 800589e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058a2:	f7fc fe5f 	bl	8002564 <HAL_GetTick>
 80058a6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80058a8:	88fb      	ldrh	r3, [r7, #6]
 80058aa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d002      	beq.n	80058be <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80058b8:	2302      	movs	r3, #2
 80058ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058bc:	e135      	b.n	8005b2a <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d002      	beq.n	80058ca <HAL_SPI_Transmit+0x52>
 80058c4:	88fb      	ldrh	r3, [r7, #6]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d102      	bne.n	80058d0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058ce:	e12c      	b.n	8005b2a <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2203      	movs	r2, #3
 80058d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	68ba      	ldr	r2, [r7, #8]
 80058e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	88fa      	ldrh	r2, [r7, #6]
 80058e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	88fa      	ldrh	r2, [r7, #6]
 80058ee:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800591a:	d107      	bne.n	800592c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800592a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005936:	2b40      	cmp	r3, #64	; 0x40
 8005938:	d007      	beq.n	800594a <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005948:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005952:	d94b      	bls.n	80059ec <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d002      	beq.n	8005962 <HAL_SPI_Transmit+0xea>
 800595c:	8afb      	ldrh	r3, [r7, #22]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d13e      	bne.n	80059e0 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005966:	881a      	ldrh	r2, [r3, #0]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005972:	1c9a      	adds	r2, r3, #2
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800597c:	b29b      	uxth	r3, r3
 800597e:	3b01      	subs	r3, #1
 8005980:	b29a      	uxth	r2, r3
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005986:	e02b      	b.n	80059e0 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b02      	cmp	r3, #2
 8005994:	d112      	bne.n	80059bc <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599a:	881a      	ldrh	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a6:	1c9a      	adds	r2, r3, #2
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	3b01      	subs	r3, #1
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059ba:	e011      	b.n	80059e0 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059bc:	f7fc fdd2 	bl	8002564 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	683a      	ldr	r2, [r7, #0]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d803      	bhi.n	80059d4 <HAL_SPI_Transmit+0x15c>
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d2:	d102      	bne.n	80059da <HAL_SPI_Transmit+0x162>
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d102      	bne.n	80059e0 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80059de:	e0a4      	b.n	8005b2a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1ce      	bne.n	8005988 <HAL_SPI_Transmit+0x110>
 80059ea:	e07c      	b.n	8005ae6 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d002      	beq.n	80059fa <HAL_SPI_Transmit+0x182>
 80059f4:	8afb      	ldrh	r3, [r7, #22]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d170      	bne.n	8005adc <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d912      	bls.n	8005a2a <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a08:	881a      	ldrh	r2, [r3, #0]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a14:	1c9a      	adds	r2, r3, #2
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	3b02      	subs	r3, #2
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a28:	e058      	b.n	8005adc <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	330c      	adds	r3, #12
 8005a34:	7812      	ldrb	r2, [r2, #0]
 8005a36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a3c:	1c5a      	adds	r2, r3, #1
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005a50:	e044      	b.n	8005adc <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d12b      	bne.n	8005ab8 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d912      	bls.n	8005a90 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6e:	881a      	ldrh	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7a:	1c9a      	adds	r2, r3, #2
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	3b02      	subs	r3, #2
 8005a88:	b29a      	uxth	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a8e:	e025      	b.n	8005adc <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	330c      	adds	r3, #12
 8005a9a:	7812      	ldrb	r2, [r2, #0]
 8005a9c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa2:	1c5a      	adds	r2, r3, #1
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ab6:	e011      	b.n	8005adc <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ab8:	f7fc fd54 	bl	8002564 <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	683a      	ldr	r2, [r7, #0]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d803      	bhi.n	8005ad0 <HAL_SPI_Transmit+0x258>
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ace:	d102      	bne.n	8005ad6 <HAL_SPI_Transmit+0x25e>
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d102      	bne.n	8005adc <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ada:	e026      	b.n	8005b2a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1b5      	bne.n	8005a52 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ae6:	69ba      	ldr	r2, [r7, #24]
 8005ae8:	6839      	ldr	r1, [r7, #0]
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f000 fdb4 	bl	8006658 <SPI_EndRxTxTransaction>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d002      	beq.n	8005afc <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2220      	movs	r2, #32
 8005afa:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d10a      	bne.n	8005b1a <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b04:	2300      	movs	r3, #0
 8005b06:	613b      	str	r3, [r7, #16]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	613b      	str	r3, [r7, #16]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	613b      	str	r3, [r7, #16]
 8005b18:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d002      	beq.n	8005b28 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	77fb      	strb	r3, [r7, #31]
 8005b26:	e000      	b.n	8005b2a <HAL_SPI_Transmit+0x2b2>
  }

error:
 8005b28:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005b3a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3720      	adds	r7, #32
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af02      	add	r7, sp, #8
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	603b      	str	r3, [r7, #0]
 8005b50:	4613      	mov	r3, r2
 8005b52:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b54:	2300      	movs	r3, #0
 8005b56:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b60:	d112      	bne.n	8005b88 <HAL_SPI_Receive+0x44>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d10e      	bne.n	8005b88 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2204      	movs	r2, #4
 8005b6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005b72:	88fa      	ldrh	r2, [r7, #6]
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	9300      	str	r3, [sp, #0]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	68b9      	ldr	r1, [r7, #8]
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f000 f908 	bl	8005d94 <HAL_SPI_TransmitReceive>
 8005b84:	4603      	mov	r3, r0
 8005b86:	e101      	b.n	8005d8c <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d101      	bne.n	8005b96 <HAL_SPI_Receive+0x52>
 8005b92:	2302      	movs	r3, #2
 8005b94:	e0fa      	b.n	8005d8c <HAL_SPI_Receive+0x248>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b9e:	f7fc fce1 	bl	8002564 <HAL_GetTick>
 8005ba2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d002      	beq.n	8005bb6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005bb4:	e0e1      	b.n	8005d7a <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <HAL_SPI_Receive+0x7e>
 8005bbc:	88fb      	ldrh	r3, [r7, #6]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d102      	bne.n	8005bc8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005bc6:	e0d8      	b.n	8005d7a <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2204      	movs	r2, #4
 8005bcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	88fa      	ldrh	r2, [r7, #6]
 8005be0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	88fa      	ldrh	r2, [r7, #6]
 8005be8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c12:	d908      	bls.n	8005c26 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	685a      	ldr	r2, [r3, #4]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005c22:	605a      	str	r2, [r3, #4]
 8005c24:	e007      	b.n	8005c36 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685a      	ldr	r2, [r3, #4]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c34:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c3e:	d107      	bne.n	8005c50 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005c4e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c5a:	2b40      	cmp	r3, #64	; 0x40
 8005c5c:	d007      	beq.n	8005c6e <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c6c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c76:	d867      	bhi.n	8005d48 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005c78:	e030      	b.n	8005cdc <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	f003 0301 	and.w	r3, r3, #1
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d117      	bne.n	8005cb8 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f103 020c 	add.w	r2, r3, #12
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c94:	7812      	ldrb	r2, [r2, #0]
 8005c96:	b2d2      	uxtb	r2, r2
 8005c98:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9e:	1c5a      	adds	r2, r3, #1
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	3b01      	subs	r3, #1
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005cb6:	e011      	b.n	8005cdc <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cb8:	f7fc fc54 	bl	8002564 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d803      	bhi.n	8005cd0 <HAL_SPI_Receive+0x18c>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cce:	d102      	bne.n	8005cd6 <HAL_SPI_Receive+0x192>
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d102      	bne.n	8005cdc <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005cda:	e04e      	b.n	8005d7a <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1c8      	bne.n	8005c7a <HAL_SPI_Receive+0x136>
 8005ce8:	e034      	b.n	8005d54 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	f003 0301 	and.w	r3, r3, #1
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d115      	bne.n	8005d24 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68da      	ldr	r2, [r3, #12]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d02:	b292      	uxth	r2, r2
 8005d04:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0a:	1c9a      	adds	r2, r3, #2
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005d22:	e011      	b.n	8005d48 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d24:	f7fc fc1e 	bl	8002564 <HAL_GetTick>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	683a      	ldr	r2, [r7, #0]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d803      	bhi.n	8005d3c <HAL_SPI_Receive+0x1f8>
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3a:	d102      	bne.n	8005d42 <HAL_SPI_Receive+0x1fe>
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d102      	bne.n	8005d48 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005d46:	e018      	b.n	8005d7a <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1ca      	bne.n	8005cea <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	6839      	ldr	r1, [r7, #0]
 8005d58:	68f8      	ldr	r0, [r7, #12]
 8005d5a:	f000 fc25 	bl	80065a8 <SPI_EndRxTransaction>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d002      	beq.n	8005d6a <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2220      	movs	r2, #32
 8005d68:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d002      	beq.n	8005d78 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	75fb      	strb	r3, [r7, #23]
 8005d76:	e000      	b.n	8005d7a <HAL_SPI_Receive+0x236>
  }

error :
 8005d78:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3718      	adds	r7, #24
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b08a      	sub	sp, #40	; 0x28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
 8005da0:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005da2:	2301      	movs	r3, #1
 8005da4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005da6:	2300      	movs	r3, #0
 8005da8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d101      	bne.n	8005dba <HAL_SPI_TransmitReceive+0x26>
 8005db6:	2302      	movs	r3, #2
 8005db8:	e1fb      	b.n	80061b2 <HAL_SPI_TransmitReceive+0x41e>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dc2:	f7fc fbcf 	bl	8002564 <HAL_GetTick>
 8005dc6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005dce:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005dd6:	887b      	ldrh	r3, [r7, #2]
 8005dd8:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005dda:	887b      	ldrh	r3, [r7, #2]
 8005ddc:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005dde:	7efb      	ldrb	r3, [r7, #27]
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d00e      	beq.n	8005e02 <HAL_SPI_TransmitReceive+0x6e>
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dea:	d106      	bne.n	8005dfa <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d102      	bne.n	8005dfa <HAL_SPI_TransmitReceive+0x66>
 8005df4:	7efb      	ldrb	r3, [r7, #27]
 8005df6:	2b04      	cmp	r3, #4
 8005df8:	d003      	beq.n	8005e02 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005e00:	e1cd      	b.n	800619e <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d005      	beq.n	8005e14 <HAL_SPI_TransmitReceive+0x80>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d002      	beq.n	8005e14 <HAL_SPI_TransmitReceive+0x80>
 8005e0e:	887b      	ldrh	r3, [r7, #2]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d103      	bne.n	8005e1c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005e1a:	e1c0      	b.n	800619e <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	2b04      	cmp	r3, #4
 8005e26:	d003      	beq.n	8005e30 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2205      	movs	r2, #5
 8005e2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2200      	movs	r2, #0
 8005e34:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	887a      	ldrh	r2, [r7, #2]
 8005e40:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	887a      	ldrh	r2, [r7, #2]
 8005e48:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	887a      	ldrh	r2, [r7, #2]
 8005e56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	887a      	ldrh	r2, [r7, #2]
 8005e5c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e72:	d802      	bhi.n	8005e7a <HAL_SPI_TransmitReceive+0xe6>
 8005e74:	8a3b      	ldrh	r3, [r7, #16]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d908      	bls.n	8005e8c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005e88:	605a      	str	r2, [r3, #4]
 8005e8a:	e007      	b.n	8005e9c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	685a      	ldr	r2, [r3, #4]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e9a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea6:	2b40      	cmp	r3, #64	; 0x40
 8005ea8:	d007      	beq.n	8005eba <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005eb8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ec2:	d97c      	bls.n	8005fbe <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d002      	beq.n	8005ed2 <HAL_SPI_TransmitReceive+0x13e>
 8005ecc:	8a7b      	ldrh	r3, [r7, #18]
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d169      	bne.n	8005fa6 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ed6:	881a      	ldrh	r2, [r3, #0]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee2:	1c9a      	adds	r2, r3, #2
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ef6:	e056      	b.n	8005fa6 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b02      	cmp	r3, #2
 8005f04:	d11b      	bne.n	8005f3e <HAL_SPI_TransmitReceive+0x1aa>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d016      	beq.n	8005f3e <HAL_SPI_TransmitReceive+0x1aa>
 8005f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d113      	bne.n	8005f3e <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1a:	881a      	ldrh	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f26:	1c9a      	adds	r2, r3, #2
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	3b01      	subs	r3, #1
 8005f34:	b29a      	uxth	r2, r3
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f003 0301 	and.w	r3, r3, #1
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d11c      	bne.n	8005f86 <HAL_SPI_TransmitReceive+0x1f2>
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d016      	beq.n	8005f86 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68da      	ldr	r2, [r3, #12]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f62:	b292      	uxth	r2, r2
 8005f64:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6a:	1c9a      	adds	r2, r3, #2
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f82:	2301      	movs	r3, #1
 8005f84:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005f86:	f7fc faed 	bl	8002564 <HAL_GetTick>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d807      	bhi.n	8005fa6 <HAL_SPI_TransmitReceive+0x212>
 8005f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f9c:	d003      	beq.n	8005fa6 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005fa4:	e0fb      	b.n	800619e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1a3      	bne.n	8005ef8 <HAL_SPI_TransmitReceive+0x164>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d19d      	bne.n	8005ef8 <HAL_SPI_TransmitReceive+0x164>
 8005fbc:	e0df      	b.n	800617e <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_SPI_TransmitReceive+0x23a>
 8005fc6:	8a7b      	ldrh	r3, [r7, #18]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	f040 80cb 	bne.w	8006164 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d912      	bls.n	8005ffe <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fdc:	881a      	ldrh	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe8:	1c9a      	adds	r2, r3, #2
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	3b02      	subs	r3, #2
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ffc:	e0b2      	b.n	8006164 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	330c      	adds	r3, #12
 8006008:	7812      	ldrb	r2, [r2, #0]
 800600a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006010:	1c5a      	adds	r2, r3, #1
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800601a:	b29b      	uxth	r3, r3
 800601c:	3b01      	subs	r3, #1
 800601e:	b29a      	uxth	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006024:	e09e      	b.n	8006164 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f003 0302 	and.w	r3, r3, #2
 8006030:	2b02      	cmp	r3, #2
 8006032:	d134      	bne.n	800609e <HAL_SPI_TransmitReceive+0x30a>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006038:	b29b      	uxth	r3, r3
 800603a:	2b00      	cmp	r3, #0
 800603c:	d02f      	beq.n	800609e <HAL_SPI_TransmitReceive+0x30a>
 800603e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006040:	2b01      	cmp	r3, #1
 8006042:	d12c      	bne.n	800609e <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006048:	b29b      	uxth	r3, r3
 800604a:	2b01      	cmp	r3, #1
 800604c:	d912      	bls.n	8006074 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006052:	881a      	ldrh	r2, [r3, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605e:	1c9a      	adds	r2, r3, #2
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006068:	b29b      	uxth	r3, r3
 800606a:	3b02      	subs	r3, #2
 800606c:	b29a      	uxth	r2, r3
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006072:	e012      	b.n	800609a <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	330c      	adds	r3, #12
 800607e:	7812      	ldrb	r2, [r2, #0]
 8006080:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006086:	1c5a      	adds	r2, r3, #1
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006090:	b29b      	uxth	r3, r3
 8006092:	3b01      	subs	r3, #1
 8006094:	b29a      	uxth	r2, r3
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800609a:	2300      	movs	r3, #0
 800609c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d148      	bne.n	800613e <HAL_SPI_TransmitReceive+0x3aa>
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d042      	beq.n	800613e <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80060be:	b29b      	uxth	r3, r3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d923      	bls.n	800610c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68da      	ldr	r2, [r3, #12]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ce:	b292      	uxth	r2, r2
 80060d0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d6:	1c9a      	adds	r2, r3, #2
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	3b02      	subs	r3, #2
 80060e6:	b29a      	uxth	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d81f      	bhi.n	800613a <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006108:	605a      	str	r2, [r3, #4]
 800610a:	e016      	b.n	800613a <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f103 020c 	add.w	r2, r3, #12
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006118:	7812      	ldrb	r2, [r2, #0]
 800611a:	b2d2      	uxtb	r2, r2
 800611c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006122:	1c5a      	adds	r2, r3, #1
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800612e:	b29b      	uxth	r3, r3
 8006130:	3b01      	subs	r3, #1
 8006132:	b29a      	uxth	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800613a:	2301      	movs	r3, #1
 800613c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800613e:	f7fc fa11 	bl	8002564 <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800614a:	429a      	cmp	r2, r3
 800614c:	d803      	bhi.n	8006156 <HAL_SPI_TransmitReceive+0x3c2>
 800614e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006154:	d102      	bne.n	800615c <HAL_SPI_TransmitReceive+0x3c8>
 8006156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006158:	2b00      	cmp	r3, #0
 800615a:	d103      	bne.n	8006164 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800615c:	2303      	movs	r3, #3
 800615e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006162:	e01c      	b.n	800619e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006168:	b29b      	uxth	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	f47f af5b 	bne.w	8006026 <HAL_SPI_TransmitReceive+0x292>
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006176:	b29b      	uxth	r3, r3
 8006178:	2b00      	cmp	r3, #0
 800617a:	f47f af54 	bne.w	8006026 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800617e:	69fa      	ldr	r2, [r7, #28]
 8006180:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006182:	68f8      	ldr	r0, [r7, #12]
 8006184:	f000 fa68 	bl	8006658 <SPI_EndRxTxTransaction>
 8006188:	4603      	mov	r3, r0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d006      	beq.n	800619c <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2220      	movs	r2, #32
 8006198:	661a      	str	r2, [r3, #96]	; 0x60
 800619a:	e000      	b.n	800619e <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800619c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80061ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3728      	adds	r7, #40	; 0x28
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
	...

080061bc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b088      	sub	sp, #32
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	099b      	lsrs	r3, r3, #6
 80061d8:	f003 0301 	and.w	r3, r3, #1
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d10f      	bne.n	8006200 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00a      	beq.n	8006200 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	099b      	lsrs	r3, r3, #6
 80061ee:	f003 0301 	and.w	r3, r3, #1
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d004      	beq.n	8006200 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	4798      	blx	r3
    return;
 80061fe:	e0d8      	b.n	80063b2 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006200:	69bb      	ldr	r3, [r7, #24]
 8006202:	085b      	lsrs	r3, r3, #1
 8006204:	f003 0301 	and.w	r3, r3, #1
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00a      	beq.n	8006222 <HAL_SPI_IRQHandler+0x66>
 800620c:	69fb      	ldr	r3, [r7, #28]
 800620e:	09db      	lsrs	r3, r3, #7
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b00      	cmp	r3, #0
 8006216:	d004      	beq.n	8006222 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	4798      	blx	r3
    return;
 8006220:	e0c7      	b.n	80063b2 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	095b      	lsrs	r3, r3, #5
 8006226:	f003 0301 	and.w	r3, r3, #1
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10c      	bne.n	8006248 <HAL_SPI_IRQHandler+0x8c>
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	099b      	lsrs	r3, r3, #6
 8006232:	f003 0301 	and.w	r3, r3, #1
 8006236:	2b00      	cmp	r3, #0
 8006238:	d106      	bne.n	8006248 <HAL_SPI_IRQHandler+0x8c>
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	0a1b      	lsrs	r3, r3, #8
 800623e:	f003 0301 	and.w	r3, r3, #1
 8006242:	2b00      	cmp	r3, #0
 8006244:	f000 80b5 	beq.w	80063b2 <HAL_SPI_IRQHandler+0x1f6>
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	095b      	lsrs	r3, r3, #5
 800624c:	f003 0301 	and.w	r3, r3, #1
 8006250:	2b00      	cmp	r3, #0
 8006252:	f000 80ae 	beq.w	80063b2 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	099b      	lsrs	r3, r3, #6
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d023      	beq.n	80062aa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b03      	cmp	r3, #3
 800626c:	d011      	beq.n	8006292 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006272:	f043 0204 	orr.w	r2, r3, #4
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800627a:	2300      	movs	r3, #0
 800627c:	617b      	str	r3, [r7, #20]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	617b      	str	r3, [r7, #20]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	617b      	str	r3, [r7, #20]
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	e00b      	b.n	80062aa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006292:	2300      	movs	r3, #0
 8006294:	613b      	str	r3, [r7, #16]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	613b      	str	r3, [r7, #16]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	613b      	str	r3, [r7, #16]
 80062a6:	693b      	ldr	r3, [r7, #16]
        return;
 80062a8:	e083      	b.n	80063b2 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	095b      	lsrs	r3, r3, #5
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d014      	beq.n	80062e0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062ba:	f043 0201 	orr.w	r2, r3, #1
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80062c2:	2300      	movs	r3, #0
 80062c4:	60fb      	str	r3, [r7, #12]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	60fb      	str	r3, [r7, #12]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062dc:	601a      	str	r2, [r3, #0]
 80062de:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	0a1b      	lsrs	r3, r3, #8
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00c      	beq.n	8006306 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062f0:	f043 0208 	orr.w	r2, r3, #8
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80062f8:	2300      	movs	r3, #0
 80062fa:	60bb      	str	r3, [r7, #8]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	60bb      	str	r3, [r7, #8]
 8006304:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800630a:	2b00      	cmp	r3, #0
 800630c:	d050      	beq.n	80063b0 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800631c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	f003 0302 	and.w	r3, r3, #2
 800632c:	2b00      	cmp	r3, #0
 800632e:	d104      	bne.n	800633a <HAL_SPI_IRQHandler+0x17e>
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b00      	cmp	r3, #0
 8006338:	d034      	beq.n	80063a4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f022 0203 	bic.w	r2, r2, #3
 8006348:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800634e:	2b00      	cmp	r3, #0
 8006350:	d011      	beq.n	8006376 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006356:	4a18      	ldr	r2, [pc, #96]	; (80063b8 <HAL_SPI_IRQHandler+0x1fc>)
 8006358:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800635e:	4618      	mov	r0, r3
 8006360:	f7fc fa10 	bl	8002784 <HAL_DMA_Abort_IT>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d005      	beq.n	8006376 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800636e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800637a:	2b00      	cmp	r3, #0
 800637c:	d016      	beq.n	80063ac <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006382:	4a0d      	ldr	r2, [pc, #52]	; (80063b8 <HAL_SPI_IRQHandler+0x1fc>)
 8006384:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800638a:	4618      	mov	r0, r3
 800638c:	f7fc f9fa 	bl	8002784 <HAL_DMA_Abort_IT>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00a      	beq.n	80063ac <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800639a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80063a2:	e003      	b.n	80063ac <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f000 f809 	bl	80063bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80063aa:	e000      	b.n	80063ae <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80063ac:	bf00      	nop
    return;
 80063ae:	bf00      	nop
 80063b0:	bf00      	nop
  }
}
 80063b2:	3720      	adds	r7, #32
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	080063d1 	.word	0x080063d1

080063bc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063dc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f7ff ffe5 	bl	80063bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80063f2:	bf00      	nop
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b084      	sub	sp, #16
 80063fe:	af00      	add	r7, sp, #0
 8006400:	60f8      	str	r0, [r7, #12]
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	603b      	str	r3, [r7, #0]
 8006406:	4613      	mov	r3, r2
 8006408:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800640a:	e04c      	b.n	80064a6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006412:	d048      	beq.n	80064a6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006414:	f7fc f8a6 	bl	8002564 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	69bb      	ldr	r3, [r7, #24]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	683a      	ldr	r2, [r7, #0]
 8006420:	429a      	cmp	r2, r3
 8006422:	d902      	bls.n	800642a <SPI_WaitFlagStateUntilTimeout+0x30>
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d13d      	bne.n	80064a6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	685a      	ldr	r2, [r3, #4]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006438:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006442:	d111      	bne.n	8006468 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800644c:	d004      	beq.n	8006458 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006456:	d107      	bne.n	8006468 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006466:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800646c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006470:	d10f      	bne.n	8006492 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006490:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e00f      	b.n	80064c6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	689a      	ldr	r2, [r3, #8]
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	4013      	ands	r3, r2
 80064b0:	68ba      	ldr	r2, [r7, #8]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	bf0c      	ite	eq
 80064b6:	2301      	moveq	r3, #1
 80064b8:	2300      	movne	r3, #0
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	461a      	mov	r2, r3
 80064be:	79fb      	ldrb	r3, [r7, #7]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d1a3      	bne.n	800640c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3710      	adds	r7, #16
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b084      	sub	sp, #16
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	60f8      	str	r0, [r7, #12]
 80064d6:	60b9      	str	r1, [r7, #8]
 80064d8:	607a      	str	r2, [r7, #4]
 80064da:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80064dc:	e057      	b.n	800658e <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80064e4:	d106      	bne.n	80064f4 <SPI_WaitFifoStateUntilTimeout+0x26>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d103      	bne.n	80064f4 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	330c      	adds	r3, #12
 80064f2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064fa:	d048      	beq.n	800658e <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80064fc:	f7fc f832 	bl	8002564 <HAL_GetTick>
 8006500:	4602      	mov	r2, r0
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	1ad3      	subs	r3, r2, r3
 8006506:	683a      	ldr	r2, [r7, #0]
 8006508:	429a      	cmp	r2, r3
 800650a:	d902      	bls.n	8006512 <SPI_WaitFifoStateUntilTimeout+0x44>
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d13d      	bne.n	800658e <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	685a      	ldr	r2, [r3, #4]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006520:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800652a:	d111      	bne.n	8006550 <SPI_WaitFifoStateUntilTimeout+0x82>
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006534:	d004      	beq.n	8006540 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800653e:	d107      	bne.n	8006550 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800654e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006554:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006558:	d10f      	bne.n	800657a <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006568:	601a      	str	r2, [r3, #0]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006578:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2201      	movs	r2, #1
 800657e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800658a:	2303      	movs	r3, #3
 800658c:	e008      	b.n	80065a0 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	689a      	ldr	r2, [r3, #8]
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	4013      	ands	r3, r2
 8006598:	687a      	ldr	r2, [r7, #4]
 800659a:	429a      	cmp	r2, r3
 800659c:	d19f      	bne.n	80064de <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800659e:	2300      	movs	r3, #0
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3710      	adds	r7, #16
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af02      	add	r7, sp, #8
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065bc:	d111      	bne.n	80065e2 <SPI_EndRxTransaction+0x3a>
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065c6:	d004      	beq.n	80065d2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065d0:	d107      	bne.n	80065e2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065e0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	9300      	str	r3, [sp, #0]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	2200      	movs	r2, #0
 80065ea:	2180      	movs	r1, #128	; 0x80
 80065ec:	68f8      	ldr	r0, [r7, #12]
 80065ee:	f7ff ff04 	bl	80063fa <SPI_WaitFlagStateUntilTimeout>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d007      	beq.n	8006608 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065fc:	f043 0220 	orr.w	r2, r3, #32
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006604:	2303      	movs	r3, #3
 8006606:	e023      	b.n	8006650 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006610:	d11d      	bne.n	800664e <SPI_EndRxTransaction+0xa6>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800661a:	d004      	beq.n	8006626 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006624:	d113      	bne.n	800664e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2200      	movs	r2, #0
 800662e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f7ff ff4b 	bl	80064ce <SPI_WaitFifoStateUntilTimeout>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d007      	beq.n	800664e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006642:	f043 0220 	orr.w	r2, r3, #32
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e000      	b.n	8006650 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af02      	add	r7, sp, #8
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	9300      	str	r3, [sp, #0]
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	2200      	movs	r2, #0
 800666c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006670:	68f8      	ldr	r0, [r7, #12]
 8006672:	f7ff ff2c 	bl	80064ce <SPI_WaitFifoStateUntilTimeout>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d007      	beq.n	800668c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006680:	f043 0220 	orr.w	r2, r3, #32
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	e027      	b.n	80066dc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	2200      	movs	r2, #0
 8006694:	2180      	movs	r1, #128	; 0x80
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f7ff feaf 	bl	80063fa <SPI_WaitFlagStateUntilTimeout>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d007      	beq.n	80066b2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066a6:	f043 0220 	orr.w	r2, r3, #32
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e014      	b.n	80066dc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f7ff ff05 	bl	80064ce <SPI_WaitFifoStateUntilTimeout>
 80066c4:	4603      	mov	r3, r0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d007      	beq.n	80066da <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066ce:	f043 0220 	orr.w	r2, r3, #32
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e000      	b.n	80066dc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3710      	adds	r7, #16
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d101      	bne.n	80066f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e01d      	b.n	8006732 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d106      	bne.n	8006710 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f815 	bl	800673a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2202      	movs	r2, #2
 8006714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	3304      	adds	r3, #4
 8006720:	4619      	mov	r1, r3
 8006722:	4610      	mov	r0, r2
 8006724:	f000 f986 	bl	8006a34 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006730:	2300      	movs	r3, #0
}
 8006732:	4618      	mov	r0, r3
 8006734:	3708      	adds	r7, #8
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}

0800673a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800673a:	b480      	push	{r7}
 800673c:	b083      	sub	sp, #12
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006742:	bf00      	nop
 8006744:	370c      	adds	r7, #12
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr
	...

08006750 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006750:	b480      	push	{r7}
 8006752:	b085      	sub	sp, #20
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68da      	ldr	r2, [r3, #12]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f042 0201 	orr.w	r2, r2, #1
 8006766:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	689a      	ldr	r2, [r3, #8]
 800676e:	4b0c      	ldr	r3, [pc, #48]	; (80067a0 <HAL_TIM_Base_Start_IT+0x50>)
 8006770:	4013      	ands	r3, r2
 8006772:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2b06      	cmp	r3, #6
 8006778:	d00b      	beq.n	8006792 <HAL_TIM_Base_Start_IT+0x42>
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006780:	d007      	beq.n	8006792 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f042 0201 	orr.w	r2, r2, #1
 8006790:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006792:	2300      	movs	r3, #0
}
 8006794:	4618      	mov	r0, r3
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr
 80067a0:	00010007 	.word	0x00010007

080067a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b082      	sub	sp, #8
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	f003 0302 	and.w	r3, r3, #2
 80067b6:	2b02      	cmp	r3, #2
 80067b8:	d122      	bne.n	8006800 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	f003 0302 	and.w	r3, r3, #2
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d11b      	bne.n	8006800 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f06f 0202 	mvn.w	r2, #2
 80067d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2201      	movs	r2, #1
 80067d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	699b      	ldr	r3, [r3, #24]
 80067de:	f003 0303 	and.w	r3, r3, #3
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d003      	beq.n	80067ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f905 	bl	80069f6 <HAL_TIM_IC_CaptureCallback>
 80067ec:	e005      	b.n	80067fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f8f7 	bl	80069e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 f908 	bl	8006a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	f003 0304 	and.w	r3, r3, #4
 800680a:	2b04      	cmp	r3, #4
 800680c:	d122      	bne.n	8006854 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	f003 0304 	and.w	r3, r3, #4
 8006818:	2b04      	cmp	r3, #4
 800681a:	d11b      	bne.n	8006854 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f06f 0204 	mvn.w	r2, #4
 8006824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2202      	movs	r2, #2
 800682a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	699b      	ldr	r3, [r3, #24]
 8006832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006836:	2b00      	cmp	r3, #0
 8006838:	d003      	beq.n	8006842 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 f8db 	bl	80069f6 <HAL_TIM_IC_CaptureCallback>
 8006840:	e005      	b.n	800684e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f8cd 	bl	80069e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 f8de 	bl	8006a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	f003 0308 	and.w	r3, r3, #8
 800685e:	2b08      	cmp	r3, #8
 8006860:	d122      	bne.n	80068a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	f003 0308 	and.w	r3, r3, #8
 800686c:	2b08      	cmp	r3, #8
 800686e:	d11b      	bne.n	80068a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f06f 0208 	mvn.w	r2, #8
 8006878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2204      	movs	r2, #4
 800687e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	69db      	ldr	r3, [r3, #28]
 8006886:	f003 0303 	and.w	r3, r3, #3
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 f8b1 	bl	80069f6 <HAL_TIM_IC_CaptureCallback>
 8006894:	e005      	b.n	80068a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 f8a3 	bl	80069e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f8b4 	bl	8006a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	f003 0310 	and.w	r3, r3, #16
 80068b2:	2b10      	cmp	r3, #16
 80068b4:	d122      	bne.n	80068fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	f003 0310 	and.w	r3, r3, #16
 80068c0:	2b10      	cmp	r3, #16
 80068c2:	d11b      	bne.n	80068fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f06f 0210 	mvn.w	r2, #16
 80068cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2208      	movs	r2, #8
 80068d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	69db      	ldr	r3, [r3, #28]
 80068da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d003      	beq.n	80068ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 f887 	bl	80069f6 <HAL_TIM_IC_CaptureCallback>
 80068e8:	e005      	b.n	80068f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 f879 	bl	80069e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f88a 	bl	8006a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b01      	cmp	r3, #1
 8006908:	d10e      	bne.n	8006928 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	f003 0301 	and.w	r3, r3, #1
 8006914:	2b01      	cmp	r3, #1
 8006916:	d107      	bne.n	8006928 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f06f 0201 	mvn.w	r2, #1
 8006920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f7fa fae6 	bl	8000ef4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006932:	2b80      	cmp	r3, #128	; 0x80
 8006934:	d10e      	bne.n	8006954 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006940:	2b80      	cmp	r3, #128	; 0x80
 8006942:	d107      	bne.n	8006954 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800694c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 f8de 	bl	8006b10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	691b      	ldr	r3, [r3, #16]
 800695a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800695e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006962:	d10e      	bne.n	8006982 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800696e:	2b80      	cmp	r3, #128	; 0x80
 8006970:	d107      	bne.n	8006982 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800697a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 f8d1 	bl	8006b24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800698c:	2b40      	cmp	r3, #64	; 0x40
 800698e:	d10e      	bne.n	80069ae <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800699a:	2b40      	cmp	r3, #64	; 0x40
 800699c:	d107      	bne.n	80069ae <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 f838 	bl	8006a1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	691b      	ldr	r3, [r3, #16]
 80069b4:	f003 0320 	and.w	r3, r3, #32
 80069b8:	2b20      	cmp	r3, #32
 80069ba:	d10e      	bne.n	80069da <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	f003 0320 	and.w	r3, r3, #32
 80069c6:	2b20      	cmp	r3, #32
 80069c8:	d107      	bne.n	80069da <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f06f 0220 	mvn.w	r2, #32
 80069d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 f891 	bl	8006afc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069da:	bf00      	nop
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069e2:	b480      	push	{r7}
 80069e4:	b083      	sub	sp, #12
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069ea:	bf00      	nop
 80069ec:	370c      	adds	r7, #12
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr

080069f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069f6:	b480      	push	{r7}
 80069f8:	b083      	sub	sp, #12
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069fe:	bf00      	nop
 8006a00:	370c      	adds	r7, #12
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b083      	sub	sp, #12
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a12:	bf00      	nop
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b083      	sub	sp, #12
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
	...

08006a34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a2a      	ldr	r2, [pc, #168]	; (8006af0 <TIM_Base_SetConfig+0xbc>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d003      	beq.n	8006a54 <TIM_Base_SetConfig+0x20>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a52:	d108      	bne.n	8006a66 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a21      	ldr	r2, [pc, #132]	; (8006af0 <TIM_Base_SetConfig+0xbc>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d00b      	beq.n	8006a86 <TIM_Base_SetConfig+0x52>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a74:	d007      	beq.n	8006a86 <TIM_Base_SetConfig+0x52>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a1e      	ldr	r2, [pc, #120]	; (8006af4 <TIM_Base_SetConfig+0xc0>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d003      	beq.n	8006a86 <TIM_Base_SetConfig+0x52>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a1d      	ldr	r2, [pc, #116]	; (8006af8 <TIM_Base_SetConfig+0xc4>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d108      	bne.n	8006a98 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	689a      	ldr	r2, [r3, #8]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a0c      	ldr	r2, [pc, #48]	; (8006af0 <TIM_Base_SetConfig+0xbc>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d007      	beq.n	8006ad4 <TIM_Base_SetConfig+0xa0>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a0b      	ldr	r2, [pc, #44]	; (8006af4 <TIM_Base_SetConfig+0xc0>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d003      	beq.n	8006ad4 <TIM_Base_SetConfig+0xa0>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a0a      	ldr	r2, [pc, #40]	; (8006af8 <TIM_Base_SetConfig+0xc4>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d103      	bne.n	8006adc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	691a      	ldr	r2, [r3, #16]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	615a      	str	r2, [r3, #20]
}
 8006ae2:	bf00      	nop
 8006ae4:	3714      	adds	r7, #20
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	40012c00 	.word	0x40012c00
 8006af4:	40014000 	.word	0x40014000
 8006af8:	40014400 	.word	0x40014400

08006afc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b04:	bf00      	nop
 8006b06:	370c      	adds	r7, #12
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b18:	bf00      	nop
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006b38:	b084      	sub	sp, #16
 8006b3a:	b480      	push	{r7}
 8006b3c:	b083      	sub	sp, #12
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
 8006b42:	f107 0014 	add.w	r0, r7, #20
 8006b46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	b004      	add	sp, #16
 8006b58:	4770      	bx	lr

08006b5a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006b5a:	b480      	push	{r7}
 8006b5c:	b085      	sub	sp, #20
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006b62:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8006b66:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= (uint16_t)winterruptmask;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006b6e:	b29a      	uxth	r2, r3
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	4313      	orrs	r3, r2
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3714      	adds	r7, #20
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006b94:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8006b98:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006ba0:	b29a      	uxth	r2, r3
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	43db      	mvns	r3, r3
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	4013      	ands	r3, r2
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3714      	adds	r7, #20
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr

08006bc2 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006bc2:	b480      	push	{r7}
 8006bc4:	b083      	sub	sp, #12
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
 8006bca:	460b      	mov	r3, r1
 8006bcc:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006bdc:	b084      	sub	sp, #16
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b082      	sub	sp, #8
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
 8006be6:	f107 0014 	add.w	r0, r7, #20
 8006bea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0U;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0U;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7ff ffa3 	bl	8006b5a <USB_EnableGlobalInt>

  return HAL_OK;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3708      	adds	r7, #8
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c20:	b004      	add	sp, #16
 8006c22:	4770      	bx	lr

08006c24 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006c24:	b490      	push	{r4, r7}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	4413      	add	r3, r2
 8006c3c:	881b      	ldrh	r3, [r3, #0]
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006c44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c48:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	78db      	ldrb	r3, [r3, #3]
 8006c4e:	2b03      	cmp	r3, #3
 8006c50:	d819      	bhi.n	8006c86 <USB_ActivateEndpoint+0x62>
 8006c52:	a201      	add	r2, pc, #4	; (adr r2, 8006c58 <USB_ActivateEndpoint+0x34>)
 8006c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c58:	08006c69 	.word	0x08006c69
 8006c5c:	08006c7d 	.word	0x08006c7d
 8006c60:	08006c8d 	.word	0x08006c8d
 8006c64:	08006c73 	.word	0x08006c73
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006c68:	89bb      	ldrh	r3, [r7, #12]
 8006c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006c6e:	81bb      	strh	r3, [r7, #12]
      break;
 8006c70:	e00d      	b.n	8006c8e <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006c72:	89bb      	ldrh	r3, [r7, #12]
 8006c74:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006c78:	81bb      	strh	r3, [r7, #12]
      break;
 8006c7a:	e008      	b.n	8006c8e <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006c7c:	89bb      	ldrh	r3, [r7, #12]
 8006c7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006c82:	81bb      	strh	r3, [r7, #12]
      break;
 8006c84:	e003      	b.n	8006c8e <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	73fb      	strb	r3, [r7, #15]
      break;
 8006c8a:	e000      	b.n	8006c8e <USB_ActivateEndpoint+0x6a>
      break;
 8006c8c:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	781b      	ldrb	r3, [r3, #0]
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	441a      	add	r2, r3
 8006c98:	89bb      	ldrh	r3, [r7, #12]
 8006c9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ca6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4413      	add	r3, r2
 8006cb8:	881b      	ldrh	r3, [r3, #0]
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	b21b      	sxth	r3, r3
 8006cbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cc6:	b21a      	sxth	r2, r3
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	b21b      	sxth	r3, r3
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	b21b      	sxth	r3, r3
 8006cd2:	b29c      	uxth	r4, r3
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	781b      	ldrb	r3, [r3, #0]
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	441a      	add	r2, r3
 8006cde:	4b8a      	ldr	r3, [pc, #552]	; (8006f08 <USB_ActivateEndpoint+0x2e4>)
 8006ce0:	4323      	orrs	r3, r4
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	7b1b      	ldrb	r3, [r3, #12]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f040 8112 	bne.w	8006f14 <USB_ActivateEndpoint+0x2f0>
  {
    if (ep->is_in != 0U)
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	785b      	ldrb	r3, [r3, #1]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d067      	beq.n	8006dc8 <USB_ActivateEndpoint+0x1a4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006cf8:	687c      	ldr	r4, [r7, #4]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	441c      	add	r4, r3
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	00db      	lsls	r3, r3, #3
 8006d0a:	4423      	add	r3, r4
 8006d0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d10:	461c      	mov	r4, r3
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	88db      	ldrh	r3, [r3, #6]
 8006d16:	085b      	lsrs	r3, r3, #1
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	005b      	lsls	r3, r3, #1
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	4413      	add	r3, r2
 8006d2a:	881b      	ldrh	r3, [r3, #0]
 8006d2c:	b29c      	uxth	r4, r3
 8006d2e:	4623      	mov	r3, r4
 8006d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d014      	beq.n	8006d62 <USB_ActivateEndpoint+0x13e>
 8006d38:	687a      	ldr	r2, [r7, #4]
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	009b      	lsls	r3, r3, #2
 8006d40:	4413      	add	r3, r2
 8006d42:	881b      	ldrh	r3, [r3, #0]
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d4e:	b29c      	uxth	r4, r3
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	441a      	add	r2, r3
 8006d5a:	4b6c      	ldr	r3, [pc, #432]	; (8006f0c <USB_ActivateEndpoint+0x2e8>)
 8006d5c:	4323      	orrs	r3, r4
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	78db      	ldrb	r3, [r3, #3]
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d018      	beq.n	8006d9c <USB_ActivateEndpoint+0x178>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	4413      	add	r3, r2
 8006d74:	881b      	ldrh	r3, [r3, #0]
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d80:	b29c      	uxth	r4, r3
 8006d82:	f084 0320 	eor.w	r3, r4, #32
 8006d86:	b29c      	uxth	r4, r3
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	009b      	lsls	r3, r3, #2
 8006d90:	441a      	add	r2, r3
 8006d92:	4b5d      	ldr	r3, [pc, #372]	; (8006f08 <USB_ActivateEndpoint+0x2e4>)
 8006d94:	4323      	orrs	r3, r4
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	8013      	strh	r3, [r2, #0]
 8006d9a:	e22b      	b.n	80071f4 <USB_ActivateEndpoint+0x5d0>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	4413      	add	r3, r2
 8006da6:	881b      	ldrh	r3, [r3, #0]
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006db2:	b29c      	uxth	r4, r3
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	441a      	add	r2, r3
 8006dbe:	4b52      	ldr	r3, [pc, #328]	; (8006f08 <USB_ActivateEndpoint+0x2e4>)
 8006dc0:	4323      	orrs	r3, r4
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	8013      	strh	r3, [r2, #0]
 8006dc6:	e215      	b.n	80071f4 <USB_ActivateEndpoint+0x5d0>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006dc8:	687c      	ldr	r4, [r7, #4]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	441c      	add	r4, r3
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	00db      	lsls	r3, r3, #3
 8006dda:	4423      	add	r3, r4
 8006ddc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006de0:	461c      	mov	r4, r3
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	88db      	ldrh	r3, [r3, #6]
 8006de6:	085b      	lsrs	r3, r3, #1
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	005b      	lsls	r3, r3, #1
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006df0:	687c      	ldr	r4, [r7, #4]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	441c      	add	r4, r3
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	00db      	lsls	r3, r3, #3
 8006e02:	4423      	add	r3, r4
 8006e04:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006e08:	461c      	mov	r4, r3
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	691b      	ldr	r3, [r3, #16]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10e      	bne.n	8006e30 <USB_ActivateEndpoint+0x20c>
 8006e12:	8823      	ldrh	r3, [r4, #0]
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	8023      	strh	r3, [r4, #0]
 8006e1e:	8823      	ldrh	r3, [r4, #0]
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	8023      	strh	r3, [r4, #0]
 8006e2e:	e02d      	b.n	8006e8c <USB_ActivateEndpoint+0x268>
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	691b      	ldr	r3, [r3, #16]
 8006e34:	2b3e      	cmp	r3, #62	; 0x3e
 8006e36:	d812      	bhi.n	8006e5e <USB_ActivateEndpoint+0x23a>
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	085b      	lsrs	r3, r3, #1
 8006e3e:	60bb      	str	r3, [r7, #8]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	f003 0301 	and.w	r3, r3, #1
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d002      	beq.n	8006e52 <USB_ActivateEndpoint+0x22e>
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	3301      	adds	r3, #1
 8006e50:	60bb      	str	r3, [r7, #8]
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	029b      	lsls	r3, r3, #10
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	8023      	strh	r3, [r4, #0]
 8006e5c:	e016      	b.n	8006e8c <USB_ActivateEndpoint+0x268>
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	095b      	lsrs	r3, r3, #5
 8006e64:	60bb      	str	r3, [r7, #8]
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	691b      	ldr	r3, [r3, #16]
 8006e6a:	f003 031f 	and.w	r3, r3, #31
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d102      	bne.n	8006e78 <USB_ActivateEndpoint+0x254>
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	3b01      	subs	r3, #1
 8006e76:	60bb      	str	r3, [r7, #8]
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	029b      	lsls	r3, r3, #10
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	4413      	add	r3, r2
 8006e96:	881b      	ldrh	r3, [r3, #0]
 8006e98:	b29c      	uxth	r4, r3
 8006e9a:	4623      	mov	r3, r4
 8006e9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d014      	beq.n	8006ece <USB_ActivateEndpoint+0x2aa>
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	4413      	add	r3, r2
 8006eae:	881b      	ldrh	r3, [r3, #0]
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eba:	b29c      	uxth	r4, r3
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	441a      	add	r2, r3
 8006ec6:	4b12      	ldr	r3, [pc, #72]	; (8006f10 <USB_ActivateEndpoint+0x2ec>)
 8006ec8:	4323      	orrs	r3, r4
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	4413      	add	r3, r2
 8006ed8:	881b      	ldrh	r3, [r3, #0]
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ee4:	b29c      	uxth	r4, r3
 8006ee6:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006eea:	b29c      	uxth	r4, r3
 8006eec:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006ef0:	b29c      	uxth	r4, r3
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	441a      	add	r2, r3
 8006efc:	4b02      	ldr	r3, [pc, #8]	; (8006f08 <USB_ActivateEndpoint+0x2e4>)
 8006efe:	4323      	orrs	r3, r4
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	8013      	strh	r3, [r2, #0]
 8006f04:	e176      	b.n	80071f4 <USB_ActivateEndpoint+0x5d0>
 8006f06:	bf00      	nop
 8006f08:	ffff8080 	.word	0xffff8080
 8006f0c:	ffff80c0 	.word	0xffff80c0
 8006f10:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	4413      	add	r3, r2
 8006f1e:	881b      	ldrh	r3, [r3, #0]
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f2a:	b29c      	uxth	r4, r3
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	441a      	add	r2, r3
 8006f36:	4b96      	ldr	r3, [pc, #600]	; (8007190 <USB_ActivateEndpoint+0x56c>)
 8006f38:	4323      	orrs	r3, r4
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006f3e:	687c      	ldr	r4, [r7, #4]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	441c      	add	r4, r3
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	00db      	lsls	r3, r3, #3
 8006f50:	4423      	add	r3, r4
 8006f52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f56:	461c      	mov	r4, r3
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	891b      	ldrh	r3, [r3, #8]
 8006f5c:	085b      	lsrs	r3, r3, #1
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	005b      	lsls	r3, r3, #1
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	8023      	strh	r3, [r4, #0]
 8006f66:	687c      	ldr	r4, [r7, #4]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	441c      	add	r4, r3
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	00db      	lsls	r3, r3, #3
 8006f78:	4423      	add	r3, r4
 8006f7a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006f7e:	461c      	mov	r4, r3
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	895b      	ldrh	r3, [r3, #10]
 8006f84:	085b      	lsrs	r3, r3, #1
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	005b      	lsls	r3, r3, #1
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	785b      	ldrb	r3, [r3, #1]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	f040 8088 	bne.w	80070a8 <USB_ActivateEndpoint+0x484>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	781b      	ldrb	r3, [r3, #0]
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	4413      	add	r3, r2
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	b29c      	uxth	r4, r3
 8006fa6:	4623      	mov	r3, r4
 8006fa8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d014      	beq.n	8006fda <USB_ActivateEndpoint+0x3b6>
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	781b      	ldrb	r3, [r3, #0]
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	4413      	add	r3, r2
 8006fba:	881b      	ldrh	r3, [r3, #0]
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fc6:	b29c      	uxth	r4, r3
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	441a      	add	r2, r3
 8006fd2:	4b70      	ldr	r3, [pc, #448]	; (8007194 <USB_ActivateEndpoint+0x570>)
 8006fd4:	4323      	orrs	r3, r4
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	009b      	lsls	r3, r3, #2
 8006fe2:	4413      	add	r3, r2
 8006fe4:	881b      	ldrh	r3, [r3, #0]
 8006fe6:	b29c      	uxth	r4, r3
 8006fe8:	4623      	mov	r3, r4
 8006fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d014      	beq.n	800701c <USB_ActivateEndpoint+0x3f8>
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	4413      	add	r3, r2
 8006ffc:	881b      	ldrh	r3, [r3, #0]
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007004:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007008:	b29c      	uxth	r4, r3
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	441a      	add	r2, r3
 8007014:	4b60      	ldr	r3, [pc, #384]	; (8007198 <USB_ActivateEndpoint+0x574>)
 8007016:	4323      	orrs	r3, r4
 8007018:	b29b      	uxth	r3, r3
 800701a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	4413      	add	r3, r2
 8007026:	881b      	ldrh	r3, [r3, #0]
 8007028:	b29b      	uxth	r3, r3
 800702a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800702e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007032:	b29c      	uxth	r4, r3
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	441a      	add	r2, r3
 800703e:	4b56      	ldr	r3, [pc, #344]	; (8007198 <USB_ActivateEndpoint+0x574>)
 8007040:	4323      	orrs	r3, r4
 8007042:	b29b      	uxth	r3, r3
 8007044:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	4413      	add	r3, r2
 8007050:	881b      	ldrh	r3, [r3, #0]
 8007052:	b29b      	uxth	r3, r3
 8007054:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007058:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800705c:	b29c      	uxth	r4, r3
 800705e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007062:	b29c      	uxth	r4, r3
 8007064:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007068:	b29c      	uxth	r4, r3
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	781b      	ldrb	r3, [r3, #0]
 8007070:	009b      	lsls	r3, r3, #2
 8007072:	441a      	add	r2, r3
 8007074:	4b49      	ldr	r3, [pc, #292]	; (800719c <USB_ActivateEndpoint+0x578>)
 8007076:	4323      	orrs	r3, r4
 8007078:	b29b      	uxth	r3, r3
 800707a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4413      	add	r3, r2
 8007086:	881b      	ldrh	r3, [r3, #0]
 8007088:	b29b      	uxth	r3, r3
 800708a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800708e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007092:	b29c      	uxth	r4, r3
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	441a      	add	r2, r3
 800709e:	4b3f      	ldr	r3, [pc, #252]	; (800719c <USB_ActivateEndpoint+0x578>)
 80070a0:	4323      	orrs	r3, r4
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	8013      	strh	r3, [r2, #0]
 80070a6:	e0a5      	b.n	80071f4 <USB_ActivateEndpoint+0x5d0>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	4413      	add	r3, r2
 80070b2:	881b      	ldrh	r3, [r3, #0]
 80070b4:	b29c      	uxth	r4, r3
 80070b6:	4623      	mov	r3, r4
 80070b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d014      	beq.n	80070ea <USB_ActivateEndpoint+0x4c6>
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	781b      	ldrb	r3, [r3, #0]
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	4413      	add	r3, r2
 80070ca:	881b      	ldrh	r3, [r3, #0]
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070d6:	b29c      	uxth	r4, r3
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	781b      	ldrb	r3, [r3, #0]
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	441a      	add	r2, r3
 80070e2:	4b2c      	ldr	r3, [pc, #176]	; (8007194 <USB_ActivateEndpoint+0x570>)
 80070e4:	4323      	orrs	r3, r4
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4413      	add	r3, r2
 80070f4:	881b      	ldrh	r3, [r3, #0]
 80070f6:	b29c      	uxth	r4, r3
 80070f8:	4623      	mov	r3, r4
 80070fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d014      	beq.n	800712c <USB_ActivateEndpoint+0x508>
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	4413      	add	r3, r2
 800710c:	881b      	ldrh	r3, [r3, #0]
 800710e:	b29b      	uxth	r3, r3
 8007110:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007114:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007118:	b29c      	uxth	r4, r3
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	781b      	ldrb	r3, [r3, #0]
 8007120:	009b      	lsls	r3, r3, #2
 8007122:	441a      	add	r2, r3
 8007124:	4b1c      	ldr	r3, [pc, #112]	; (8007198 <USB_ActivateEndpoint+0x574>)
 8007126:	4323      	orrs	r3, r4
 8007128:	b29b      	uxth	r3, r3
 800712a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	4413      	add	r3, r2
 8007136:	881b      	ldrh	r3, [r3, #0]
 8007138:	b29b      	uxth	r3, r3
 800713a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800713e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007142:	b29c      	uxth	r4, r3
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	009b      	lsls	r3, r3, #2
 800714c:	441a      	add	r2, r3
 800714e:	4b11      	ldr	r3, [pc, #68]	; (8007194 <USB_ActivateEndpoint+0x570>)
 8007150:	4323      	orrs	r3, r4
 8007152:	b29b      	uxth	r3, r3
 8007154:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	78db      	ldrb	r3, [r3, #3]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d020      	beq.n	80071a0 <USB_ActivateEndpoint+0x57c>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	4413      	add	r3, r2
 8007168:	881b      	ldrh	r3, [r3, #0]
 800716a:	b29b      	uxth	r3, r3
 800716c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007170:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007174:	b29c      	uxth	r4, r3
 8007176:	f084 0320 	eor.w	r3, r4, #32
 800717a:	b29c      	uxth	r4, r3
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	441a      	add	r2, r3
 8007186:	4b05      	ldr	r3, [pc, #20]	; (800719c <USB_ActivateEndpoint+0x578>)
 8007188:	4323      	orrs	r3, r4
 800718a:	b29b      	uxth	r3, r3
 800718c:	8013      	strh	r3, [r2, #0]
 800718e:	e01c      	b.n	80071ca <USB_ActivateEndpoint+0x5a6>
 8007190:	ffff8180 	.word	0xffff8180
 8007194:	ffffc080 	.word	0xffffc080
 8007198:	ffff80c0 	.word	0xffff80c0
 800719c:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	781b      	ldrb	r3, [r3, #0]
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	4413      	add	r3, r2
 80071aa:	881b      	ldrh	r3, [r3, #0]
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071b6:	b29c      	uxth	r4, r3
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	441a      	add	r2, r3
 80071c2:	4b0f      	ldr	r3, [pc, #60]	; (8007200 <USB_ActivateEndpoint+0x5dc>)
 80071c4:	4323      	orrs	r3, r4
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	4413      	add	r3, r2
 80071d4:	881b      	ldrh	r3, [r3, #0]
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071e0:	b29c      	uxth	r4, r3
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	441a      	add	r2, r3
 80071ec:	4b04      	ldr	r3, [pc, #16]	; (8007200 <USB_ActivateEndpoint+0x5dc>)
 80071ee:	4323      	orrs	r3, r4
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80071f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3710      	adds	r7, #16
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bc90      	pop	{r4, r7}
 80071fe:	4770      	bx	lr
 8007200:	ffff8080 	.word	0xffff8080

08007204 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007204:	b490      	push	{r4, r7}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	7b1b      	ldrb	r3, [r3, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d171      	bne.n	80072fa <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	785b      	ldrb	r3, [r3, #1]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d036      	beq.n	800728c <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	4413      	add	r3, r2
 8007228:	881b      	ldrh	r3, [r3, #0]
 800722a:	b29c      	uxth	r4, r3
 800722c:	4623      	mov	r3, r4
 800722e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007232:	2b00      	cmp	r3, #0
 8007234:	d014      	beq.n	8007260 <USB_DeactivateEndpoint+0x5c>
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	4413      	add	r3, r2
 8007240:	881b      	ldrh	r3, [r3, #0]
 8007242:	b29b      	uxth	r3, r3
 8007244:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007248:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800724c:	b29c      	uxth	r4, r3
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	441a      	add	r2, r3
 8007258:	4b6b      	ldr	r3, [pc, #428]	; (8007408 <USB_DeactivateEndpoint+0x204>)
 800725a:	4323      	orrs	r3, r4
 800725c:	b29b      	uxth	r3, r3
 800725e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	4413      	add	r3, r2
 800726a:	881b      	ldrh	r3, [r3, #0]
 800726c:	b29b      	uxth	r3, r3
 800726e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007272:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007276:	b29c      	uxth	r4, r3
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	441a      	add	r2, r3
 8007282:	4b62      	ldr	r3, [pc, #392]	; (800740c <USB_DeactivateEndpoint+0x208>)
 8007284:	4323      	orrs	r3, r4
 8007286:	b29b      	uxth	r3, r3
 8007288:	8013      	strh	r3, [r2, #0]
 800728a:	e144      	b.n	8007516 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	009b      	lsls	r3, r3, #2
 8007294:	4413      	add	r3, r2
 8007296:	881b      	ldrh	r3, [r3, #0]
 8007298:	b29c      	uxth	r4, r3
 800729a:	4623      	mov	r3, r4
 800729c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d014      	beq.n	80072ce <USB_DeactivateEndpoint+0xca>
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	781b      	ldrb	r3, [r3, #0]
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	4413      	add	r3, r2
 80072ae:	881b      	ldrh	r3, [r3, #0]
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ba:	b29c      	uxth	r4, r3
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	441a      	add	r2, r3
 80072c6:	4b52      	ldr	r3, [pc, #328]	; (8007410 <USB_DeactivateEndpoint+0x20c>)
 80072c8:	4323      	orrs	r3, r4
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	4413      	add	r3, r2
 80072d8:	881b      	ldrh	r3, [r3, #0]
 80072da:	b29b      	uxth	r3, r3
 80072dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072e4:	b29c      	uxth	r4, r3
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	441a      	add	r2, r3
 80072f0:	4b46      	ldr	r3, [pc, #280]	; (800740c <USB_DeactivateEndpoint+0x208>)
 80072f2:	4323      	orrs	r3, r4
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	8013      	strh	r3, [r2, #0]
 80072f8:	e10d      	b.n	8007516 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	785b      	ldrb	r3, [r3, #1]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f040 8088 	bne.w	8007414 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	4413      	add	r3, r2
 800730e:	881b      	ldrh	r3, [r3, #0]
 8007310:	b29c      	uxth	r4, r3
 8007312:	4623      	mov	r3, r4
 8007314:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d014      	beq.n	8007346 <USB_DeactivateEndpoint+0x142>
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	009b      	lsls	r3, r3, #2
 8007324:	4413      	add	r3, r2
 8007326:	881b      	ldrh	r3, [r3, #0]
 8007328:	b29b      	uxth	r3, r3
 800732a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800732e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007332:	b29c      	uxth	r4, r3
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	441a      	add	r2, r3
 800733e:	4b34      	ldr	r3, [pc, #208]	; (8007410 <USB_DeactivateEndpoint+0x20c>)
 8007340:	4323      	orrs	r3, r4
 8007342:	b29b      	uxth	r3, r3
 8007344:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	4413      	add	r3, r2
 8007350:	881b      	ldrh	r3, [r3, #0]
 8007352:	b29c      	uxth	r4, r3
 8007354:	4623      	mov	r3, r4
 8007356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800735a:	2b00      	cmp	r3, #0
 800735c:	d014      	beq.n	8007388 <USB_DeactivateEndpoint+0x184>
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	781b      	ldrb	r3, [r3, #0]
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	4413      	add	r3, r2
 8007368:	881b      	ldrh	r3, [r3, #0]
 800736a:	b29b      	uxth	r3, r3
 800736c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007370:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007374:	b29c      	uxth	r4, r3
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	441a      	add	r2, r3
 8007380:	4b21      	ldr	r3, [pc, #132]	; (8007408 <USB_DeactivateEndpoint+0x204>)
 8007382:	4323      	orrs	r3, r4
 8007384:	b29b      	uxth	r3, r3
 8007386:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	881b      	ldrh	r3, [r3, #0]
 8007394:	b29b      	uxth	r3, r3
 8007396:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800739a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800739e:	b29c      	uxth	r4, r3
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	441a      	add	r2, r3
 80073aa:	4b17      	ldr	r3, [pc, #92]	; (8007408 <USB_DeactivateEndpoint+0x204>)
 80073ac:	4323      	orrs	r3, r4
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4413      	add	r3, r2
 80073bc:	881b      	ldrh	r3, [r3, #0]
 80073be:	b29b      	uxth	r3, r3
 80073c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073c8:	b29c      	uxth	r4, r3
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	441a      	add	r2, r3
 80073d4:	4b0d      	ldr	r3, [pc, #52]	; (800740c <USB_DeactivateEndpoint+0x208>)
 80073d6:	4323      	orrs	r3, r4
 80073d8:	b29b      	uxth	r3, r3
 80073da:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	4413      	add	r3, r2
 80073e6:	881b      	ldrh	r3, [r3, #0]
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073f2:	b29c      	uxth	r4, r3
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	441a      	add	r2, r3
 80073fe:	4b03      	ldr	r3, [pc, #12]	; (800740c <USB_DeactivateEndpoint+0x208>)
 8007400:	4323      	orrs	r3, r4
 8007402:	b29b      	uxth	r3, r3
 8007404:	8013      	strh	r3, [r2, #0]
 8007406:	e086      	b.n	8007516 <USB_DeactivateEndpoint+0x312>
 8007408:	ffff80c0 	.word	0xffff80c0
 800740c:	ffff8080 	.word	0xffff8080
 8007410:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	4413      	add	r3, r2
 800741e:	881b      	ldrh	r3, [r3, #0]
 8007420:	b29c      	uxth	r4, r3
 8007422:	4623      	mov	r3, r4
 8007424:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007428:	2b00      	cmp	r3, #0
 800742a:	d014      	beq.n	8007456 <USB_DeactivateEndpoint+0x252>
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4413      	add	r3, r2
 8007436:	881b      	ldrh	r3, [r3, #0]
 8007438:	b29b      	uxth	r3, r3
 800743a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800743e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007442:	b29c      	uxth	r4, r3
 8007444:	687a      	ldr	r2, [r7, #4]
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	781b      	ldrb	r3, [r3, #0]
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	441a      	add	r2, r3
 800744e:	4b35      	ldr	r3, [pc, #212]	; (8007524 <USB_DeactivateEndpoint+0x320>)
 8007450:	4323      	orrs	r3, r4
 8007452:	b29b      	uxth	r3, r3
 8007454:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	4413      	add	r3, r2
 8007460:	881b      	ldrh	r3, [r3, #0]
 8007462:	b29c      	uxth	r4, r3
 8007464:	4623      	mov	r3, r4
 8007466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800746a:	2b00      	cmp	r3, #0
 800746c:	d014      	beq.n	8007498 <USB_DeactivateEndpoint+0x294>
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	4413      	add	r3, r2
 8007478:	881b      	ldrh	r3, [r3, #0]
 800747a:	b29b      	uxth	r3, r3
 800747c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007480:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007484:	b29c      	uxth	r4, r3
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	441a      	add	r2, r3
 8007490:	4b25      	ldr	r3, [pc, #148]	; (8007528 <USB_DeactivateEndpoint+0x324>)
 8007492:	4323      	orrs	r3, r4
 8007494:	b29b      	uxth	r3, r3
 8007496:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	4413      	add	r3, r2
 80074a2:	881b      	ldrh	r3, [r3, #0]
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ae:	b29c      	uxth	r4, r3
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	441a      	add	r2, r3
 80074ba:	4b1a      	ldr	r3, [pc, #104]	; (8007524 <USB_DeactivateEndpoint+0x320>)
 80074bc:	4323      	orrs	r3, r4
 80074be:	b29b      	uxth	r3, r3
 80074c0:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	781b      	ldrb	r3, [r3, #0]
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	4413      	add	r3, r2
 80074cc:	881b      	ldrh	r3, [r3, #0]
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074d8:	b29c      	uxth	r4, r3
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	441a      	add	r2, r3
 80074e4:	4b11      	ldr	r3, [pc, #68]	; (800752c <USB_DeactivateEndpoint+0x328>)
 80074e6:	4323      	orrs	r3, r4
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	781b      	ldrb	r3, [r3, #0]
 80074f2:	009b      	lsls	r3, r3, #2
 80074f4:	4413      	add	r3, r2
 80074f6:	881b      	ldrh	r3, [r3, #0]
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80074fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007502:	b29c      	uxth	r4, r3
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	441a      	add	r2, r3
 800750e:	4b07      	ldr	r3, [pc, #28]	; (800752c <USB_DeactivateEndpoint+0x328>)
 8007510:	4323      	orrs	r3, r4
 8007512:	b29b      	uxth	r3, r3
 8007514:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3708      	adds	r7, #8
 800751c:	46bd      	mov	sp, r7
 800751e:	bc90      	pop	{r4, r7}
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	ffffc080 	.word	0xffffc080
 8007528:	ffff80c0 	.word	0xffff80c0
 800752c:	ffff8080 	.word	0xffff8080

08007530 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007530:	b590      	push	{r4, r7, lr}
 8007532:	b08d      	sub	sp, #52	; 0x34
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	785b      	ldrb	r3, [r3, #1]
 800753e:	2b01      	cmp	r3, #1
 8007540:	f040 8160 	bne.w	8007804 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	699a      	ldr	r2, [r3, #24]
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	429a      	cmp	r2, r3
 800754e:	d909      	bls.n	8007564 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	699a      	ldr	r2, [r3, #24]
 800755a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755c:	1ad2      	subs	r2, r2, r3
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	619a      	str	r2, [r3, #24]
 8007562:	e005      	b.n	8007570 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	699b      	ldr	r3, [r3, #24]
 8007568:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2200      	movs	r2, #0
 800756e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	7b1b      	ldrb	r3, [r3, #12]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d119      	bne.n	80075ac <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	6959      	ldr	r1, [r3, #20]
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	88da      	ldrh	r2, [r3, #6]
 8007580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007582:	b29b      	uxth	r3, r3
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 fbbd 	bl	8007d04 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800758a:	687c      	ldr	r4, [r7, #4]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007592:	b29b      	uxth	r3, r3
 8007594:	441c      	add	r4, r3
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	00db      	lsls	r3, r3, #3
 800759c:	4423      	add	r3, r4
 800759e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80075a2:	461c      	mov	r4, r3
 80075a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	8023      	strh	r3, [r4, #0]
 80075aa:	e10f      	b.n	80077cc <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	009b      	lsls	r3, r3, #2
 80075b4:	4413      	add	r3, r2
 80075b6:	881b      	ldrh	r3, [r3, #0]
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d065      	beq.n	800768e <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80075c2:	687c      	ldr	r4, [r7, #4]
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	785b      	ldrb	r3, [r3, #1]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d148      	bne.n	800765e <USB_EPStartXfer+0x12e>
 80075cc:	687c      	ldr	r4, [r7, #4]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	441c      	add	r4, r3
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	00db      	lsls	r3, r3, #3
 80075de:	4423      	add	r3, r4
 80075e0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80075e4:	461c      	mov	r4, r3
 80075e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d10e      	bne.n	800760a <USB_EPStartXfer+0xda>
 80075ec:	8823      	ldrh	r3, [r4, #0]
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	8023      	strh	r3, [r4, #0]
 80075f8:	8823      	ldrh	r3, [r4, #0]
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007600:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007604:	b29b      	uxth	r3, r3
 8007606:	8023      	strh	r3, [r4, #0]
 8007608:	e03d      	b.n	8007686 <USB_EPStartXfer+0x156>
 800760a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800760c:	2b3e      	cmp	r3, #62	; 0x3e
 800760e:	d810      	bhi.n	8007632 <USB_EPStartXfer+0x102>
 8007610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007612:	085b      	lsrs	r3, r3, #1
 8007614:	627b      	str	r3, [r7, #36]	; 0x24
 8007616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007618:	f003 0301 	and.w	r3, r3, #1
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <USB_EPStartXfer+0xf6>
 8007620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007622:	3301      	adds	r3, #1
 8007624:	627b      	str	r3, [r7, #36]	; 0x24
 8007626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007628:	b29b      	uxth	r3, r3
 800762a:	029b      	lsls	r3, r3, #10
 800762c:	b29b      	uxth	r3, r3
 800762e:	8023      	strh	r3, [r4, #0]
 8007630:	e029      	b.n	8007686 <USB_EPStartXfer+0x156>
 8007632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007634:	095b      	lsrs	r3, r3, #5
 8007636:	627b      	str	r3, [r7, #36]	; 0x24
 8007638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800763a:	f003 031f 	and.w	r3, r3, #31
 800763e:	2b00      	cmp	r3, #0
 8007640:	d102      	bne.n	8007648 <USB_EPStartXfer+0x118>
 8007642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007644:	3b01      	subs	r3, #1
 8007646:	627b      	str	r3, [r7, #36]	; 0x24
 8007648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764a:	b29b      	uxth	r3, r3
 800764c:	029b      	lsls	r3, r3, #10
 800764e:	b29b      	uxth	r3, r3
 8007650:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007654:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007658:	b29b      	uxth	r3, r3
 800765a:	8023      	strh	r3, [r4, #0]
 800765c:	e013      	b.n	8007686 <USB_EPStartXfer+0x156>
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	785b      	ldrb	r3, [r3, #1]
 8007662:	2b01      	cmp	r3, #1
 8007664:	d10f      	bne.n	8007686 <USB_EPStartXfer+0x156>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800766c:	b29b      	uxth	r3, r3
 800766e:	441c      	add	r4, r3
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	00db      	lsls	r3, r3, #3
 8007676:	4423      	add	r3, r4
 8007678:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800767c:	60fb      	str	r3, [r7, #12]
 800767e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007680:	b29a      	uxth	r2, r3
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	895b      	ldrh	r3, [r3, #10]
 800768a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800768c:	e063      	b.n	8007756 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	785b      	ldrb	r3, [r3, #1]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d148      	bne.n	8007728 <USB_EPStartXfer+0x1f8>
 8007696:	687c      	ldr	r4, [r7, #4]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800769e:	b29b      	uxth	r3, r3
 80076a0:	441c      	add	r4, r3
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	781b      	ldrb	r3, [r3, #0]
 80076a6:	00db      	lsls	r3, r3, #3
 80076a8:	4423      	add	r3, r4
 80076aa:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80076ae:	461c      	mov	r4, r3
 80076b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10e      	bne.n	80076d4 <USB_EPStartXfer+0x1a4>
 80076b6:	8823      	ldrh	r3, [r4, #0]
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80076be:	b29b      	uxth	r3, r3
 80076c0:	8023      	strh	r3, [r4, #0]
 80076c2:	8823      	ldrh	r3, [r4, #0]
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	8023      	strh	r3, [r4, #0]
 80076d2:	e03d      	b.n	8007750 <USB_EPStartXfer+0x220>
 80076d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d6:	2b3e      	cmp	r3, #62	; 0x3e
 80076d8:	d810      	bhi.n	80076fc <USB_EPStartXfer+0x1cc>
 80076da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076dc:	085b      	lsrs	r3, r3, #1
 80076de:	623b      	str	r3, [r7, #32]
 80076e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e2:	f003 0301 	and.w	r3, r3, #1
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d002      	beq.n	80076f0 <USB_EPStartXfer+0x1c0>
 80076ea:	6a3b      	ldr	r3, [r7, #32]
 80076ec:	3301      	adds	r3, #1
 80076ee:	623b      	str	r3, [r7, #32]
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	029b      	lsls	r3, r3, #10
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	8023      	strh	r3, [r4, #0]
 80076fa:	e029      	b.n	8007750 <USB_EPStartXfer+0x220>
 80076fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076fe:	095b      	lsrs	r3, r3, #5
 8007700:	623b      	str	r3, [r7, #32]
 8007702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007704:	f003 031f 	and.w	r3, r3, #31
 8007708:	2b00      	cmp	r3, #0
 800770a:	d102      	bne.n	8007712 <USB_EPStartXfer+0x1e2>
 800770c:	6a3b      	ldr	r3, [r7, #32]
 800770e:	3b01      	subs	r3, #1
 8007710:	623b      	str	r3, [r7, #32]
 8007712:	6a3b      	ldr	r3, [r7, #32]
 8007714:	b29b      	uxth	r3, r3
 8007716:	029b      	lsls	r3, r3, #10
 8007718:	b29b      	uxth	r3, r3
 800771a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800771e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007722:	b29b      	uxth	r3, r3
 8007724:	8023      	strh	r3, [r4, #0]
 8007726:	e013      	b.n	8007750 <USB_EPStartXfer+0x220>
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	785b      	ldrb	r3, [r3, #1]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d10f      	bne.n	8007750 <USB_EPStartXfer+0x220>
 8007730:	687c      	ldr	r4, [r7, #4]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007738:	b29b      	uxth	r3, r3
 800773a:	441c      	add	r4, r3
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	781b      	ldrb	r3, [r3, #0]
 8007740:	00db      	lsls	r3, r3, #3
 8007742:	4423      	add	r3, r4
 8007744:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007748:	461c      	mov	r4, r3
 800774a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800774c:	b29b      	uxth	r3, r3
 800774e:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	891b      	ldrh	r3, [r3, #8]
 8007754:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	6959      	ldr	r1, [r3, #20]
 800775a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800775c:	b29b      	uxth	r3, r3
 800775e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 facf 	bl	8007d04 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	785b      	ldrb	r3, [r3, #1]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d115      	bne.n	800779a <USB_EPStartXfer+0x26a>
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	4413      	add	r3, r2
 8007778:	881b      	ldrh	r3, [r3, #0]
 800777a:	b29b      	uxth	r3, r3
 800777c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007780:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007784:	b29c      	uxth	r4, r3
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	441a      	add	r2, r3
 8007790:	4b9a      	ldr	r3, [pc, #616]	; (80079fc <USB_EPStartXfer+0x4cc>)
 8007792:	4323      	orrs	r3, r4
 8007794:	b29b      	uxth	r3, r3
 8007796:	8013      	strh	r3, [r2, #0]
 8007798:	e018      	b.n	80077cc <USB_EPStartXfer+0x29c>
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	785b      	ldrb	r3, [r3, #1]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d114      	bne.n	80077cc <USB_EPStartXfer+0x29c>
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	4413      	add	r3, r2
 80077ac:	881b      	ldrh	r3, [r3, #0]
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077b8:	b29c      	uxth	r4, r3
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	441a      	add	r2, r3
 80077c4:	4b8e      	ldr	r3, [pc, #568]	; (8007a00 <USB_EPStartXfer+0x4d0>)
 80077c6:	4323      	orrs	r3, r4
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	4413      	add	r3, r2
 80077d6:	881b      	ldrh	r3, [r3, #0]
 80077d8:	b29b      	uxth	r3, r3
 80077da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077e2:	b29c      	uxth	r4, r3
 80077e4:	f084 0310 	eor.w	r3, r4, #16
 80077e8:	b29c      	uxth	r4, r3
 80077ea:	f084 0320 	eor.w	r3, r4, #32
 80077ee:	b29c      	uxth	r4, r3
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	441a      	add	r2, r3
 80077fa:	4b82      	ldr	r3, [pc, #520]	; (8007a04 <USB_EPStartXfer+0x4d4>)
 80077fc:	4323      	orrs	r3, r4
 80077fe:	b29b      	uxth	r3, r3
 8007800:	8013      	strh	r3, [r2, #0]
 8007802:	e146      	b.n	8007a92 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	699a      	ldr	r2, [r3, #24]
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	429a      	cmp	r2, r3
 800780e:	d909      	bls.n	8007824 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	691b      	ldr	r3, [r3, #16]
 8007814:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	699a      	ldr	r2, [r3, #24]
 800781a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800781c:	1ad2      	subs	r2, r2, r3
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	619a      	str	r2, [r3, #24]
 8007822:	e005      	b.n	8007830 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	699b      	ldr	r3, [r3, #24]
 8007828:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2200      	movs	r2, #0
 800782e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	7b1b      	ldrb	r3, [r3, #12]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d148      	bne.n	80078ca <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007838:	687c      	ldr	r4, [r7, #4]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007840:	b29b      	uxth	r3, r3
 8007842:	441c      	add	r4, r3
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	781b      	ldrb	r3, [r3, #0]
 8007848:	00db      	lsls	r3, r3, #3
 800784a:	4423      	add	r3, r4
 800784c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007850:	461c      	mov	r4, r3
 8007852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007854:	2b00      	cmp	r3, #0
 8007856:	d10e      	bne.n	8007876 <USB_EPStartXfer+0x346>
 8007858:	8823      	ldrh	r3, [r4, #0]
 800785a:	b29b      	uxth	r3, r3
 800785c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007860:	b29b      	uxth	r3, r3
 8007862:	8023      	strh	r3, [r4, #0]
 8007864:	8823      	ldrh	r3, [r4, #0]
 8007866:	b29b      	uxth	r3, r3
 8007868:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800786c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007870:	b29b      	uxth	r3, r3
 8007872:	8023      	strh	r3, [r4, #0]
 8007874:	e0f2      	b.n	8007a5c <USB_EPStartXfer+0x52c>
 8007876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007878:	2b3e      	cmp	r3, #62	; 0x3e
 800787a:	d810      	bhi.n	800789e <USB_EPStartXfer+0x36e>
 800787c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800787e:	085b      	lsrs	r3, r3, #1
 8007880:	61fb      	str	r3, [r7, #28]
 8007882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007884:	f003 0301 	and.w	r3, r3, #1
 8007888:	2b00      	cmp	r3, #0
 800788a:	d002      	beq.n	8007892 <USB_EPStartXfer+0x362>
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	3301      	adds	r3, #1
 8007890:	61fb      	str	r3, [r7, #28]
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	b29b      	uxth	r3, r3
 8007896:	029b      	lsls	r3, r3, #10
 8007898:	b29b      	uxth	r3, r3
 800789a:	8023      	strh	r3, [r4, #0]
 800789c:	e0de      	b.n	8007a5c <USB_EPStartXfer+0x52c>
 800789e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a0:	095b      	lsrs	r3, r3, #5
 80078a2:	61fb      	str	r3, [r7, #28]
 80078a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a6:	f003 031f 	and.w	r3, r3, #31
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d102      	bne.n	80078b4 <USB_EPStartXfer+0x384>
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	3b01      	subs	r3, #1
 80078b2:	61fb      	str	r3, [r7, #28]
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	029b      	lsls	r3, r3, #10
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	8023      	strh	r3, [r4, #0]
 80078c8:	e0c8      	b.n	8007a5c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	785b      	ldrb	r3, [r3, #1]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d148      	bne.n	8007964 <USB_EPStartXfer+0x434>
 80078d2:	687c      	ldr	r4, [r7, #4]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078da:	b29b      	uxth	r3, r3
 80078dc:	441c      	add	r4, r3
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	00db      	lsls	r3, r3, #3
 80078e4:	4423      	add	r3, r4
 80078e6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80078ea:	461c      	mov	r4, r3
 80078ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d10e      	bne.n	8007910 <USB_EPStartXfer+0x3e0>
 80078f2:	8823      	ldrh	r3, [r4, #0]
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	8023      	strh	r3, [r4, #0]
 80078fe:	8823      	ldrh	r3, [r4, #0]
 8007900:	b29b      	uxth	r3, r3
 8007902:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007906:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800790a:	b29b      	uxth	r3, r3
 800790c:	8023      	strh	r3, [r4, #0]
 800790e:	e03d      	b.n	800798c <USB_EPStartXfer+0x45c>
 8007910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007912:	2b3e      	cmp	r3, #62	; 0x3e
 8007914:	d810      	bhi.n	8007938 <USB_EPStartXfer+0x408>
 8007916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007918:	085b      	lsrs	r3, r3, #1
 800791a:	61bb      	str	r3, [r7, #24]
 800791c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800791e:	f003 0301 	and.w	r3, r3, #1
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <USB_EPStartXfer+0x3fc>
 8007926:	69bb      	ldr	r3, [r7, #24]
 8007928:	3301      	adds	r3, #1
 800792a:	61bb      	str	r3, [r7, #24]
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	b29b      	uxth	r3, r3
 8007930:	029b      	lsls	r3, r3, #10
 8007932:	b29b      	uxth	r3, r3
 8007934:	8023      	strh	r3, [r4, #0]
 8007936:	e029      	b.n	800798c <USB_EPStartXfer+0x45c>
 8007938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800793a:	095b      	lsrs	r3, r3, #5
 800793c:	61bb      	str	r3, [r7, #24]
 800793e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007940:	f003 031f 	and.w	r3, r3, #31
 8007944:	2b00      	cmp	r3, #0
 8007946:	d102      	bne.n	800794e <USB_EPStartXfer+0x41e>
 8007948:	69bb      	ldr	r3, [r7, #24]
 800794a:	3b01      	subs	r3, #1
 800794c:	61bb      	str	r3, [r7, #24]
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	b29b      	uxth	r3, r3
 8007952:	029b      	lsls	r3, r3, #10
 8007954:	b29b      	uxth	r3, r3
 8007956:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800795a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800795e:	b29b      	uxth	r3, r3
 8007960:	8023      	strh	r3, [r4, #0]
 8007962:	e013      	b.n	800798c <USB_EPStartXfer+0x45c>
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	785b      	ldrb	r3, [r3, #1]
 8007968:	2b01      	cmp	r3, #1
 800796a:	d10f      	bne.n	800798c <USB_EPStartXfer+0x45c>
 800796c:	687c      	ldr	r4, [r7, #4]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007974:	b29b      	uxth	r3, r3
 8007976:	441c      	add	r4, r3
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	00db      	lsls	r3, r3, #3
 800797e:	4423      	add	r3, r4
 8007980:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007984:	461c      	mov	r4, r3
 8007986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007988:	b29b      	uxth	r3, r3
 800798a:	8023      	strh	r3, [r4, #0]
 800798c:	687c      	ldr	r4, [r7, #4]
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	785b      	ldrb	r3, [r3, #1]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d14e      	bne.n	8007a34 <USB_EPStartXfer+0x504>
 8007996:	687c      	ldr	r4, [r7, #4]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800799e:	b29b      	uxth	r3, r3
 80079a0:	441c      	add	r4, r3
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	00db      	lsls	r3, r3, #3
 80079a8:	4423      	add	r3, r4
 80079aa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80079ae:	461c      	mov	r4, r3
 80079b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d10e      	bne.n	80079d4 <USB_EPStartXfer+0x4a4>
 80079b6:	8823      	ldrh	r3, [r4, #0]
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80079be:	b29b      	uxth	r3, r3
 80079c0:	8023      	strh	r3, [r4, #0]
 80079c2:	8823      	ldrh	r3, [r4, #0]
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	8023      	strh	r3, [r4, #0]
 80079d2:	e043      	b.n	8007a5c <USB_EPStartXfer+0x52c>
 80079d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d6:	2b3e      	cmp	r3, #62	; 0x3e
 80079d8:	d816      	bhi.n	8007a08 <USB_EPStartXfer+0x4d8>
 80079da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079dc:	085b      	lsrs	r3, r3, #1
 80079de:	617b      	str	r3, [r7, #20]
 80079e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e2:	f003 0301 	and.w	r3, r3, #1
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d002      	beq.n	80079f0 <USB_EPStartXfer+0x4c0>
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	3301      	adds	r3, #1
 80079ee:	617b      	str	r3, [r7, #20]
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	029b      	lsls	r3, r3, #10
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	8023      	strh	r3, [r4, #0]
 80079fa:	e02f      	b.n	8007a5c <USB_EPStartXfer+0x52c>
 80079fc:	ffff80c0 	.word	0xffff80c0
 8007a00:	ffffc080 	.word	0xffffc080
 8007a04:	ffff8080 	.word	0xffff8080
 8007a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a0a:	095b      	lsrs	r3, r3, #5
 8007a0c:	617b      	str	r3, [r7, #20]
 8007a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a10:	f003 031f 	and.w	r3, r3, #31
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d102      	bne.n	8007a1e <USB_EPStartXfer+0x4ee>
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	617b      	str	r3, [r7, #20]
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	029b      	lsls	r3, r3, #10
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	8023      	strh	r3, [r4, #0]
 8007a32:	e013      	b.n	8007a5c <USB_EPStartXfer+0x52c>
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	785b      	ldrb	r3, [r3, #1]
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d10f      	bne.n	8007a5c <USB_EPStartXfer+0x52c>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	441c      	add	r4, r3
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	00db      	lsls	r3, r3, #3
 8007a4c:	4423      	add	r3, r4
 8007a4e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007a52:	613b      	str	r3, [r7, #16]
 8007a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a56:	b29a      	uxth	r2, r3
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	781b      	ldrb	r3, [r3, #0]
 8007a62:	009b      	lsls	r3, r3, #2
 8007a64:	4413      	add	r3, r2
 8007a66:	881b      	ldrh	r3, [r3, #0]
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a72:	b29c      	uxth	r4, r3
 8007a74:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007a78:	b29c      	uxth	r4, r3
 8007a7a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007a7e:	b29c      	uxth	r4, r3
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	441a      	add	r2, r3
 8007a8a:	4b04      	ldr	r3, [pc, #16]	; (8007a9c <USB_EPStartXfer+0x56c>)
 8007a8c:	4323      	orrs	r3, r4
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007a92:	2300      	movs	r3, #0
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3734      	adds	r7, #52	; 0x34
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd90      	pop	{r4, r7, pc}
 8007a9c:	ffff8080 	.word	0xffff8080

08007aa0 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007aa0:	b490      	push	{r4, r7}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	785b      	ldrb	r3, [r3, #1]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d018      	beq.n	8007ae4 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	4413      	add	r3, r2
 8007abc:	881b      	ldrh	r3, [r3, #0]
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ac4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ac8:	b29c      	uxth	r4, r3
 8007aca:	f084 0310 	eor.w	r3, r4, #16
 8007ace:	b29c      	uxth	r4, r3
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	441a      	add	r2, r3
 8007ada:	4b11      	ldr	r3, [pc, #68]	; (8007b20 <USB_EPSetStall+0x80>)
 8007adc:	4323      	orrs	r3, r4
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	8013      	strh	r3, [r2, #0]
 8007ae2:	e017      	b.n	8007b14 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	781b      	ldrb	r3, [r3, #0]
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	4413      	add	r3, r2
 8007aee:	881b      	ldrh	r3, [r3, #0]
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007afa:	b29c      	uxth	r4, r3
 8007afc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007b00:	b29c      	uxth	r4, r3
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	441a      	add	r2, r3
 8007b0c:	4b04      	ldr	r3, [pc, #16]	; (8007b20 <USB_EPSetStall+0x80>)
 8007b0e:	4323      	orrs	r3, r4
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007b14:	2300      	movs	r3, #0
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3708      	adds	r7, #8
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bc90      	pop	{r4, r7}
 8007b1e:	4770      	bx	lr
 8007b20:	ffff8080 	.word	0xffff8080

08007b24 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007b24:	b490      	push	{r4, r7}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	7b1b      	ldrb	r3, [r3, #12]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d17d      	bne.n	8007c32 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	785b      	ldrb	r3, [r3, #1]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d03d      	beq.n	8007bba <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	781b      	ldrb	r3, [r3, #0]
 8007b44:	009b      	lsls	r3, r3, #2
 8007b46:	4413      	add	r3, r2
 8007b48:	881b      	ldrh	r3, [r3, #0]
 8007b4a:	b29c      	uxth	r4, r3
 8007b4c:	4623      	mov	r3, r4
 8007b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d014      	beq.n	8007b80 <USB_EPClearStall+0x5c>
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	4413      	add	r3, r2
 8007b60:	881b      	ldrh	r3, [r3, #0]
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b6c:	b29c      	uxth	r4, r3
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	441a      	add	r2, r3
 8007b78:	4b31      	ldr	r3, [pc, #196]	; (8007c40 <USB_EPClearStall+0x11c>)
 8007b7a:	4323      	orrs	r3, r4
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	78db      	ldrb	r3, [r3, #3]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d054      	beq.n	8007c32 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	4413      	add	r3, r2
 8007b92:	881b      	ldrh	r3, [r3, #0]
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b9e:	b29c      	uxth	r4, r3
 8007ba0:	f084 0320 	eor.w	r3, r4, #32
 8007ba4:	b29c      	uxth	r4, r3
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	441a      	add	r2, r3
 8007bb0:	4b24      	ldr	r3, [pc, #144]	; (8007c44 <USB_EPClearStall+0x120>)
 8007bb2:	4323      	orrs	r3, r4
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	8013      	strh	r3, [r2, #0]
 8007bb8:	e03b      	b.n	8007c32 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	781b      	ldrb	r3, [r3, #0]
 8007bc0:	009b      	lsls	r3, r3, #2
 8007bc2:	4413      	add	r3, r2
 8007bc4:	881b      	ldrh	r3, [r3, #0]
 8007bc6:	b29c      	uxth	r4, r3
 8007bc8:	4623      	mov	r3, r4
 8007bca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d014      	beq.n	8007bfc <USB_EPClearStall+0xd8>
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	009b      	lsls	r3, r3, #2
 8007bda:	4413      	add	r3, r2
 8007bdc:	881b      	ldrh	r3, [r3, #0]
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007be4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007be8:	b29c      	uxth	r4, r3
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	441a      	add	r2, r3
 8007bf4:	4b14      	ldr	r3, [pc, #80]	; (8007c48 <USB_EPClearStall+0x124>)
 8007bf6:	4323      	orrs	r3, r4
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	781b      	ldrb	r3, [r3, #0]
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	4413      	add	r3, r2
 8007c06:	881b      	ldrh	r3, [r3, #0]
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c12:	b29c      	uxth	r4, r3
 8007c14:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007c18:	b29c      	uxth	r4, r3
 8007c1a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007c1e:	b29c      	uxth	r4, r3
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	009b      	lsls	r3, r3, #2
 8007c28:	441a      	add	r2, r3
 8007c2a:	4b06      	ldr	r3, [pc, #24]	; (8007c44 <USB_EPClearStall+0x120>)
 8007c2c:	4323      	orrs	r3, r4
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3708      	adds	r7, #8
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bc90      	pop	{r4, r7}
 8007c3c:	4770      	bx	lr
 8007c3e:	bf00      	nop
 8007c40:	ffff80c0 	.word	0xffff80c0
 8007c44:	ffff8080 	.word	0xffff8080
 8007c48:	ffffc080 	.word	0xffffc080

08007c4c <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	460b      	mov	r3, r1
 8007c56:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007c58:	78fb      	ldrb	r3, [r7, #3]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d103      	bne.n	8007c66 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2280      	movs	r2, #128	; 0x80
 8007c62:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007c66:	2300      	movs	r3, #0
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c8c:	b29a      	uxth	r2, r3
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	370c      	adds	r7, #12
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca0:	4770      	bx	lr

08007ca2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007ca2:	b480      	push	{r7}
 8007ca4:	b083      	sub	sp, #12
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007cb6:	b29a      	uxth	r2, r3
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8007cbe:	2300      	movs	r3, #0
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007cde:	68fb      	ldr	r3, [r7, #12]
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3714      	adds	r7, #20
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr

08007cec <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007cf6:	2300      	movs	r3, #0
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b08d      	sub	sp, #52	; 0x34
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	60f8      	str	r0, [r7, #12]
 8007d0c:	60b9      	str	r1, [r7, #8]
 8007d0e:	4611      	mov	r1, r2
 8007d10:	461a      	mov	r2, r3
 8007d12:	460b      	mov	r3, r1
 8007d14:	80fb      	strh	r3, [r7, #6]
 8007d16:	4613      	mov	r3, r2
 8007d18:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007d1a:	88bb      	ldrh	r3, [r7, #4]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	085b      	lsrs	r3, r3, #1
 8007d20:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007d2a:	88fa      	ldrh	r2, [r7, #6]
 8007d2c:	69fb      	ldr	r3, [r7, #28]
 8007d2e:	4413      	add	r3, r2
 8007d30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d34:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d3a:	e01b      	b.n	8007d74 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8007d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8007d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d44:	3301      	adds	r3, #1
 8007d46:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8007d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	021b      	lsls	r3, r3, #8
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	461a      	mov	r2, r3
 8007d54:	69bb      	ldr	r3, [r7, #24]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d60:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d64:	3302      	adds	r3, #2
 8007d66:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8007d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8007d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d70:	3b01      	subs	r3, #1
 8007d72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d1e0      	bne.n	8007d3c <USB_WritePMA+0x38>
  }
}
 8007d7a:	bf00      	nop
 8007d7c:	3734      	adds	r7, #52	; 0x34
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr

08007d86 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007d86:	b480      	push	{r7}
 8007d88:	b08b      	sub	sp, #44	; 0x2c
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	60f8      	str	r0, [r7, #12]
 8007d8e:	60b9      	str	r1, [r7, #8]
 8007d90:	4611      	mov	r1, r2
 8007d92:	461a      	mov	r2, r3
 8007d94:	460b      	mov	r3, r1
 8007d96:	80fb      	strh	r3, [r7, #6]
 8007d98:	4613      	mov	r3, r2
 8007d9a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007d9c:	88bb      	ldrh	r3, [r7, #4]
 8007d9e:	085b      	lsrs	r3, r3, #1
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007dac:	88fa      	ldrh	r2, [r7, #6]
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	4413      	add	r3, r2
 8007db2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007db6:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	627b      	str	r3, [r7, #36]	; 0x24
 8007dbc:	e018      	b.n	8007df0 <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007dbe:	6a3b      	ldr	r3, [r7, #32]
 8007dc0:	881b      	ldrh	r3, [r3, #0]
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007dc6:	6a3b      	ldr	r3, [r7, #32]
 8007dc8:	3302      	adds	r3, #2
 8007dca:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	b2da      	uxtb	r2, r3
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	3301      	adds	r3, #1
 8007dd8:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	0a1b      	lsrs	r3, r3, #8
 8007dde:	b2da      	uxtb	r2, r3
 8007de0:	69fb      	ldr	r3, [r7, #28]
 8007de2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	3301      	adds	r3, #1
 8007de8:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8007dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dec:	3b01      	subs	r3, #1
 8007dee:	627b      	str	r3, [r7, #36]	; 0x24
 8007df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d1e3      	bne.n	8007dbe <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8007df6:	88bb      	ldrh	r3, [r7, #4]
 8007df8:	f003 0301 	and.w	r3, r3, #1
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d007      	beq.n	8007e12 <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 8007e02:	6a3b      	ldr	r3, [r7, #32]
 8007e04:	881b      	ldrh	r3, [r3, #0]
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	b2da      	uxtb	r2, r3
 8007e0e:	69fb      	ldr	r3, [r7, #28]
 8007e10:	701a      	strb	r2, [r3, #0]
  }
}
 8007e12:	bf00      	nop
 8007e14:	372c      	adds	r7, #44	; 0x2c
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr

08007e1e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b084      	sub	sp, #16
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
 8007e26:	460b      	mov	r3, r1
 8007e28:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	7c1b      	ldrb	r3, [r3, #16]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d115      	bne.n	8007e62 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007e36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e3a:	2202      	movs	r2, #2
 8007e3c:	2181      	movs	r1, #129	; 0x81
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f005 fb76 	bl	800d530 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007e4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e4e:	2202      	movs	r2, #2
 8007e50:	2101      	movs	r1, #1
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f005 fb6c 	bl	800d530 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8007e60:	e012      	b.n	8007e88 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007e62:	2340      	movs	r3, #64	; 0x40
 8007e64:	2202      	movs	r2, #2
 8007e66:	2181      	movs	r1, #129	; 0x81
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f005 fb61 	bl	800d530 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2201      	movs	r2, #1
 8007e72:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007e74:	2340      	movs	r3, #64	; 0x40
 8007e76:	2202      	movs	r2, #2
 8007e78:	2101      	movs	r1, #1
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f005 fb58 	bl	800d530 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007e88:	2308      	movs	r3, #8
 8007e8a:	2203      	movs	r2, #3
 8007e8c:	2182      	movs	r1, #130	; 0x82
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f005 fb4e 	bl	800d530 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007e9a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007e9e:	f005 fd41 	bl	800d924 <USBD_static_malloc>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d102      	bne.n	8007eba <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	73fb      	strb	r3, [r7, #15]
 8007eb8:	e026      	b.n	8007f08 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ec0:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	7c1b      	ldrb	r3, [r3, #16]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d109      	bne.n	8007ef8 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007eea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007eee:	2101      	movs	r1, #1
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f005 fc93 	bl	800d81c <USBD_LL_PrepareReceive>
 8007ef6:	e007      	b.n	8007f08 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007efe:	2340      	movs	r3, #64	; 0x40
 8007f00:	2101      	movs	r1, #1
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f005 fc8a 	bl	800d81c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3710      	adds	r7, #16
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b084      	sub	sp, #16
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
 8007f1a:	460b      	mov	r3, r1
 8007f1c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007f22:	2181      	movs	r1, #129	; 0x81
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f005 fb41 	bl	800d5ac <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007f30:	2101      	movs	r1, #1
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f005 fb3a 	bl	800d5ac <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007f40:	2182      	movs	r1, #130	; 0x82
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f005 fb32 	bl	800d5ac <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d00e      	beq.n	8007f76 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f005 fce9 	bl	800d940 <USBD_static_free>
    pdev->pClassData = NULL;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8007f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3710      	adds	r7, #16
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b086      	sub	sp, #24
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f90:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007f92:	2300      	movs	r3, #0
 8007f94:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007f96:	2300      	movs	r3, #0
 8007f98:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d039      	beq.n	800801e <USBD_CDC_Setup+0x9e>
 8007faa:	2b20      	cmp	r3, #32
 8007fac:	d17c      	bne.n	80080a8 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	88db      	ldrh	r3, [r3, #6]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d029      	beq.n	800800a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	781b      	ldrb	r3, [r3, #0]
 8007fba:	b25b      	sxtb	r3, r3
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	da11      	bge.n	8007fe4 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	683a      	ldr	r2, [r7, #0]
 8007fca:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007fcc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007fce:	683a      	ldr	r2, [r7, #0]
 8007fd0:	88d2      	ldrh	r2, [r2, #6]
 8007fd2:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007fd4:	6939      	ldr	r1, [r7, #16]
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	88db      	ldrh	r3, [r3, #6]
 8007fda:	461a      	mov	r2, r3
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f001 fa2b 	bl	8009438 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007fe2:	e068      	b.n	80080b6 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	785a      	ldrb	r2, [r3, #1]
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	88db      	ldrh	r3, [r3, #6]
 8007ff2:	b2da      	uxtb	r2, r3
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007ffa:	6939      	ldr	r1, [r7, #16]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	88db      	ldrh	r3, [r3, #6]
 8008000:	461a      	mov	r2, r3
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f001 fa46 	bl	8009494 <USBD_CtlPrepareRx>
      break;
 8008008:	e055      	b.n	80080b6 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	683a      	ldr	r2, [r7, #0]
 8008014:	7850      	ldrb	r0, [r2, #1]
 8008016:	2200      	movs	r2, #0
 8008018:	6839      	ldr	r1, [r7, #0]
 800801a:	4798      	blx	r3
      break;
 800801c:	e04b      	b.n	80080b6 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	785b      	ldrb	r3, [r3, #1]
 8008022:	2b0a      	cmp	r3, #10
 8008024:	d017      	beq.n	8008056 <USBD_CDC_Setup+0xd6>
 8008026:	2b0b      	cmp	r3, #11
 8008028:	d029      	beq.n	800807e <USBD_CDC_Setup+0xfe>
 800802a:	2b00      	cmp	r3, #0
 800802c:	d133      	bne.n	8008096 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008034:	2b03      	cmp	r3, #3
 8008036:	d107      	bne.n	8008048 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008038:	f107 030c 	add.w	r3, r7, #12
 800803c:	2202      	movs	r2, #2
 800803e:	4619      	mov	r1, r3
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f001 f9f9 	bl	8009438 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008046:	e02e      	b.n	80080a6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8008048:	6839      	ldr	r1, [r7, #0]
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f001 f989 	bl	8009362 <USBD_CtlError>
            ret = USBD_FAIL;
 8008050:	2302      	movs	r3, #2
 8008052:	75fb      	strb	r3, [r7, #23]
          break;
 8008054:	e027      	b.n	80080a6 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800805c:	2b03      	cmp	r3, #3
 800805e:	d107      	bne.n	8008070 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008060:	f107 030f 	add.w	r3, r7, #15
 8008064:	2201      	movs	r2, #1
 8008066:	4619      	mov	r1, r3
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f001 f9e5 	bl	8009438 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800806e:	e01a      	b.n	80080a6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8008070:	6839      	ldr	r1, [r7, #0]
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f001 f975 	bl	8009362 <USBD_CtlError>
            ret = USBD_FAIL;
 8008078:	2302      	movs	r3, #2
 800807a:	75fb      	strb	r3, [r7, #23]
          break;
 800807c:	e013      	b.n	80080a6 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008084:	2b03      	cmp	r3, #3
 8008086:	d00d      	beq.n	80080a4 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8008088:	6839      	ldr	r1, [r7, #0]
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f001 f969 	bl	8009362 <USBD_CtlError>
            ret = USBD_FAIL;
 8008090:	2302      	movs	r3, #2
 8008092:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008094:	e006      	b.n	80080a4 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8008096:	6839      	ldr	r1, [r7, #0]
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f001 f962 	bl	8009362 <USBD_CtlError>
          ret = USBD_FAIL;
 800809e:	2302      	movs	r3, #2
 80080a0:	75fb      	strb	r3, [r7, #23]
          break;
 80080a2:	e000      	b.n	80080a6 <USBD_CDC_Setup+0x126>
          break;
 80080a4:	bf00      	nop
      }
      break;
 80080a6:	e006      	b.n	80080b6 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 80080a8:	6839      	ldr	r1, [r7, #0]
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f001 f959 	bl	8009362 <USBD_CtlError>
      ret = USBD_FAIL;
 80080b0:	2302      	movs	r3, #2
 80080b2:	75fb      	strb	r3, [r7, #23]
      break;
 80080b4:	bf00      	nop
  }

  return ret;
 80080b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3718      	adds	r7, #24
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b084      	sub	sp, #16
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	460b      	mov	r3, r1
 80080ca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080d2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80080da:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d037      	beq.n	8008156 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80080e6:	78fa      	ldrb	r2, [r7, #3]
 80080e8:	6879      	ldr	r1, [r7, #4]
 80080ea:	4613      	mov	r3, r2
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	4413      	add	r3, r2
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	440b      	add	r3, r1
 80080f4:	331c      	adds	r3, #28
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d026      	beq.n	800814a <USBD_CDC_DataIn+0x8a>
 80080fc:	78fa      	ldrb	r2, [r7, #3]
 80080fe:	6879      	ldr	r1, [r7, #4]
 8008100:	4613      	mov	r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	4413      	add	r3, r2
 8008106:	009b      	lsls	r3, r3, #2
 8008108:	440b      	add	r3, r1
 800810a:	331c      	adds	r3, #28
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	78fa      	ldrb	r2, [r7, #3]
 8008110:	68b9      	ldr	r1, [r7, #8]
 8008112:	0152      	lsls	r2, r2, #5
 8008114:	440a      	add	r2, r1
 8008116:	3238      	adds	r2, #56	; 0x38
 8008118:	6812      	ldr	r2, [r2, #0]
 800811a:	fbb3 f1f2 	udiv	r1, r3, r2
 800811e:	fb02 f201 	mul.w	r2, r2, r1
 8008122:	1a9b      	subs	r3, r3, r2
 8008124:	2b00      	cmp	r3, #0
 8008126:	d110      	bne.n	800814a <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008128:	78fa      	ldrb	r2, [r7, #3]
 800812a:	6879      	ldr	r1, [r7, #4]
 800812c:	4613      	mov	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	4413      	add	r3, r2
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	440b      	add	r3, r1
 8008136:	331c      	adds	r3, #28
 8008138:	2200      	movs	r2, #0
 800813a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800813c:	78f9      	ldrb	r1, [r7, #3]
 800813e:	2300      	movs	r3, #0
 8008140:	2200      	movs	r2, #0
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f005 fb30 	bl	800d7a8 <USBD_LL_Transmit>
 8008148:	e003      	b.n	8008152 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8008152:	2300      	movs	r3, #0
 8008154:	e000      	b.n	8008158 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8008156:	2302      	movs	r3, #2
  }
}
 8008158:	4618      	mov	r0, r3
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	460b      	mov	r3, r1
 800816a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008172:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008174:	78fb      	ldrb	r3, [r7, #3]
 8008176:	4619      	mov	r1, r3
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f005 fb89 	bl	800d890 <USBD_LL_GetRxDataSize>
 800817e:	4602      	mov	r2, r0
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800818c:	2b00      	cmp	r3, #0
 800818e:	d00d      	beq.n	80081ac <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800819e:	68fa      	ldr	r2, [r7, #12]
 80081a0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80081a4:	4611      	mov	r1, r2
 80081a6:	4798      	blx	r3

    return USBD_OK;
 80081a8:	2300      	movs	r3, #0
 80081aa:	e000      	b.n	80081ae <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80081ac:	2302      	movs	r3, #2
  }
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3710      	adds	r7, #16
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}

080081b6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80081b6:	b580      	push	{r7, lr}
 80081b8:	b084      	sub	sp, #16
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081c4:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d015      	beq.n	80081fc <USBD_CDC_EP0_RxReady+0x46>
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80081d6:	2bff      	cmp	r3, #255	; 0xff
 80081d8:	d010      	beq.n	80081fc <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	68fa      	ldr	r2, [r7, #12]
 80081e4:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80081e8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80081ea:	68fa      	ldr	r2, [r7, #12]
 80081ec:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80081f0:	b292      	uxth	r2, r2
 80081f2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	22ff      	movs	r2, #255	; 0xff
 80081f8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
	...

08008208 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2243      	movs	r2, #67	; 0x43
 8008214:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008216:	4b03      	ldr	r3, [pc, #12]	; (8008224 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008218:	4618      	mov	r0, r3
 800821a:	370c      	adds	r7, #12
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr
 8008224:	20000094 	.word	0x20000094

08008228 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2243      	movs	r2, #67	; 0x43
 8008234:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008236:	4b03      	ldr	r3, [pc, #12]	; (8008244 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008238:	4618      	mov	r0, r3
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr
 8008244:	20000050 	.word	0x20000050

08008248 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2243      	movs	r2, #67	; 0x43
 8008254:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008256:	4b03      	ldr	r3, [pc, #12]	; (8008264 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008258:	4618      	mov	r0, r3
 800825a:	370c      	adds	r7, #12
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr
 8008264:	200000d8 	.word	0x200000d8

08008268 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	220a      	movs	r2, #10
 8008274:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008276:	4b03      	ldr	r3, [pc, #12]	; (8008284 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008278:	4618      	mov	r0, r3
 800827a:	370c      	adds	r7, #12
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr
 8008284:	2000000c 	.word	0x2000000c

08008288 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008292:	2302      	movs	r3, #2
 8008294:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d005      	beq.n	80082a8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	683a      	ldr	r2, [r7, #0]
 80082a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80082a4:	2300      	movs	r3, #0
 80082a6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80082a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3714      	adds	r7, #20
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr

080082b6 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80082b6:	b480      	push	{r7}
 80082b8:	b087      	sub	sp, #28
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	60f8      	str	r0, [r7, #12]
 80082be:	60b9      	str	r1, [r7, #8]
 80082c0:	4613      	mov	r3, r2
 80082c2:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082ca:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	68ba      	ldr	r2, [r7, #8]
 80082d0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80082d4:	88fa      	ldrh	r2, [r7, #6]
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80082dc:	2300      	movs	r3, #0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	371c      	adds	r7, #28
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr

080082ea <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80082ea:	b480      	push	{r7}
 80082ec:	b085      	sub	sp, #20
 80082ee:	af00      	add	r7, sp, #0
 80082f0:	6078      	str	r0, [r7, #4]
 80082f2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082fa:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	683a      	ldr	r2, [r7, #0]
 8008300:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8008304:	2300      	movs	r3, #0
}
 8008306:	4618      	mov	r0, r3
 8008308:	3714      	adds	r7, #20
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr

08008312 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008312:	b580      	push	{r7, lr}
 8008314:	b084      	sub	sp, #16
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008320:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008328:	2b00      	cmp	r3, #0
 800832a:	d01c      	beq.n	8008366 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008332:	2b00      	cmp	r3, #0
 8008334:	d115      	bne.n	8008362 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2201      	movs	r2, #1
 800833a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008354:	b29b      	uxth	r3, r3
 8008356:	2181      	movs	r1, #129	; 0x81
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f005 fa25 	bl	800d7a8 <USBD_LL_Transmit>

      return USBD_OK;
 800835e:	2300      	movs	r3, #0
 8008360:	e002      	b.n	8008368 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008362:	2301      	movs	r3, #1
 8008364:	e000      	b.n	8008368 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008366:	2302      	movs	r3, #2
  }
}
 8008368:	4618      	mov	r0, r3
 800836a:	3710      	adds	r7, #16
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800837e:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008386:	2b00      	cmp	r3, #0
 8008388:	d017      	beq.n	80083ba <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	7c1b      	ldrb	r3, [r3, #16]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d109      	bne.n	80083a6 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008398:	f44f 7300 	mov.w	r3, #512	; 0x200
 800839c:	2101      	movs	r1, #1
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f005 fa3c 	bl	800d81c <USBD_LL_PrepareReceive>
 80083a4:	e007      	b.n	80083b6 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80083ac:	2340      	movs	r3, #64	; 0x40
 80083ae:	2101      	movs	r1, #1
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f005 fa33 	bl	800d81c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	e000      	b.n	80083bc <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80083ba:	2302      	movs	r3, #2
  }
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3710      	adds	r7, #16
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b084      	sub	sp, #16
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	60f8      	str	r0, [r7, #12]
 80083cc:	60b9      	str	r1, [r7, #8]
 80083ce:	4613      	mov	r3, r2
 80083d0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d101      	bne.n	80083dc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80083d8:	2302      	movs	r3, #2
 80083da:	e01a      	b.n	8008412 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d003      	beq.n	80083ee <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2200      	movs	r2, #0
 80083ea:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d003      	beq.n	80083fc <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	79fa      	ldrb	r2, [r7, #7]
 8008408:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800840a:	68f8      	ldr	r0, [r7, #12]
 800840c:	f004 fffc 	bl	800d408 <USBD_LL_Init>

  return USBD_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3710      	adds	r7, #16
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800841a:	b480      	push	{r7}
 800841c:	b085      	sub	sp, #20
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]
 8008422:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008424:	2300      	movs	r3, #0
 8008426:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d006      	beq.n	800843c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	683a      	ldr	r2, [r7, #0]
 8008432:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008436:	2300      	movs	r3, #0
 8008438:	73fb      	strb	r3, [r7, #15]
 800843a:	e001      	b.n	8008440 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800843c:	2302      	movs	r3, #2
 800843e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008440:	7bfb      	ldrb	r3, [r7, #15]
}
 8008442:	4618      	mov	r0, r3
 8008444:	3714      	adds	r7, #20
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr

0800844e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800844e:	b580      	push	{r7, lr}
 8008450:	b082      	sub	sp, #8
 8008452:	af00      	add	r7, sp, #0
 8008454:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f005 f838 	bl	800d4cc <USBD_LL_Start>

  return USBD_OK;
 800845c:	2300      	movs	r3, #0
}
 800845e:	4618      	mov	r0, r3
 8008460:	3708      	adds	r7, #8
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}

08008466 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008466:	b480      	push	{r7}
 8008468:	b083      	sub	sp, #12
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800846e:	2300      	movs	r3, #0
}
 8008470:	4618      	mov	r0, r3
 8008472:	370c      	adds	r7, #12
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr

0800847c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	460b      	mov	r3, r1
 8008486:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008488:	2302      	movs	r3, #2
 800848a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008492:	2b00      	cmp	r3, #0
 8008494:	d00c      	beq.n	80084b0 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	78fa      	ldrb	r2, [r7, #3]
 80084a0:	4611      	mov	r1, r2
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	4798      	blx	r3
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d101      	bne.n	80084b0 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80084ac:	2300      	movs	r3, #0
 80084ae:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80084b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3710      	adds	r7, #16
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bd80      	pop	{r7, pc}

080084ba <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80084ba:	b580      	push	{r7, lr}
 80084bc:	b082      	sub	sp, #8
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
 80084c2:	460b      	mov	r3, r1
 80084c4:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	78fa      	ldrb	r2, [r7, #3]
 80084d0:	4611      	mov	r1, r2
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	4798      	blx	r3

  return USBD_OK;
 80084d6:	2300      	movs	r3, #0
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3708      	adds	r7, #8
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}

080084e0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b082      	sub	sp, #8
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	4618      	mov	r0, r3
 80084f4:	f000 fef8 	bl	80092e8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008506:	461a      	mov	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008514:	f003 031f 	and.w	r3, r3, #31
 8008518:	2b01      	cmp	r3, #1
 800851a:	d00c      	beq.n	8008536 <USBD_LL_SetupStage+0x56>
 800851c:	2b01      	cmp	r3, #1
 800851e:	d302      	bcc.n	8008526 <USBD_LL_SetupStage+0x46>
 8008520:	2b02      	cmp	r3, #2
 8008522:	d010      	beq.n	8008546 <USBD_LL_SetupStage+0x66>
 8008524:	e017      	b.n	8008556 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800852c:	4619      	mov	r1, r3
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f9ce 	bl	80088d0 <USBD_StdDevReq>
      break;
 8008534:	e01a      	b.n	800856c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800853c:	4619      	mov	r1, r3
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 fa30 	bl	80089a4 <USBD_StdItfReq>
      break;
 8008544:	e012      	b.n	800856c <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800854c:	4619      	mov	r1, r3
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 fa6e 	bl	8008a30 <USBD_StdEPReq>
      break;
 8008554:	e00a      	b.n	800856c <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800855c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008560:	b2db      	uxtb	r3, r3
 8008562:	4619      	mov	r1, r3
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f005 f857 	bl	800d618 <USBD_LL_StallEP>
      break;
 800856a:	bf00      	nop
  }

  return USBD_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3708      	adds	r7, #8
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b086      	sub	sp, #24
 800857a:	af00      	add	r7, sp, #0
 800857c:	60f8      	str	r0, [r7, #12]
 800857e:	460b      	mov	r3, r1
 8008580:	607a      	str	r2, [r7, #4]
 8008582:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008584:	7afb      	ldrb	r3, [r7, #11]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d14b      	bne.n	8008622 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008590:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008598:	2b03      	cmp	r3, #3
 800859a:	d134      	bne.n	8008606 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	68da      	ldr	r2, [r3, #12]
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	691b      	ldr	r3, [r3, #16]
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d919      	bls.n	80085dc <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	68da      	ldr	r2, [r3, #12]
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	691b      	ldr	r3, [r3, #16]
 80085b0:	1ad2      	subs	r2, r2, r3
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	68da      	ldr	r2, [r3, #12]
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80085be:	429a      	cmp	r2, r3
 80085c0:	d203      	bcs.n	80085ca <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	e002      	b.n	80085d0 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	461a      	mov	r2, r3
 80085d2:	6879      	ldr	r1, [r7, #4]
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f000 ff7b 	bl	80094d0 <USBD_CtlContinueRx>
 80085da:	e038      	b.n	800864e <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085e2:	691b      	ldr	r3, [r3, #16]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d00a      	beq.n	80085fe <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80085ee:	2b03      	cmp	r3, #3
 80085f0:	d105      	bne.n	80085fe <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	68f8      	ldr	r0, [r7, #12]
 80085fc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80085fe:	68f8      	ldr	r0, [r7, #12]
 8008600:	f000 ff78 	bl	80094f4 <USBD_CtlSendStatus>
 8008604:	e023      	b.n	800864e <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800860c:	2b05      	cmp	r3, #5
 800860e:	d11e      	bne.n	800864e <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008618:	2100      	movs	r1, #0
 800861a:	68f8      	ldr	r0, [r7, #12]
 800861c:	f004 fffc 	bl	800d618 <USBD_LL_StallEP>
 8008620:	e015      	b.n	800864e <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008628:	699b      	ldr	r3, [r3, #24]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00d      	beq.n	800864a <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008634:	2b03      	cmp	r3, #3
 8008636:	d108      	bne.n	800864a <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800863e:	699b      	ldr	r3, [r3, #24]
 8008640:	7afa      	ldrb	r2, [r7, #11]
 8008642:	4611      	mov	r1, r2
 8008644:	68f8      	ldr	r0, [r7, #12]
 8008646:	4798      	blx	r3
 8008648:	e001      	b.n	800864e <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800864a:	2302      	movs	r3, #2
 800864c:	e000      	b.n	8008650 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	3718      	adds	r7, #24
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b086      	sub	sp, #24
 800865c:	af00      	add	r7, sp, #0
 800865e:	60f8      	str	r0, [r7, #12]
 8008660:	460b      	mov	r3, r1
 8008662:	607a      	str	r2, [r7, #4]
 8008664:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008666:	7afb      	ldrb	r3, [r7, #11]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d17f      	bne.n	800876c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	3314      	adds	r3, #20
 8008670:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008678:	2b02      	cmp	r3, #2
 800867a:	d15c      	bne.n	8008736 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	68da      	ldr	r2, [r3, #12]
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	691b      	ldr	r3, [r3, #16]
 8008684:	429a      	cmp	r2, r3
 8008686:	d915      	bls.n	80086b4 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	68da      	ldr	r2, [r3, #12]
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	691b      	ldr	r3, [r3, #16]
 8008690:	1ad2      	subs	r2, r2, r3
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	b29b      	uxth	r3, r3
 800869c:	461a      	mov	r2, r3
 800869e:	6879      	ldr	r1, [r7, #4]
 80086a0:	68f8      	ldr	r0, [r7, #12]
 80086a2:	f000 fee5 	bl	8009470 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80086a6:	2300      	movs	r3, #0
 80086a8:	2200      	movs	r2, #0
 80086aa:	2100      	movs	r1, #0
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f005 f8b5 	bl	800d81c <USBD_LL_PrepareReceive>
 80086b2:	e04e      	b.n	8008752 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	689b      	ldr	r3, [r3, #8]
 80086b8:	697a      	ldr	r2, [r7, #20]
 80086ba:	6912      	ldr	r2, [r2, #16]
 80086bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80086c0:	fb02 f201 	mul.w	r2, r2, r1
 80086c4:	1a9b      	subs	r3, r3, r2
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d11c      	bne.n	8008704 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	689a      	ldr	r2, [r3, #8]
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d316      	bcc.n	8008704 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	689a      	ldr	r2, [r3, #8]
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d20f      	bcs.n	8008704 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80086e4:	2200      	movs	r2, #0
 80086e6:	2100      	movs	r1, #0
 80086e8:	68f8      	ldr	r0, [r7, #12]
 80086ea:	f000 fec1 	bl	8009470 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2200      	movs	r2, #0
 80086f2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80086f6:	2300      	movs	r3, #0
 80086f8:	2200      	movs	r2, #0
 80086fa:	2100      	movs	r1, #0
 80086fc:	68f8      	ldr	r0, [r7, #12]
 80086fe:	f005 f88d 	bl	800d81c <USBD_LL_PrepareReceive>
 8008702:	e026      	b.n	8008752 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800870a:	68db      	ldr	r3, [r3, #12]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d00a      	beq.n	8008726 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008716:	2b03      	cmp	r3, #3
 8008718:	d105      	bne.n	8008726 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008720:	68db      	ldr	r3, [r3, #12]
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008726:	2180      	movs	r1, #128	; 0x80
 8008728:	68f8      	ldr	r0, [r7, #12]
 800872a:	f004 ff75 	bl	800d618 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f000 fef3 	bl	800951a <USBD_CtlReceiveStatus>
 8008734:	e00d      	b.n	8008752 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800873c:	2b04      	cmp	r3, #4
 800873e:	d004      	beq.n	800874a <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008746:	2b00      	cmp	r3, #0
 8008748:	d103      	bne.n	8008752 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800874a:	2180      	movs	r1, #128	; 0x80
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f004 ff63 	bl	800d618 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008758:	2b01      	cmp	r3, #1
 800875a:	d11d      	bne.n	8008798 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800875c:	68f8      	ldr	r0, [r7, #12]
 800875e:	f7ff fe82 	bl	8008466 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800876a:	e015      	b.n	8008798 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008772:	695b      	ldr	r3, [r3, #20]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d00d      	beq.n	8008794 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800877e:	2b03      	cmp	r3, #3
 8008780:	d108      	bne.n	8008794 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008788:	695b      	ldr	r3, [r3, #20]
 800878a:	7afa      	ldrb	r2, [r7, #11]
 800878c:	4611      	mov	r1, r2
 800878e:	68f8      	ldr	r0, [r7, #12]
 8008790:	4798      	blx	r3
 8008792:	e001      	b.n	8008798 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008794:	2302      	movs	r3, #2
 8008796:	e000      	b.n	800879a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008798:	2300      	movs	r3, #0
}
 800879a:	4618      	mov	r0, r3
 800879c:	3718      	adds	r7, #24
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}

080087a2 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80087a2:	b580      	push	{r7, lr}
 80087a4:	b082      	sub	sp, #8
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80087aa:	2340      	movs	r3, #64	; 0x40
 80087ac:	2200      	movs	r2, #0
 80087ae:	2100      	movs	r1, #0
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f004 febd 	bl	800d530 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2201      	movs	r2, #1
 80087ba:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2240      	movs	r2, #64	; 0x40
 80087c2:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80087c6:	2340      	movs	r3, #64	; 0x40
 80087c8:	2200      	movs	r2, #0
 80087ca:	2180      	movs	r1, #128	; 0x80
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f004 feaf 	bl	800d530 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2201      	movs	r2, #1
 80087d6:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2240      	movs	r2, #64	; 0x40
 80087dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2201      	movs	r2, #1
 80087e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008802:	2b00      	cmp	r3, #0
 8008804:	d009      	beq.n	800881a <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	6852      	ldr	r2, [r2, #4]
 8008812:	b2d2      	uxtb	r2, r2
 8008814:	4611      	mov	r1, r2
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	4798      	blx	r3
  }

  return USBD_OK;
 800881a:	2300      	movs	r3, #0
}
 800881c:	4618      	mov	r0, r3
 800881e:	3708      	adds	r7, #8
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008824:	b480      	push	{r7}
 8008826:	b083      	sub	sp, #12
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	460b      	mov	r3, r1
 800882e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	78fa      	ldrb	r2, [r7, #3]
 8008834:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008836:	2300      	movs	r3, #0
}
 8008838:	4618      	mov	r0, r3
 800883a:	370c      	adds	r7, #12
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr

08008844 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2204      	movs	r2, #4
 800885c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008860:	2300      	movs	r3, #0
}
 8008862:	4618      	mov	r0, r3
 8008864:	370c      	adds	r7, #12
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr

0800886e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800886e:	b480      	push	{r7}
 8008870:	b083      	sub	sp, #12
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800887c:	2b04      	cmp	r3, #4
 800887e:	d105      	bne.n	800888c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800888c:	2300      	movs	r3, #0
}
 800888e:	4618      	mov	r0, r3
 8008890:	370c      	adds	r7, #12
 8008892:	46bd      	mov	sp, r7
 8008894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008898:	4770      	bx	lr

0800889a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800889a:	b580      	push	{r7, lr}
 800889c:	b082      	sub	sp, #8
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088a8:	2b03      	cmp	r3, #3
 80088aa:	d10b      	bne.n	80088c4 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088b2:	69db      	ldr	r3, [r3, #28]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d005      	beq.n	80088c4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088be:	69db      	ldr	r3, [r3, #28]
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80088c4:	2300      	movs	r3, #0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3708      	adds	r7, #8
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}
	...

080088d0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80088da:	2300      	movs	r3, #0
 80088dc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80088e6:	2b20      	cmp	r3, #32
 80088e8:	d004      	beq.n	80088f4 <USBD_StdDevReq+0x24>
 80088ea:	2b40      	cmp	r3, #64	; 0x40
 80088ec:	d002      	beq.n	80088f4 <USBD_StdDevReq+0x24>
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d008      	beq.n	8008904 <USBD_StdDevReq+0x34>
 80088f2:	e04c      	b.n	800898e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	6839      	ldr	r1, [r7, #0]
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	4798      	blx	r3
      break;
 8008902:	e049      	b.n	8008998 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	785b      	ldrb	r3, [r3, #1]
 8008908:	2b09      	cmp	r3, #9
 800890a:	d83a      	bhi.n	8008982 <USBD_StdDevReq+0xb2>
 800890c:	a201      	add	r2, pc, #4	; (adr r2, 8008914 <USBD_StdDevReq+0x44>)
 800890e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008912:	bf00      	nop
 8008914:	08008965 	.word	0x08008965
 8008918:	08008979 	.word	0x08008979
 800891c:	08008983 	.word	0x08008983
 8008920:	0800896f 	.word	0x0800896f
 8008924:	08008983 	.word	0x08008983
 8008928:	08008947 	.word	0x08008947
 800892c:	0800893d 	.word	0x0800893d
 8008930:	08008983 	.word	0x08008983
 8008934:	0800895b 	.word	0x0800895b
 8008938:	08008951 	.word	0x08008951
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800893c:	6839      	ldr	r1, [r7, #0]
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 f9d4 	bl	8008cec <USBD_GetDescriptor>
          break;
 8008944:	e022      	b.n	800898c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008946:	6839      	ldr	r1, [r7, #0]
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 fb61 	bl	8009010 <USBD_SetAddress>
          break;
 800894e:	e01d      	b.n	800898c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008950:	6839      	ldr	r1, [r7, #0]
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 fb9e 	bl	8009094 <USBD_SetConfig>
          break;
 8008958:	e018      	b.n	800898c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800895a:	6839      	ldr	r1, [r7, #0]
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f000 fc27 	bl	80091b0 <USBD_GetConfig>
          break;
 8008962:	e013      	b.n	800898c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008964:	6839      	ldr	r1, [r7, #0]
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 fc56 	bl	8009218 <USBD_GetStatus>
          break;
 800896c:	e00e      	b.n	800898c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800896e:	6839      	ldr	r1, [r7, #0]
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 fc84 	bl	800927e <USBD_SetFeature>
          break;
 8008976:	e009      	b.n	800898c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008978:	6839      	ldr	r1, [r7, #0]
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 fc93 	bl	80092a6 <USBD_ClrFeature>
          break;
 8008980:	e004      	b.n	800898c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008982:	6839      	ldr	r1, [r7, #0]
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f000 fcec 	bl	8009362 <USBD_CtlError>
          break;
 800898a:	bf00      	nop
      }
      break;
 800898c:	e004      	b.n	8008998 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800898e:	6839      	ldr	r1, [r7, #0]
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 fce6 	bl	8009362 <USBD_CtlError>
      break;
 8008996:	bf00      	nop
  }

  return ret;
 8008998:	7bfb      	ldrb	r3, [r7, #15]
}
 800899a:	4618      	mov	r0, r3
 800899c:	3710      	adds	r7, #16
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop

080089a4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089ae:	2300      	movs	r3, #0
 80089b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80089ba:	2b20      	cmp	r3, #32
 80089bc:	d003      	beq.n	80089c6 <USBD_StdItfReq+0x22>
 80089be:	2b40      	cmp	r3, #64	; 0x40
 80089c0:	d001      	beq.n	80089c6 <USBD_StdItfReq+0x22>
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d12a      	bne.n	8008a1c <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089cc:	3b01      	subs	r3, #1
 80089ce:	2b02      	cmp	r3, #2
 80089d0:	d81d      	bhi.n	8008a0e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	889b      	ldrh	r3, [r3, #4]
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d813      	bhi.n	8008a04 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	6839      	ldr	r1, [r7, #0]
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	4798      	blx	r3
 80089ea:	4603      	mov	r3, r0
 80089ec:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	88db      	ldrh	r3, [r3, #6]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d110      	bne.n	8008a18 <USBD_StdItfReq+0x74>
 80089f6:	7bfb      	ldrb	r3, [r7, #15]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d10d      	bne.n	8008a18 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 fd79 	bl	80094f4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008a02:	e009      	b.n	8008a18 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8008a04:	6839      	ldr	r1, [r7, #0]
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f000 fcab 	bl	8009362 <USBD_CtlError>
          break;
 8008a0c:	e004      	b.n	8008a18 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8008a0e:	6839      	ldr	r1, [r7, #0]
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 fca6 	bl	8009362 <USBD_CtlError>
          break;
 8008a16:	e000      	b.n	8008a1a <USBD_StdItfReq+0x76>
          break;
 8008a18:	bf00      	nop
      }
      break;
 8008a1a:	e004      	b.n	8008a26 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8008a1c:	6839      	ldr	r1, [r7, #0]
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 fc9f 	bl	8009362 <USBD_CtlError>
      break;
 8008a24:	bf00      	nop
  }

  return USBD_OK;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3710      	adds	r7, #16
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	889b      	ldrh	r3, [r3, #4]
 8008a42:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a4c:	2b20      	cmp	r3, #32
 8008a4e:	d004      	beq.n	8008a5a <USBD_StdEPReq+0x2a>
 8008a50:	2b40      	cmp	r3, #64	; 0x40
 8008a52:	d002      	beq.n	8008a5a <USBD_StdEPReq+0x2a>
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d008      	beq.n	8008a6a <USBD_StdEPReq+0x3a>
 8008a58:	e13d      	b.n	8008cd6 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	6839      	ldr	r1, [r7, #0]
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	4798      	blx	r3
      break;
 8008a68:	e13a      	b.n	8008ce0 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a72:	2b20      	cmp	r3, #32
 8008a74:	d10a      	bne.n	8008a8c <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	6839      	ldr	r1, [r7, #0]
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	4798      	blx	r3
 8008a84:	4603      	mov	r3, r0
 8008a86:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008a88:	7bfb      	ldrb	r3, [r7, #15]
 8008a8a:	e12a      	b.n	8008ce2 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	785b      	ldrb	r3, [r3, #1]
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	d03e      	beq.n	8008b12 <USBD_StdEPReq+0xe2>
 8008a94:	2b03      	cmp	r3, #3
 8008a96:	d002      	beq.n	8008a9e <USBD_StdEPReq+0x6e>
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d070      	beq.n	8008b7e <USBD_StdEPReq+0x14e>
 8008a9c:	e115      	b.n	8008cca <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d002      	beq.n	8008aae <USBD_StdEPReq+0x7e>
 8008aa8:	2b03      	cmp	r3, #3
 8008aaa:	d015      	beq.n	8008ad8 <USBD_StdEPReq+0xa8>
 8008aac:	e02b      	b.n	8008b06 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008aae:	7bbb      	ldrb	r3, [r7, #14]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d00c      	beq.n	8008ace <USBD_StdEPReq+0x9e>
 8008ab4:	7bbb      	ldrb	r3, [r7, #14]
 8008ab6:	2b80      	cmp	r3, #128	; 0x80
 8008ab8:	d009      	beq.n	8008ace <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008aba:	7bbb      	ldrb	r3, [r7, #14]
 8008abc:	4619      	mov	r1, r3
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f004 fdaa 	bl	800d618 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008ac4:	2180      	movs	r1, #128	; 0x80
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f004 fda6 	bl	800d618 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008acc:	e020      	b.n	8008b10 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8008ace:	6839      	ldr	r1, [r7, #0]
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 fc46 	bl	8009362 <USBD_CtlError>
              break;
 8008ad6:	e01b      	b.n	8008b10 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	885b      	ldrh	r3, [r3, #2]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d10e      	bne.n	8008afe <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8008ae0:	7bbb      	ldrb	r3, [r7, #14]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00b      	beq.n	8008afe <USBD_StdEPReq+0xce>
 8008ae6:	7bbb      	ldrb	r3, [r7, #14]
 8008ae8:	2b80      	cmp	r3, #128	; 0x80
 8008aea:	d008      	beq.n	8008afe <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	88db      	ldrh	r3, [r3, #6]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d104      	bne.n	8008afe <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008af4:	7bbb      	ldrb	r3, [r7, #14]
 8008af6:	4619      	mov	r1, r3
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f004 fd8d 	bl	800d618 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 fcf8 	bl	80094f4 <USBD_CtlSendStatus>

              break;
 8008b04:	e004      	b.n	8008b10 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8008b06:	6839      	ldr	r1, [r7, #0]
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 fc2a 	bl	8009362 <USBD_CtlError>
              break;
 8008b0e:	bf00      	nop
          }
          break;
 8008b10:	e0e0      	b.n	8008cd4 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	d002      	beq.n	8008b22 <USBD_StdEPReq+0xf2>
 8008b1c:	2b03      	cmp	r3, #3
 8008b1e:	d015      	beq.n	8008b4c <USBD_StdEPReq+0x11c>
 8008b20:	e026      	b.n	8008b70 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b22:	7bbb      	ldrb	r3, [r7, #14]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d00c      	beq.n	8008b42 <USBD_StdEPReq+0x112>
 8008b28:	7bbb      	ldrb	r3, [r7, #14]
 8008b2a:	2b80      	cmp	r3, #128	; 0x80
 8008b2c:	d009      	beq.n	8008b42 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008b2e:	7bbb      	ldrb	r3, [r7, #14]
 8008b30:	4619      	mov	r1, r3
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f004 fd70 	bl	800d618 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008b38:	2180      	movs	r1, #128	; 0x80
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f004 fd6c 	bl	800d618 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b40:	e01c      	b.n	8008b7c <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8008b42:	6839      	ldr	r1, [r7, #0]
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 fc0c 	bl	8009362 <USBD_CtlError>
              break;
 8008b4a:	e017      	b.n	8008b7c <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	885b      	ldrh	r3, [r3, #2]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d112      	bne.n	8008b7a <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008b54:	7bbb      	ldrb	r3, [r7, #14]
 8008b56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d004      	beq.n	8008b68 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008b5e:	7bbb      	ldrb	r3, [r7, #14]
 8008b60:	4619      	mov	r1, r3
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f004 fd8e 	bl	800d684 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 fcc3 	bl	80094f4 <USBD_CtlSendStatus>
              }
              break;
 8008b6e:	e004      	b.n	8008b7a <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8008b70:	6839      	ldr	r1, [r7, #0]
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 fbf5 	bl	8009362 <USBD_CtlError>
              break;
 8008b78:	e000      	b.n	8008b7c <USBD_StdEPReq+0x14c>
              break;
 8008b7a:	bf00      	nop
          }
          break;
 8008b7c:	e0aa      	b.n	8008cd4 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b84:	2b02      	cmp	r3, #2
 8008b86:	d002      	beq.n	8008b8e <USBD_StdEPReq+0x15e>
 8008b88:	2b03      	cmp	r3, #3
 8008b8a:	d032      	beq.n	8008bf2 <USBD_StdEPReq+0x1c2>
 8008b8c:	e097      	b.n	8008cbe <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b8e:	7bbb      	ldrb	r3, [r7, #14]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d007      	beq.n	8008ba4 <USBD_StdEPReq+0x174>
 8008b94:	7bbb      	ldrb	r3, [r7, #14]
 8008b96:	2b80      	cmp	r3, #128	; 0x80
 8008b98:	d004      	beq.n	8008ba4 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8008b9a:	6839      	ldr	r1, [r7, #0]
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 fbe0 	bl	8009362 <USBD_CtlError>
                break;
 8008ba2:	e091      	b.n	8008cc8 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ba4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	da0b      	bge.n	8008bc4 <USBD_StdEPReq+0x194>
 8008bac:	7bbb      	ldrb	r3, [r7, #14]
 8008bae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008bb2:	4613      	mov	r3, r2
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	4413      	add	r3, r2
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	3310      	adds	r3, #16
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	3304      	adds	r3, #4
 8008bc2:	e00b      	b.n	8008bdc <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008bc4:	7bbb      	ldrb	r3, [r7, #14]
 8008bc6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bca:	4613      	mov	r3, r2
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	4413      	add	r3, r2
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008bd6:	687a      	ldr	r2, [r7, #4]
 8008bd8:	4413      	add	r3, r2
 8008bda:	3304      	adds	r3, #4
 8008bdc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	2200      	movs	r2, #0
 8008be2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	2202      	movs	r2, #2
 8008be8:	4619      	mov	r1, r3
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f000 fc24 	bl	8009438 <USBD_CtlSendData>
              break;
 8008bf0:	e06a      	b.n	8008cc8 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008bf2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	da11      	bge.n	8008c1e <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008bfa:	7bbb      	ldrb	r3, [r7, #14]
 8008bfc:	f003 020f 	and.w	r2, r3, #15
 8008c00:	6879      	ldr	r1, [r7, #4]
 8008c02:	4613      	mov	r3, r2
 8008c04:	009b      	lsls	r3, r3, #2
 8008c06:	4413      	add	r3, r2
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	440b      	add	r3, r1
 8008c0c:	3318      	adds	r3, #24
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d117      	bne.n	8008c44 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008c14:	6839      	ldr	r1, [r7, #0]
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 fba3 	bl	8009362 <USBD_CtlError>
                  break;
 8008c1c:	e054      	b.n	8008cc8 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008c1e:	7bbb      	ldrb	r3, [r7, #14]
 8008c20:	f003 020f 	and.w	r2, r3, #15
 8008c24:	6879      	ldr	r1, [r7, #4]
 8008c26:	4613      	mov	r3, r2
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	4413      	add	r3, r2
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	440b      	add	r3, r1
 8008c30:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d104      	bne.n	8008c44 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8008c3a:	6839      	ldr	r1, [r7, #0]
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 fb90 	bl	8009362 <USBD_CtlError>
                  break;
 8008c42:	e041      	b.n	8008cc8 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	da0b      	bge.n	8008c64 <USBD_StdEPReq+0x234>
 8008c4c:	7bbb      	ldrb	r3, [r7, #14]
 8008c4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c52:	4613      	mov	r3, r2
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	4413      	add	r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	3310      	adds	r3, #16
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	4413      	add	r3, r2
 8008c60:	3304      	adds	r3, #4
 8008c62:	e00b      	b.n	8008c7c <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c64:	7bbb      	ldrb	r3, [r7, #14]
 8008c66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	4413      	add	r3, r2
 8008c70:	009b      	lsls	r3, r3, #2
 8008c72:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	4413      	add	r3, r2
 8008c7a:	3304      	adds	r3, #4
 8008c7c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008c7e:	7bbb      	ldrb	r3, [r7, #14]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d002      	beq.n	8008c8a <USBD_StdEPReq+0x25a>
 8008c84:	7bbb      	ldrb	r3, [r7, #14]
 8008c86:	2b80      	cmp	r3, #128	; 0x80
 8008c88:	d103      	bne.n	8008c92 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	601a      	str	r2, [r3, #0]
 8008c90:	e00e      	b.n	8008cb0 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008c92:	7bbb      	ldrb	r3, [r7, #14]
 8008c94:	4619      	mov	r1, r3
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f004 fd2a 	bl	800d6f0 <USBD_LL_IsStallEP>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d003      	beq.n	8008caa <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	601a      	str	r2, [r3, #0]
 8008ca8:	e002      	b.n	8008cb0 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	2200      	movs	r2, #0
 8008cae:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	2202      	movs	r2, #2
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 fbbe 	bl	8009438 <USBD_CtlSendData>
              break;
 8008cbc:	e004      	b.n	8008cc8 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8008cbe:	6839      	ldr	r1, [r7, #0]
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f000 fb4e 	bl	8009362 <USBD_CtlError>
              break;
 8008cc6:	bf00      	nop
          }
          break;
 8008cc8:	e004      	b.n	8008cd4 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8008cca:	6839      	ldr	r1, [r7, #0]
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fb48 	bl	8009362 <USBD_CtlError>
          break;
 8008cd2:	bf00      	nop
      }
      break;
 8008cd4:	e004      	b.n	8008ce0 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8008cd6:	6839      	ldr	r1, [r7, #0]
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 fb42 	bl	8009362 <USBD_CtlError>
      break;
 8008cde:	bf00      	nop
  }

  return ret;
 8008ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3710      	adds	r7, #16
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}
	...

08008cec <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b084      	sub	sp, #16
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	885b      	ldrh	r3, [r3, #2]
 8008d06:	0a1b      	lsrs	r3, r3, #8
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	2b0e      	cmp	r3, #14
 8008d0e:	f200 8152 	bhi.w	8008fb6 <USBD_GetDescriptor+0x2ca>
 8008d12:	a201      	add	r2, pc, #4	; (adr r2, 8008d18 <USBD_GetDescriptor+0x2c>)
 8008d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d18:	08008d89 	.word	0x08008d89
 8008d1c:	08008da1 	.word	0x08008da1
 8008d20:	08008de1 	.word	0x08008de1
 8008d24:	08008fb7 	.word	0x08008fb7
 8008d28:	08008fb7 	.word	0x08008fb7
 8008d2c:	08008f57 	.word	0x08008f57
 8008d30:	08008f83 	.word	0x08008f83
 8008d34:	08008fb7 	.word	0x08008fb7
 8008d38:	08008fb7 	.word	0x08008fb7
 8008d3c:	08008fb7 	.word	0x08008fb7
 8008d40:	08008fb7 	.word	0x08008fb7
 8008d44:	08008fb7 	.word	0x08008fb7
 8008d48:	08008fb7 	.word	0x08008fb7
 8008d4c:	08008fb7 	.word	0x08008fb7
 8008d50:	08008d55 	.word	0x08008d55
  {
#if (USBD_LPM_ENABLED == 1U)
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d5a:	69db      	ldr	r3, [r3, #28]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d00b      	beq.n	8008d78 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d66:	69db      	ldr	r3, [r3, #28]
 8008d68:	687a      	ldr	r2, [r7, #4]
 8008d6a:	7c12      	ldrb	r2, [r2, #16]
 8008d6c:	f107 0108 	add.w	r1, r7, #8
 8008d70:	4610      	mov	r0, r2
 8008d72:	4798      	blx	r3
 8008d74:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d76:	e126      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008d78:	6839      	ldr	r1, [r7, #0]
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 faf1 	bl	8009362 <USBD_CtlError>
        err++;
 8008d80:	7afb      	ldrb	r3, [r7, #11]
 8008d82:	3301      	adds	r3, #1
 8008d84:	72fb      	strb	r3, [r7, #11]
      break;
 8008d86:	e11e      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	7c12      	ldrb	r2, [r2, #16]
 8008d94:	f107 0108 	add.w	r1, r7, #8
 8008d98:	4610      	mov	r0, r2
 8008d9a:	4798      	blx	r3
 8008d9c:	60f8      	str	r0, [r7, #12]
      break;
 8008d9e:	e112      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	7c1b      	ldrb	r3, [r3, #16]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d10d      	bne.n	8008dc4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db0:	f107 0208 	add.w	r2, r7, #8
 8008db4:	4610      	mov	r0, r2
 8008db6:	4798      	blx	r3
 8008db8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008dc2:	e100      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dcc:	f107 0208 	add.w	r2, r7, #8
 8008dd0:	4610      	mov	r0, r2
 8008dd2:	4798      	blx	r3
 8008dd4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	3301      	adds	r3, #1
 8008dda:	2202      	movs	r2, #2
 8008ddc:	701a      	strb	r2, [r3, #0]
      break;
 8008dde:	e0f2      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	885b      	ldrh	r3, [r3, #2]
 8008de4:	b2db      	uxtb	r3, r3
 8008de6:	2b05      	cmp	r3, #5
 8008de8:	f200 80ac 	bhi.w	8008f44 <USBD_GetDescriptor+0x258>
 8008dec:	a201      	add	r2, pc, #4	; (adr r2, 8008df4 <USBD_GetDescriptor+0x108>)
 8008dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df2:	bf00      	nop
 8008df4:	08008e0d 	.word	0x08008e0d
 8008df8:	08008e41 	.word	0x08008e41
 8008dfc:	08008e75 	.word	0x08008e75
 8008e00:	08008ea9 	.word	0x08008ea9
 8008e04:	08008edd 	.word	0x08008edd
 8008e08:	08008f11 	.word	0x08008f11
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d00b      	beq.n	8008e30 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	7c12      	ldrb	r2, [r2, #16]
 8008e24:	f107 0108 	add.w	r1, r7, #8
 8008e28:	4610      	mov	r0, r2
 8008e2a:	4798      	blx	r3
 8008e2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e2e:	e091      	b.n	8008f54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e30:	6839      	ldr	r1, [r7, #0]
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 fa95 	bl	8009362 <USBD_CtlError>
            err++;
 8008e38:	7afb      	ldrb	r3, [r7, #11]
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	72fb      	strb	r3, [r7, #11]
          break;
 8008e3e:	e089      	b.n	8008f54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d00b      	beq.n	8008e64 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	7c12      	ldrb	r2, [r2, #16]
 8008e58:	f107 0108 	add.w	r1, r7, #8
 8008e5c:	4610      	mov	r0, r2
 8008e5e:	4798      	blx	r3
 8008e60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e62:	e077      	b.n	8008f54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e64:	6839      	ldr	r1, [r7, #0]
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f000 fa7b 	bl	8009362 <USBD_CtlError>
            err++;
 8008e6c:	7afb      	ldrb	r3, [r7, #11]
 8008e6e:	3301      	adds	r3, #1
 8008e70:	72fb      	strb	r3, [r7, #11]
          break;
 8008e72:	e06f      	b.n	8008f54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e7a:	68db      	ldr	r3, [r3, #12]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d00b      	beq.n	8008e98 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	687a      	ldr	r2, [r7, #4]
 8008e8a:	7c12      	ldrb	r2, [r2, #16]
 8008e8c:	f107 0108 	add.w	r1, r7, #8
 8008e90:	4610      	mov	r0, r2
 8008e92:	4798      	blx	r3
 8008e94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e96:	e05d      	b.n	8008f54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e98:	6839      	ldr	r1, [r7, #0]
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f000 fa61 	bl	8009362 <USBD_CtlError>
            err++;
 8008ea0:	7afb      	ldrb	r3, [r7, #11]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	72fb      	strb	r3, [r7, #11]
          break;
 8008ea6:	e055      	b.n	8008f54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008eae:	691b      	ldr	r3, [r3, #16]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d00b      	beq.n	8008ecc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008eba:	691b      	ldr	r3, [r3, #16]
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	7c12      	ldrb	r2, [r2, #16]
 8008ec0:	f107 0108 	add.w	r1, r7, #8
 8008ec4:	4610      	mov	r0, r2
 8008ec6:	4798      	blx	r3
 8008ec8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008eca:	e043      	b.n	8008f54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ecc:	6839      	ldr	r1, [r7, #0]
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f000 fa47 	bl	8009362 <USBD_CtlError>
            err++;
 8008ed4:	7afb      	ldrb	r3, [r7, #11]
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	72fb      	strb	r3, [r7, #11]
          break;
 8008eda:	e03b      	b.n	8008f54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008ee2:	695b      	ldr	r3, [r3, #20]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d00b      	beq.n	8008f00 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008eee:	695b      	ldr	r3, [r3, #20]
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	7c12      	ldrb	r2, [r2, #16]
 8008ef4:	f107 0108 	add.w	r1, r7, #8
 8008ef8:	4610      	mov	r0, r2
 8008efa:	4798      	blx	r3
 8008efc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008efe:	e029      	b.n	8008f54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f00:	6839      	ldr	r1, [r7, #0]
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f000 fa2d 	bl	8009362 <USBD_CtlError>
            err++;
 8008f08:	7afb      	ldrb	r3, [r7, #11]
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	72fb      	strb	r3, [r7, #11]
          break;
 8008f0e:	e021      	b.n	8008f54 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d00b      	beq.n	8008f34 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008f22:	699b      	ldr	r3, [r3, #24]
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	7c12      	ldrb	r2, [r2, #16]
 8008f28:	f107 0108 	add.w	r1, r7, #8
 8008f2c:	4610      	mov	r0, r2
 8008f2e:	4798      	blx	r3
 8008f30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f32:	e00f      	b.n	8008f54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f34:	6839      	ldr	r1, [r7, #0]
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 fa13 	bl	8009362 <USBD_CtlError>
            err++;
 8008f3c:	7afb      	ldrb	r3, [r7, #11]
 8008f3e:	3301      	adds	r3, #1
 8008f40:	72fb      	strb	r3, [r7, #11]
          break;
 8008f42:	e007      	b.n	8008f54 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008f44:	6839      	ldr	r1, [r7, #0]
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f000 fa0b 	bl	8009362 <USBD_CtlError>
          err++;
 8008f4c:	7afb      	ldrb	r3, [r7, #11]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008f52:	e038      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>
 8008f54:	e037      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	7c1b      	ldrb	r3, [r3, #16]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d109      	bne.n	8008f72 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f66:	f107 0208 	add.w	r2, r7, #8
 8008f6a:	4610      	mov	r0, r2
 8008f6c:	4798      	blx	r3
 8008f6e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f70:	e029      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008f72:	6839      	ldr	r1, [r7, #0]
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 f9f4 	bl	8009362 <USBD_CtlError>
        err++;
 8008f7a:	7afb      	ldrb	r3, [r7, #11]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	72fb      	strb	r3, [r7, #11]
      break;
 8008f80:	e021      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	7c1b      	ldrb	r3, [r3, #16]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d10d      	bne.n	8008fa6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f92:	f107 0208 	add.w	r2, r7, #8
 8008f96:	4610      	mov	r0, r2
 8008f98:	4798      	blx	r3
 8008f9a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	2207      	movs	r2, #7
 8008fa2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fa4:	e00f      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008fa6:	6839      	ldr	r1, [r7, #0]
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 f9da 	bl	8009362 <USBD_CtlError>
        err++;
 8008fae:	7afb      	ldrb	r3, [r7, #11]
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	72fb      	strb	r3, [r7, #11]
      break;
 8008fb4:	e007      	b.n	8008fc6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008fb6:	6839      	ldr	r1, [r7, #0]
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 f9d2 	bl	8009362 <USBD_CtlError>
      err++;
 8008fbe:	7afb      	ldrb	r3, [r7, #11]
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	72fb      	strb	r3, [r7, #11]
      break;
 8008fc4:	bf00      	nop
  }

  if (err != 0U)
 8008fc6:	7afb      	ldrb	r3, [r7, #11]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d11c      	bne.n	8009006 <USBD_GetDescriptor+0x31a>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008fcc:	893b      	ldrh	r3, [r7, #8]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d011      	beq.n	8008ff6 <USBD_GetDescriptor+0x30a>
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	88db      	ldrh	r3, [r3, #6]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d00d      	beq.n	8008ff6 <USBD_GetDescriptor+0x30a>
    {
      len = MIN(len, req->wLength);
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	88da      	ldrh	r2, [r3, #6]
 8008fde:	893b      	ldrh	r3, [r7, #8]
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	bf28      	it	cs
 8008fe4:	4613      	movcs	r3, r2
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008fea:	893b      	ldrh	r3, [r7, #8]
 8008fec:	461a      	mov	r2, r3
 8008fee:	68f9      	ldr	r1, [r7, #12]
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f000 fa21 	bl	8009438 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	88db      	ldrh	r3, [r3, #6]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d104      	bne.n	8009008 <USBD_GetDescriptor+0x31c>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f000 fa78 	bl	80094f4 <USBD_CtlSendStatus>
 8009004:	e000      	b.n	8009008 <USBD_GetDescriptor+0x31c>
    return;
 8009006:	bf00      	nop
    }
  }
}
 8009008:	3710      	adds	r7, #16
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop

08009010 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	889b      	ldrh	r3, [r3, #4]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d130      	bne.n	8009084 <USBD_SetAddress+0x74>
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	88db      	ldrh	r3, [r3, #6]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d12c      	bne.n	8009084 <USBD_SetAddress+0x74>
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	885b      	ldrh	r3, [r3, #2]
 800902e:	2b7f      	cmp	r3, #127	; 0x7f
 8009030:	d828      	bhi.n	8009084 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	885b      	ldrh	r3, [r3, #2]
 8009036:	b2db      	uxtb	r3, r3
 8009038:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800903c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009044:	2b03      	cmp	r3, #3
 8009046:	d104      	bne.n	8009052 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009048:	6839      	ldr	r1, [r7, #0]
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 f989 	bl	8009362 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009050:	e01c      	b.n	800908c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	7bfa      	ldrb	r2, [r7, #15]
 8009056:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800905a:	7bfb      	ldrb	r3, [r7, #15]
 800905c:	4619      	mov	r1, r3
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f004 fb6c 	bl	800d73c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f000 fa45 	bl	80094f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800906a:	7bfb      	ldrb	r3, [r7, #15]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d004      	beq.n	800907a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2202      	movs	r2, #2
 8009074:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009078:	e008      	b.n	800908c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2201      	movs	r2, #1
 800907e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009082:	e003      	b.n	800908c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009084:	6839      	ldr	r1, [r7, #0]
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f000 f96b 	bl	8009362 <USBD_CtlError>
  }
}
 800908c:	bf00      	nop
 800908e:	3710      	adds	r7, #16
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b082      	sub	sp, #8
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	885b      	ldrh	r3, [r3, #2]
 80090a2:	b2da      	uxtb	r2, r3
 80090a4:	4b41      	ldr	r3, [pc, #260]	; (80091ac <USBD_SetConfig+0x118>)
 80090a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80090a8:	4b40      	ldr	r3, [pc, #256]	; (80091ac <USBD_SetConfig+0x118>)
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d904      	bls.n	80090ba <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80090b0:	6839      	ldr	r1, [r7, #0]
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 f955 	bl	8009362 <USBD_CtlError>
 80090b8:	e075      	b.n	80091a6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090c0:	2b02      	cmp	r3, #2
 80090c2:	d002      	beq.n	80090ca <USBD_SetConfig+0x36>
 80090c4:	2b03      	cmp	r3, #3
 80090c6:	d023      	beq.n	8009110 <USBD_SetConfig+0x7c>
 80090c8:	e062      	b.n	8009190 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80090ca:	4b38      	ldr	r3, [pc, #224]	; (80091ac <USBD_SetConfig+0x118>)
 80090cc:	781b      	ldrb	r3, [r3, #0]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d01a      	beq.n	8009108 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80090d2:	4b36      	ldr	r3, [pc, #216]	; (80091ac <USBD_SetConfig+0x118>)
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	461a      	mov	r2, r3
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2203      	movs	r2, #3
 80090e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80090e4:	4b31      	ldr	r3, [pc, #196]	; (80091ac <USBD_SetConfig+0x118>)
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	4619      	mov	r1, r3
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f7ff f9c6 	bl	800847c <USBD_SetClassConfig>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b02      	cmp	r3, #2
 80090f4:	d104      	bne.n	8009100 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80090f6:	6839      	ldr	r1, [r7, #0]
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 f932 	bl	8009362 <USBD_CtlError>
            return;
 80090fe:	e052      	b.n	80091a6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 f9f7 	bl	80094f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009106:	e04e      	b.n	80091a6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 f9f3 	bl	80094f4 <USBD_CtlSendStatus>
        break;
 800910e:	e04a      	b.n	80091a6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009110:	4b26      	ldr	r3, [pc, #152]	; (80091ac <USBD_SetConfig+0x118>)
 8009112:	781b      	ldrb	r3, [r3, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d112      	bne.n	800913e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2202      	movs	r2, #2
 800911c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009120:	4b22      	ldr	r3, [pc, #136]	; (80091ac <USBD_SetConfig+0x118>)
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	461a      	mov	r2, r3
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800912a:	4b20      	ldr	r3, [pc, #128]	; (80091ac <USBD_SetConfig+0x118>)
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	4619      	mov	r1, r3
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f7ff f9c2 	bl	80084ba <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f000 f9dc 	bl	80094f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800913c:	e033      	b.n	80091a6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800913e:	4b1b      	ldr	r3, [pc, #108]	; (80091ac <USBD_SetConfig+0x118>)
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	461a      	mov	r2, r3
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	429a      	cmp	r2, r3
 800914a:	d01d      	beq.n	8009188 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	b2db      	uxtb	r3, r3
 8009152:	4619      	mov	r1, r3
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f7ff f9b0 	bl	80084ba <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800915a:	4b14      	ldr	r3, [pc, #80]	; (80091ac <USBD_SetConfig+0x118>)
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	461a      	mov	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009164:	4b11      	ldr	r3, [pc, #68]	; (80091ac <USBD_SetConfig+0x118>)
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	4619      	mov	r1, r3
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f7ff f986 	bl	800847c <USBD_SetClassConfig>
 8009170:	4603      	mov	r3, r0
 8009172:	2b02      	cmp	r3, #2
 8009174:	d104      	bne.n	8009180 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009176:	6839      	ldr	r1, [r7, #0]
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 f8f2 	bl	8009362 <USBD_CtlError>
            return;
 800917e:	e012      	b.n	80091a6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f000 f9b7 	bl	80094f4 <USBD_CtlSendStatus>
        break;
 8009186:	e00e      	b.n	80091a6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 f9b3 	bl	80094f4 <USBD_CtlSendStatus>
        break;
 800918e:	e00a      	b.n	80091a6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009190:	6839      	ldr	r1, [r7, #0]
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 f8e5 	bl	8009362 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009198:	4b04      	ldr	r3, [pc, #16]	; (80091ac <USBD_SetConfig+0x118>)
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	4619      	mov	r1, r3
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f7ff f98b 	bl	80084ba <USBD_ClrClassConfig>
        break;
 80091a4:	bf00      	nop
    }
  }
}
 80091a6:	3708      	adds	r7, #8
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}
 80091ac:	20000214 	.word	0x20000214

080091b0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b082      	sub	sp, #8
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	88db      	ldrh	r3, [r3, #6]
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d004      	beq.n	80091cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80091c2:	6839      	ldr	r1, [r7, #0]
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 f8cc 	bl	8009362 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80091ca:	e021      	b.n	8009210 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	db17      	blt.n	8009206 <USBD_GetConfig+0x56>
 80091d6:	2b02      	cmp	r3, #2
 80091d8:	dd02      	ble.n	80091e0 <USBD_GetConfig+0x30>
 80091da:	2b03      	cmp	r3, #3
 80091dc:	d00b      	beq.n	80091f6 <USBD_GetConfig+0x46>
 80091de:	e012      	b.n	8009206 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2200      	movs	r2, #0
 80091e4:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	3308      	adds	r3, #8
 80091ea:	2201      	movs	r2, #1
 80091ec:	4619      	mov	r1, r3
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f922 	bl	8009438 <USBD_CtlSendData>
        break;
 80091f4:	e00c      	b.n	8009210 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	3304      	adds	r3, #4
 80091fa:	2201      	movs	r2, #1
 80091fc:	4619      	mov	r1, r3
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 f91a 	bl	8009438 <USBD_CtlSendData>
        break;
 8009204:	e004      	b.n	8009210 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8009206:	6839      	ldr	r1, [r7, #0]
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f000 f8aa 	bl	8009362 <USBD_CtlError>
        break;
 800920e:	bf00      	nop
}
 8009210:	bf00      	nop
 8009212:	3708      	adds	r7, #8
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b082      	sub	sp, #8
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009228:	3b01      	subs	r3, #1
 800922a:	2b02      	cmp	r3, #2
 800922c:	d81e      	bhi.n	800926c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	88db      	ldrh	r3, [r3, #6]
 8009232:	2b02      	cmp	r3, #2
 8009234:	d004      	beq.n	8009240 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009236:	6839      	ldr	r1, [r7, #0]
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 f892 	bl	8009362 <USBD_CtlError>
        break;
 800923e:	e01a      	b.n	8009276 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800924c:	2b00      	cmp	r3, #0
 800924e:	d005      	beq.n	800925c <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	68db      	ldr	r3, [r3, #12]
 8009254:	f043 0202 	orr.w	r2, r3, #2
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	330c      	adds	r3, #12
 8009260:	2202      	movs	r2, #2
 8009262:	4619      	mov	r1, r3
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	f000 f8e7 	bl	8009438 <USBD_CtlSendData>
      break;
 800926a:	e004      	b.n	8009276 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800926c:	6839      	ldr	r1, [r7, #0]
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 f877 	bl	8009362 <USBD_CtlError>
      break;
 8009274:	bf00      	nop
  }
}
 8009276:	bf00      	nop
 8009278:	3708      	adds	r7, #8
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}

0800927e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b082      	sub	sp, #8
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
 8009286:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	885b      	ldrh	r3, [r3, #2]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d106      	bne.n	800929e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2201      	movs	r2, #1
 8009294:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f000 f92b 	bl	80094f4 <USBD_CtlSendStatus>
  }
}
 800929e:	bf00      	nop
 80092a0:	3708      	adds	r7, #8
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}

080092a6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80092a6:	b580      	push	{r7, lr}
 80092a8:	b082      	sub	sp, #8
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
 80092ae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092b6:	3b01      	subs	r3, #1
 80092b8:	2b02      	cmp	r3, #2
 80092ba:	d80b      	bhi.n	80092d4 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	885b      	ldrh	r3, [r3, #2]
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d10c      	bne.n	80092de <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 f911 	bl	80094f4 <USBD_CtlSendStatus>
      }
      break;
 80092d2:	e004      	b.n	80092de <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80092d4:	6839      	ldr	r1, [r7, #0]
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 f843 	bl	8009362 <USBD_CtlError>
      break;
 80092dc:	e000      	b.n	80092e0 <USBD_ClrFeature+0x3a>
      break;
 80092de:	bf00      	nop
  }
}
 80092e0:	bf00      	nop
 80092e2:	3708      	adds	r7, #8
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}

080092e8 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	781a      	ldrb	r2, [r3, #0]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	785a      	ldrb	r2, [r3, #1]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	3302      	adds	r3, #2
 8009306:	781b      	ldrb	r3, [r3, #0]
 8009308:	b29a      	uxth	r2, r3
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	3303      	adds	r3, #3
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	b29b      	uxth	r3, r3
 8009312:	021b      	lsls	r3, r3, #8
 8009314:	b29b      	uxth	r3, r3
 8009316:	4413      	add	r3, r2
 8009318:	b29a      	uxth	r2, r3
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	3304      	adds	r3, #4
 8009322:	781b      	ldrb	r3, [r3, #0]
 8009324:	b29a      	uxth	r2, r3
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	3305      	adds	r3, #5
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	b29b      	uxth	r3, r3
 800932e:	021b      	lsls	r3, r3, #8
 8009330:	b29b      	uxth	r3, r3
 8009332:	4413      	add	r3, r2
 8009334:	b29a      	uxth	r2, r3
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	3306      	adds	r3, #6
 800933e:	781b      	ldrb	r3, [r3, #0]
 8009340:	b29a      	uxth	r2, r3
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	3307      	adds	r3, #7
 8009346:	781b      	ldrb	r3, [r3, #0]
 8009348:	b29b      	uxth	r3, r3
 800934a:	021b      	lsls	r3, r3, #8
 800934c:	b29b      	uxth	r3, r3
 800934e:	4413      	add	r3, r2
 8009350:	b29a      	uxth	r2, r3
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	80da      	strh	r2, [r3, #6]

}
 8009356:	bf00      	nop
 8009358:	370c      	adds	r7, #12
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr

08009362 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009362:	b580      	push	{r7, lr}
 8009364:	b082      	sub	sp, #8
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
 800936a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800936c:	2180      	movs	r1, #128	; 0x80
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f004 f952 	bl	800d618 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009374:	2100      	movs	r1, #0
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f004 f94e 	bl	800d618 <USBD_LL_StallEP>
}
 800937c:	bf00      	nop
 800937e:	3708      	adds	r7, #8
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b086      	sub	sp, #24
 8009388:	af00      	add	r7, sp, #0
 800938a:	60f8      	str	r0, [r7, #12]
 800938c:	60b9      	str	r1, [r7, #8]
 800938e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009390:	2300      	movs	r3, #0
 8009392:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d032      	beq.n	8009400 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800939a:	68f8      	ldr	r0, [r7, #12]
 800939c:	f000 f834 	bl	8009408 <USBD_GetLen>
 80093a0:	4603      	mov	r3, r0
 80093a2:	3301      	adds	r3, #1
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	005b      	lsls	r3, r3, #1
 80093a8:	b29a      	uxth	r2, r3
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80093ae:	7dfb      	ldrb	r3, [r7, #23]
 80093b0:	1c5a      	adds	r2, r3, #1
 80093b2:	75fa      	strb	r2, [r7, #23]
 80093b4:	461a      	mov	r2, r3
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	4413      	add	r3, r2
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	7812      	ldrb	r2, [r2, #0]
 80093be:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80093c0:	7dfb      	ldrb	r3, [r7, #23]
 80093c2:	1c5a      	adds	r2, r3, #1
 80093c4:	75fa      	strb	r2, [r7, #23]
 80093c6:	461a      	mov	r2, r3
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	4413      	add	r3, r2
 80093cc:	2203      	movs	r2, #3
 80093ce:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80093d0:	e012      	b.n	80093f8 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	1c5a      	adds	r2, r3, #1
 80093d6:	60fa      	str	r2, [r7, #12]
 80093d8:	7dfa      	ldrb	r2, [r7, #23]
 80093da:	1c51      	adds	r1, r2, #1
 80093dc:	75f9      	strb	r1, [r7, #23]
 80093de:	4611      	mov	r1, r2
 80093e0:	68ba      	ldr	r2, [r7, #8]
 80093e2:	440a      	add	r2, r1
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80093e8:	7dfb      	ldrb	r3, [r7, #23]
 80093ea:	1c5a      	adds	r2, r3, #1
 80093ec:	75fa      	strb	r2, [r7, #23]
 80093ee:	461a      	mov	r2, r3
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	4413      	add	r3, r2
 80093f4:	2200      	movs	r2, #0
 80093f6:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	781b      	ldrb	r3, [r3, #0]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d1e8      	bne.n	80093d2 <USBD_GetString+0x4e>
    }
  }
}
 8009400:	bf00      	nop
 8009402:	3718      	adds	r7, #24
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009408:	b480      	push	{r7}
 800940a:	b085      	sub	sp, #20
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009410:	2300      	movs	r3, #0
 8009412:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009414:	e005      	b.n	8009422 <USBD_GetLen+0x1a>
  {
    len++;
 8009416:	7bfb      	ldrb	r3, [r7, #15]
 8009418:	3301      	adds	r3, #1
 800941a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	3301      	adds	r3, #1
 8009420:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1f5      	bne.n	8009416 <USBD_GetLen+0xe>
  }

  return len;
 800942a:	7bfb      	ldrb	r3, [r7, #15]
}
 800942c:	4618      	mov	r0, r3
 800942e:	3714      	adds	r7, #20
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr

08009438 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b084      	sub	sp, #16
 800943c:	af00      	add	r7, sp, #0
 800943e:	60f8      	str	r0, [r7, #12]
 8009440:	60b9      	str	r1, [r7, #8]
 8009442:	4613      	mov	r3, r2
 8009444:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2202      	movs	r2, #2
 800944a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800944e:	88fa      	ldrh	r2, [r7, #6]
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009454:	88fa      	ldrh	r2, [r7, #6]
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800945a:	88fb      	ldrh	r3, [r7, #6]
 800945c:	68ba      	ldr	r2, [r7, #8]
 800945e:	2100      	movs	r1, #0
 8009460:	68f8      	ldr	r0, [r7, #12]
 8009462:	f004 f9a1 	bl	800d7a8 <USBD_LL_Transmit>

  return USBD_OK;
 8009466:	2300      	movs	r3, #0
}
 8009468:	4618      	mov	r0, r3
 800946a:	3710      	adds	r7, #16
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	4613      	mov	r3, r2
 800947c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800947e:	88fb      	ldrh	r3, [r7, #6]
 8009480:	68ba      	ldr	r2, [r7, #8]
 8009482:	2100      	movs	r1, #0
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f004 f98f 	bl	800d7a8 <USBD_LL_Transmit>

  return USBD_OK;
 800948a:	2300      	movs	r3, #0
}
 800948c:	4618      	mov	r0, r3
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
 800949a:	60f8      	str	r0, [r7, #12]
 800949c:	60b9      	str	r1, [r7, #8]
 800949e:	4613      	mov	r3, r2
 80094a0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2203      	movs	r2, #3
 80094a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80094aa:	88fa      	ldrh	r2, [r7, #6]
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80094b2:	88fa      	ldrh	r2, [r7, #6]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80094ba:	88fb      	ldrh	r3, [r7, #6]
 80094bc:	68ba      	ldr	r2, [r7, #8]
 80094be:	2100      	movs	r1, #0
 80094c0:	68f8      	ldr	r0, [r7, #12]
 80094c2:	f004 f9ab 	bl	800d81c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80094c6:	2300      	movs	r3, #0
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	60f8      	str	r0, [r7, #12]
 80094d8:	60b9      	str	r1, [r7, #8]
 80094da:	4613      	mov	r3, r2
 80094dc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80094de:	88fb      	ldrh	r3, [r7, #6]
 80094e0:	68ba      	ldr	r2, [r7, #8]
 80094e2:	2100      	movs	r1, #0
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f004 f999 	bl	800d81c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80094ea:	2300      	movs	r3, #0
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2204      	movs	r2, #4
 8009500:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009504:	2300      	movs	r3, #0
 8009506:	2200      	movs	r2, #0
 8009508:	2100      	movs	r1, #0
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f004 f94c 	bl	800d7a8 <USBD_LL_Transmit>

  return USBD_OK;
 8009510:	2300      	movs	r3, #0
}
 8009512:	4618      	mov	r0, r3
 8009514:	3708      	adds	r7, #8
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b082      	sub	sp, #8
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2205      	movs	r2, #5
 8009526:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800952a:	2300      	movs	r3, #0
 800952c:	2200      	movs	r2, #0
 800952e:	2100      	movs	r1, #0
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f004 f973 	bl	800d81c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009536:	2300      	movs	r3, #0
}
 8009538:	4618      	mov	r0, r3
 800953a:	3708      	adds	r7, #8
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}

08009540 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009540:	b480      	push	{r7}
 8009542:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8009544:	bf00      	nop
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr
	...

08009550 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009550:	b480      	push	{r7}
 8009552:	b085      	sub	sp, #20
 8009554:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009556:	f3ef 8305 	mrs	r3, IPSR
 800955a:	60bb      	str	r3, [r7, #8]
  return(result);
 800955c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800955e:	2b00      	cmp	r3, #0
 8009560:	d10f      	bne.n	8009582 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009562:	f3ef 8310 	mrs	r3, PRIMASK
 8009566:	607b      	str	r3, [r7, #4]
  return(result);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d105      	bne.n	800957a <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800956e:	f3ef 8311 	mrs	r3, BASEPRI
 8009572:	603b      	str	r3, [r7, #0]
  return(result);
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d007      	beq.n	800958a <osKernelInitialize+0x3a>
 800957a:	4b0e      	ldr	r3, [pc, #56]	; (80095b4 <osKernelInitialize+0x64>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2b02      	cmp	r3, #2
 8009580:	d103      	bne.n	800958a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8009582:	f06f 0305 	mvn.w	r3, #5
 8009586:	60fb      	str	r3, [r7, #12]
 8009588:	e00c      	b.n	80095a4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800958a:	4b0a      	ldr	r3, [pc, #40]	; (80095b4 <osKernelInitialize+0x64>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d105      	bne.n	800959e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009592:	4b08      	ldr	r3, [pc, #32]	; (80095b4 <osKernelInitialize+0x64>)
 8009594:	2201      	movs	r2, #1
 8009596:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009598:	2300      	movs	r3, #0
 800959a:	60fb      	str	r3, [r7, #12]
 800959c:	e002      	b.n	80095a4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800959e:	f04f 33ff 	mov.w	r3, #4294967295
 80095a2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80095a4:	68fb      	ldr	r3, [r7, #12]
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3714      	adds	r7, #20
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr
 80095b2:	bf00      	nop
 80095b4:	20000218 	.word	0x20000218

080095b8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b084      	sub	sp, #16
 80095bc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095be:	f3ef 8305 	mrs	r3, IPSR
 80095c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80095c4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d10f      	bne.n	80095ea <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80095ca:	f3ef 8310 	mrs	r3, PRIMASK
 80095ce:	607b      	str	r3, [r7, #4]
  return(result);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d105      	bne.n	80095e2 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80095d6:	f3ef 8311 	mrs	r3, BASEPRI
 80095da:	603b      	str	r3, [r7, #0]
  return(result);
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d007      	beq.n	80095f2 <osKernelStart+0x3a>
 80095e2:	4b0f      	ldr	r3, [pc, #60]	; (8009620 <osKernelStart+0x68>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	2b02      	cmp	r3, #2
 80095e8:	d103      	bne.n	80095f2 <osKernelStart+0x3a>
    stat = osErrorISR;
 80095ea:	f06f 0305 	mvn.w	r3, #5
 80095ee:	60fb      	str	r3, [r7, #12]
 80095f0:	e010      	b.n	8009614 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80095f2:	4b0b      	ldr	r3, [pc, #44]	; (8009620 <osKernelStart+0x68>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d109      	bne.n	800960e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80095fa:	f7ff ffa1 	bl	8009540 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80095fe:	4b08      	ldr	r3, [pc, #32]	; (8009620 <osKernelStart+0x68>)
 8009600:	2202      	movs	r2, #2
 8009602:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009604:	f001 fea2 	bl	800b34c <vTaskStartScheduler>
      stat = osOK;
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]
 800960c:	e002      	b.n	8009614 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800960e:	f04f 33ff 	mov.w	r3, #4294967295
 8009612:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009614:	68fb      	ldr	r3, [r7, #12]
}
 8009616:	4618      	mov	r0, r3
 8009618:	3710      	adds	r7, #16
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}
 800961e:	bf00      	nop
 8009620:	20000218 	.word	0x20000218

08009624 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800962a:	f3ef 8305 	mrs	r3, IPSR
 800962e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009630:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8009632:	2b00      	cmp	r3, #0
 8009634:	d10f      	bne.n	8009656 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009636:	f3ef 8310 	mrs	r3, PRIMASK
 800963a:	607b      	str	r3, [r7, #4]
  return(result);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d105      	bne.n	800964e <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009642:	f3ef 8311 	mrs	r3, BASEPRI
 8009646:	603b      	str	r3, [r7, #0]
  return(result);
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d007      	beq.n	800965e <osKernelGetTickCount+0x3a>
 800964e:	4b08      	ldr	r3, [pc, #32]	; (8009670 <osKernelGetTickCount+0x4c>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	2b02      	cmp	r3, #2
 8009654:	d103      	bne.n	800965e <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8009656:	f001 ff97 	bl	800b588 <xTaskGetTickCountFromISR>
 800965a:	60f8      	str	r0, [r7, #12]
 800965c:	e002      	b.n	8009664 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800965e:	f001 ff83 	bl	800b568 <xTaskGetTickCount>
 8009662:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8009664:	68fb      	ldr	r3, [r7, #12]
}
 8009666:	4618      	mov	r0, r3
 8009668:	3710      	adds	r7, #16
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	20000218 	.word	0x20000218

08009674 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 8009674:	b480      	push	{r7}
 8009676:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 8009678:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 800967c:	4618      	mov	r0, r3
 800967e:	46bd      	mov	sp, r7
 8009680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009684:	4770      	bx	lr
	...

08009688 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009688:	b580      	push	{r7, lr}
 800968a:	b090      	sub	sp, #64	; 0x40
 800968c:	af04      	add	r7, sp, #16
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009694:	2300      	movs	r3, #0
 8009696:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009698:	f3ef 8305 	mrs	r3, IPSR
 800969c:	61fb      	str	r3, [r7, #28]
  return(result);
 800969e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f040 808f 	bne.w	80097c4 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80096a6:	f3ef 8310 	mrs	r3, PRIMASK
 80096aa:	61bb      	str	r3, [r7, #24]
  return(result);
 80096ac:	69bb      	ldr	r3, [r7, #24]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d105      	bne.n	80096be <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80096b2:	f3ef 8311 	mrs	r3, BASEPRI
 80096b6:	617b      	str	r3, [r7, #20]
  return(result);
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d003      	beq.n	80096c6 <osThreadNew+0x3e>
 80096be:	4b44      	ldr	r3, [pc, #272]	; (80097d0 <osThreadNew+0x148>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2b02      	cmp	r3, #2
 80096c4:	d07e      	beq.n	80097c4 <osThreadNew+0x13c>
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d07b      	beq.n	80097c4 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80096cc:	2380      	movs	r3, #128	; 0x80
 80096ce:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80096d0:	2318      	movs	r3, #24
 80096d2:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80096d4:	2300      	movs	r3, #0
 80096d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80096d8:	f04f 33ff 	mov.w	r3, #4294967295
 80096dc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d045      	beq.n	8009770 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d002      	beq.n	80096f2 <osThreadNew+0x6a>
        name = attr->name;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	699b      	ldr	r3, [r3, #24]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d002      	beq.n	8009700 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	699b      	ldr	r3, [r3, #24]
 80096fe:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009702:	2b00      	cmp	r3, #0
 8009704:	d008      	beq.n	8009718 <osThreadNew+0x90>
 8009706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009708:	2b38      	cmp	r3, #56	; 0x38
 800970a:	d805      	bhi.n	8009718 <osThreadNew+0x90>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	f003 0301 	and.w	r3, r3, #1
 8009714:	2b00      	cmp	r3, #0
 8009716:	d001      	beq.n	800971c <osThreadNew+0x94>
        return (NULL);
 8009718:	2300      	movs	r3, #0
 800971a:	e054      	b.n	80097c6 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	695b      	ldr	r3, [r3, #20]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d003      	beq.n	800972c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	695b      	ldr	r3, [r3, #20]
 8009728:	089b      	lsrs	r3, r3, #2
 800972a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d00e      	beq.n	8009752 <osThreadNew+0xca>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	68db      	ldr	r3, [r3, #12]
 8009738:	2b5b      	cmp	r3, #91	; 0x5b
 800973a:	d90a      	bls.n	8009752 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009740:	2b00      	cmp	r3, #0
 8009742:	d006      	beq.n	8009752 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	695b      	ldr	r3, [r3, #20]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d002      	beq.n	8009752 <osThreadNew+0xca>
        mem = 1;
 800974c:	2301      	movs	r3, #1
 800974e:	623b      	str	r3, [r7, #32]
 8009750:	e010      	b.n	8009774 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10c      	bne.n	8009774 <osThreadNew+0xec>
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	68db      	ldr	r3, [r3, #12]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d108      	bne.n	8009774 <osThreadNew+0xec>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	691b      	ldr	r3, [r3, #16]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d104      	bne.n	8009774 <osThreadNew+0xec>
          mem = 0;
 800976a:	2300      	movs	r3, #0
 800976c:	623b      	str	r3, [r7, #32]
 800976e:	e001      	b.n	8009774 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8009770:	2300      	movs	r3, #0
 8009772:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8009774:	6a3b      	ldr	r3, [r7, #32]
 8009776:	2b01      	cmp	r3, #1
 8009778:	d110      	bne.n	800979c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009782:	9202      	str	r2, [sp, #8]
 8009784:	9301      	str	r3, [sp, #4]
 8009786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009788:	9300      	str	r3, [sp, #0]
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800978e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009790:	68f8      	ldr	r0, [r7, #12]
 8009792:	f001 fb8f 	bl	800aeb4 <xTaskCreateStatic>
 8009796:	4603      	mov	r3, r0
 8009798:	613b      	str	r3, [r7, #16]
 800979a:	e013      	b.n	80097c4 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800979c:	6a3b      	ldr	r3, [r7, #32]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d110      	bne.n	80097c4 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80097a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	f107 0310 	add.w	r3, r7, #16
 80097aa:	9301      	str	r3, [sp, #4]
 80097ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ae:	9300      	str	r3, [sp, #0]
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80097b4:	68f8      	ldr	r0, [r7, #12]
 80097b6:	f001 fbd7 	bl	800af68 <xTaskCreate>
 80097ba:	4603      	mov	r3, r0
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d001      	beq.n	80097c4 <osThreadNew+0x13c>
          hTask = NULL;
 80097c0:	2300      	movs	r3, #0
 80097c2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80097c4:	693b      	ldr	r3, [r7, #16]
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3730      	adds	r7, #48	; 0x30
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
 80097ce:	bf00      	nop
 80097d0:	20000218 	.word	0x20000218

080097d4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b086      	sub	sp, #24
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097dc:	f3ef 8305 	mrs	r3, IPSR
 80097e0:	613b      	str	r3, [r7, #16]
  return(result);
 80097e2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10f      	bne.n	8009808 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097e8:	f3ef 8310 	mrs	r3, PRIMASK
 80097ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d105      	bne.n	8009800 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80097f4:	f3ef 8311 	mrs	r3, BASEPRI
 80097f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d007      	beq.n	8009810 <osDelay+0x3c>
 8009800:	4b0a      	ldr	r3, [pc, #40]	; (800982c <osDelay+0x58>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2b02      	cmp	r3, #2
 8009806:	d103      	bne.n	8009810 <osDelay+0x3c>
    stat = osErrorISR;
 8009808:	f06f 0305 	mvn.w	r3, #5
 800980c:	617b      	str	r3, [r7, #20]
 800980e:	e007      	b.n	8009820 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8009810:	2300      	movs	r3, #0
 8009812:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d002      	beq.n	8009820 <osDelay+0x4c>
      vTaskDelay(ticks);
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f001 fd62 	bl	800b2e4 <vTaskDelay>
    }
  }

  return (stat);
 8009820:	697b      	ldr	r3, [r7, #20]
}
 8009822:	4618      	mov	r0, r3
 8009824:	3718      	adds	r7, #24
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	20000218 	.word	0x20000218

08009830 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8009830:	b580      	push	{r7, lr}
 8009832:	b088      	sub	sp, #32
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009838:	f3ef 8305 	mrs	r3, IPSR
 800983c:	617b      	str	r3, [r7, #20]
  return(result);
 800983e:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8009840:	2b00      	cmp	r3, #0
 8009842:	d10f      	bne.n	8009864 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009844:	f3ef 8310 	mrs	r3, PRIMASK
 8009848:	613b      	str	r3, [r7, #16]
  return(result);
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d105      	bne.n	800985c <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009850:	f3ef 8311 	mrs	r3, BASEPRI
 8009854:	60fb      	str	r3, [r7, #12]
  return(result);
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d007      	beq.n	800986c <osDelayUntil+0x3c>
 800985c:	4b13      	ldr	r3, [pc, #76]	; (80098ac <osDelayUntil+0x7c>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	2b02      	cmp	r3, #2
 8009862:	d103      	bne.n	800986c <osDelayUntil+0x3c>
    stat = osErrorISR;
 8009864:	f06f 0305 	mvn.w	r3, #5
 8009868:	61fb      	str	r3, [r7, #28]
 800986a:	e019      	b.n	80098a0 <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 800986c:	2300      	movs	r3, #0
 800986e:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 8009870:	f001 fe7a 	bl	800b568 <xTaskGetTickCount>
 8009874:	4603      	mov	r3, r0
 8009876:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	687a      	ldr	r2, [r7, #4]
 800987c:	1ad3      	subs	r3, r2, r3
 800987e:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8009880:	69bb      	ldr	r3, [r7, #24]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d009      	beq.n	800989a <osDelayUntil+0x6a>
 8009886:	69bb      	ldr	r3, [r7, #24]
 8009888:	2b00      	cmp	r3, #0
 800988a:	db06      	blt.n	800989a <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 800988c:	f107 0308 	add.w	r3, r7, #8
 8009890:	69b9      	ldr	r1, [r7, #24]
 8009892:	4618      	mov	r0, r3
 8009894:	f001 fcac 	bl	800b1f0 <vTaskDelayUntil>
 8009898:	e002      	b.n	80098a0 <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800989a:	f06f 0303 	mvn.w	r3, #3
 800989e:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 80098a0:	69fb      	ldr	r3, [r7, #28]
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3720      	adds	r7, #32
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	20000218 	.word	0x20000218

080098b0 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b08a      	sub	sp, #40	; 0x28
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80098b8:	2300      	movs	r3, #0
 80098ba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098bc:	f3ef 8305 	mrs	r3, IPSR
 80098c0:	613b      	str	r3, [r7, #16]
  return(result);
 80098c2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	f040 8085 	bne.w	80099d4 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098ca:	f3ef 8310 	mrs	r3, PRIMASK
 80098ce:	60fb      	str	r3, [r7, #12]
  return(result);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d105      	bne.n	80098e2 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80098d6:	f3ef 8311 	mrs	r3, BASEPRI
 80098da:	60bb      	str	r3, [r7, #8]
  return(result);
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d003      	beq.n	80098ea <osMutexNew+0x3a>
 80098e2:	4b3f      	ldr	r3, [pc, #252]	; (80099e0 <osMutexNew+0x130>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d074      	beq.n	80099d4 <osMutexNew+0x124>
    if (attr != NULL) {
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d003      	beq.n	80098f8 <osMutexNew+0x48>
      type = attr->attr_bits;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	623b      	str	r3, [r7, #32]
 80098f6:	e001      	b.n	80098fc <osMutexNew+0x4c>
    } else {
      type = 0U;
 80098f8:	2300      	movs	r3, #0
 80098fa:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80098fc:	6a3b      	ldr	r3, [r7, #32]
 80098fe:	f003 0301 	and.w	r3, r3, #1
 8009902:	2b00      	cmp	r3, #0
 8009904:	d002      	beq.n	800990c <osMutexNew+0x5c>
      rmtx = 1U;
 8009906:	2301      	movs	r3, #1
 8009908:	61fb      	str	r3, [r7, #28]
 800990a:	e001      	b.n	8009910 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800990c:	2300      	movs	r3, #0
 800990e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8009910:	6a3b      	ldr	r3, [r7, #32]
 8009912:	f003 0308 	and.w	r3, r3, #8
 8009916:	2b00      	cmp	r3, #0
 8009918:	d15c      	bne.n	80099d4 <osMutexNew+0x124>
      mem = -1;
 800991a:	f04f 33ff 	mov.w	r3, #4294967295
 800991e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d015      	beq.n	8009952 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	689b      	ldr	r3, [r3, #8]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d006      	beq.n	800993c <osMutexNew+0x8c>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	68db      	ldr	r3, [r3, #12]
 8009932:	2b4f      	cmp	r3, #79	; 0x4f
 8009934:	d902      	bls.n	800993c <osMutexNew+0x8c>
          mem = 1;
 8009936:	2301      	movs	r3, #1
 8009938:	61bb      	str	r3, [r7, #24]
 800993a:	e00c      	b.n	8009956 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d108      	bne.n	8009956 <osMutexNew+0xa6>
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	68db      	ldr	r3, [r3, #12]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d104      	bne.n	8009956 <osMutexNew+0xa6>
            mem = 0;
 800994c:	2300      	movs	r3, #0
 800994e:	61bb      	str	r3, [r7, #24]
 8009950:	e001      	b.n	8009956 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8009952:	2300      	movs	r3, #0
 8009954:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8009956:	69bb      	ldr	r3, [r7, #24]
 8009958:	2b01      	cmp	r3, #1
 800995a:	d112      	bne.n	8009982 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800995c:	69fb      	ldr	r3, [r7, #28]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d007      	beq.n	8009972 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	689b      	ldr	r3, [r3, #8]
 8009966:	4619      	mov	r1, r3
 8009968:	2004      	movs	r0, #4
 800996a:	f000 fcac 	bl	800a2c6 <xQueueCreateMutexStatic>
 800996e:	6278      	str	r0, [r7, #36]	; 0x24
 8009970:	e016      	b.n	80099a0 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	689b      	ldr	r3, [r3, #8]
 8009976:	4619      	mov	r1, r3
 8009978:	2001      	movs	r0, #1
 800997a:	f000 fca4 	bl	800a2c6 <xQueueCreateMutexStatic>
 800997e:	6278      	str	r0, [r7, #36]	; 0x24
 8009980:	e00e      	b.n	80099a0 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d10b      	bne.n	80099a0 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d004      	beq.n	8009998 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800998e:	2004      	movs	r0, #4
 8009990:	f000 fc81 	bl	800a296 <xQueueCreateMutex>
 8009994:	6278      	str	r0, [r7, #36]	; 0x24
 8009996:	e003      	b.n	80099a0 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8009998:	2001      	movs	r0, #1
 800999a:	f000 fc7c 	bl	800a296 <xQueueCreateMutex>
 800999e:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80099a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00c      	beq.n	80099c0 <osMutexNew+0x110>
        if (attr != NULL) {
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d003      	beq.n	80099b4 <osMutexNew+0x104>
          name = attr->name;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	617b      	str	r3, [r7, #20]
 80099b2:	e001      	b.n	80099b8 <osMutexNew+0x108>
        } else {
          name = NULL;
 80099b4:	2300      	movs	r3, #0
 80099b6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 80099b8:	6979      	ldr	r1, [r7, #20]
 80099ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80099bc:	f001 fa1e 	bl	800adfc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80099c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d006      	beq.n	80099d4 <osMutexNew+0x124>
 80099c6:	69fb      	ldr	r3, [r7, #28]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d003      	beq.n	80099d4 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80099cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ce:	f043 0301 	orr.w	r3, r3, #1
 80099d2:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80099d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3728      	adds	r7, #40	; 0x28
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop
 80099e0:	20000218 	.word	0x20000218

080099e4 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b088      	sub	sp, #32
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f023 0301 	bic.w	r3, r3, #1
 80099f4:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f003 0301 	and.w	r3, r3, #1
 80099fc:	617b      	str	r3, [r7, #20]

  stat = osOK;
 80099fe:	2300      	movs	r3, #0
 8009a00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a02:	f3ef 8305 	mrs	r3, IPSR
 8009a06:	613b      	str	r3, [r7, #16]
  return(result);
 8009a08:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d10f      	bne.n	8009a2e <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a0e:	f3ef 8310 	mrs	r3, PRIMASK
 8009a12:	60fb      	str	r3, [r7, #12]
  return(result);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d105      	bne.n	8009a26 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009a1a:	f3ef 8311 	mrs	r3, BASEPRI
 8009a1e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d007      	beq.n	8009a36 <osMutexAcquire+0x52>
 8009a26:	4b1d      	ldr	r3, [pc, #116]	; (8009a9c <osMutexAcquire+0xb8>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	d103      	bne.n	8009a36 <osMutexAcquire+0x52>
    stat = osErrorISR;
 8009a2e:	f06f 0305 	mvn.w	r3, #5
 8009a32:	61fb      	str	r3, [r7, #28]
 8009a34:	e02c      	b.n	8009a90 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d103      	bne.n	8009a44 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8009a3c:	f06f 0303 	mvn.w	r3, #3
 8009a40:	61fb      	str	r3, [r7, #28]
 8009a42:	e025      	b.n	8009a90 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d011      	beq.n	8009a6e <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8009a4a:	6839      	ldr	r1, [r7, #0]
 8009a4c:	69b8      	ldr	r0, [r7, #24]
 8009a4e:	f000 fc88 	bl	800a362 <xQueueTakeMutexRecursive>
 8009a52:	4603      	mov	r3, r0
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d01b      	beq.n	8009a90 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d003      	beq.n	8009a66 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8009a5e:	f06f 0301 	mvn.w	r3, #1
 8009a62:	61fb      	str	r3, [r7, #28]
 8009a64:	e014      	b.n	8009a90 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8009a66:	f06f 0302 	mvn.w	r3, #2
 8009a6a:	61fb      	str	r3, [r7, #28]
 8009a6c:	e010      	b.n	8009a90 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	69b8      	ldr	r0, [r7, #24]
 8009a72:	f000 ff15 	bl	800a8a0 <xQueueSemaphoreTake>
 8009a76:	4603      	mov	r3, r0
 8009a78:	2b01      	cmp	r3, #1
 8009a7a:	d009      	beq.n	8009a90 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d003      	beq.n	8009a8a <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8009a82:	f06f 0301 	mvn.w	r3, #1
 8009a86:	61fb      	str	r3, [r7, #28]
 8009a88:	e002      	b.n	8009a90 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8009a8a:	f06f 0302 	mvn.w	r3, #2
 8009a8e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009a90:	69fb      	ldr	r3, [r7, #28]
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3720      	adds	r7, #32
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}
 8009a9a:	bf00      	nop
 8009a9c:	20000218 	.word	0x20000218

08009aa0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b088      	sub	sp, #32
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f023 0301 	bic.w	r3, r3, #1
 8009aae:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f003 0301 	and.w	r3, r3, #1
 8009ab6:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009abc:	f3ef 8305 	mrs	r3, IPSR
 8009ac0:	613b      	str	r3, [r7, #16]
  return(result);
 8009ac2:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d10f      	bne.n	8009ae8 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ac8:	f3ef 8310 	mrs	r3, PRIMASK
 8009acc:	60fb      	str	r3, [r7, #12]
  return(result);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d105      	bne.n	8009ae0 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009ad4:	f3ef 8311 	mrs	r3, BASEPRI
 8009ad8:	60bb      	str	r3, [r7, #8]
  return(result);
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d007      	beq.n	8009af0 <osMutexRelease+0x50>
 8009ae0:	4b16      	ldr	r3, [pc, #88]	; (8009b3c <osMutexRelease+0x9c>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	2b02      	cmp	r3, #2
 8009ae6:	d103      	bne.n	8009af0 <osMutexRelease+0x50>
    stat = osErrorISR;
 8009ae8:	f06f 0305 	mvn.w	r3, #5
 8009aec:	61fb      	str	r3, [r7, #28]
 8009aee:	e01f      	b.n	8009b30 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d103      	bne.n	8009afe <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8009af6:	f06f 0303 	mvn.w	r3, #3
 8009afa:	61fb      	str	r3, [r7, #28]
 8009afc:	e018      	b.n	8009b30 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d009      	beq.n	8009b18 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8009b04:	69b8      	ldr	r0, [r7, #24]
 8009b06:	f000 fbf9 	bl	800a2fc <xQueueGiveMutexRecursive>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d00f      	beq.n	8009b30 <osMutexRelease+0x90>
        stat = osErrorResource;
 8009b10:	f06f 0302 	mvn.w	r3, #2
 8009b14:	61fb      	str	r3, [r7, #28]
 8009b16:	e00b      	b.n	8009b30 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8009b18:	2300      	movs	r3, #0
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	2100      	movs	r1, #0
 8009b1e:	69b8      	ldr	r0, [r7, #24]
 8009b20:	f000 fc54 	bl	800a3cc <xQueueGenericSend>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b01      	cmp	r3, #1
 8009b28:	d002      	beq.n	8009b30 <osMutexRelease+0x90>
        stat = osErrorResource;
 8009b2a:	f06f 0302 	mvn.w	r3, #2
 8009b2e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8009b30:	69fb      	ldr	r3, [r7, #28]
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3720      	adds	r7, #32
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	20000218 	.word	0x20000218

08009b40 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b08c      	sub	sp, #48	; 0x30
 8009b44:	af02      	add	r7, sp, #8
 8009b46:	60f8      	str	r0, [r7, #12]
 8009b48:	60b9      	str	r1, [r7, #8]
 8009b4a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b50:	f3ef 8305 	mrs	r3, IPSR
 8009b54:	61bb      	str	r3, [r7, #24]
  return(result);
 8009b56:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d170      	bne.n	8009c3e <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b5c:	f3ef 8310 	mrs	r3, PRIMASK
 8009b60:	617b      	str	r3, [r7, #20]
  return(result);
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d105      	bne.n	8009b74 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009b68:	f3ef 8311 	mrs	r3, BASEPRI
 8009b6c:	613b      	str	r3, [r7, #16]
  return(result);
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d003      	beq.n	8009b7c <osMessageQueueNew+0x3c>
 8009b74:	4b34      	ldr	r3, [pc, #208]	; (8009c48 <osMessageQueueNew+0x108>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	2b02      	cmp	r3, #2
 8009b7a:	d060      	beq.n	8009c3e <osMessageQueueNew+0xfe>
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d05d      	beq.n	8009c3e <osMessageQueueNew+0xfe>
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d05a      	beq.n	8009c3e <osMessageQueueNew+0xfe>
    mem = -1;
 8009b88:	f04f 33ff 	mov.w	r3, #4294967295
 8009b8c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d029      	beq.n	8009be8 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	689b      	ldr	r3, [r3, #8]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d012      	beq.n	8009bc2 <osMessageQueueNew+0x82>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	68db      	ldr	r3, [r3, #12]
 8009ba0:	2b4f      	cmp	r3, #79	; 0x4f
 8009ba2:	d90e      	bls.n	8009bc2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d00a      	beq.n	8009bc2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	695a      	ldr	r2, [r3, #20]
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	68b9      	ldr	r1, [r7, #8]
 8009bb4:	fb01 f303 	mul.w	r3, r1, r3
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d302      	bcc.n	8009bc2 <osMessageQueueNew+0x82>
        mem = 1;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	623b      	str	r3, [r7, #32]
 8009bc0:	e014      	b.n	8009bec <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	689b      	ldr	r3, [r3, #8]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d110      	bne.n	8009bec <osMessageQueueNew+0xac>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d10c      	bne.n	8009bec <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d108      	bne.n	8009bec <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	695b      	ldr	r3, [r3, #20]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d104      	bne.n	8009bec <osMessageQueueNew+0xac>
          mem = 0;
 8009be2:	2300      	movs	r3, #0
 8009be4:	623b      	str	r3, [r7, #32]
 8009be6:	e001      	b.n	8009bec <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8009be8:	2300      	movs	r3, #0
 8009bea:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8009bec:	6a3b      	ldr	r3, [r7, #32]
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	d10c      	bne.n	8009c0c <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	691a      	ldr	r2, [r3, #16]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6899      	ldr	r1, [r3, #8]
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	460b      	mov	r3, r1
 8009c00:	68b9      	ldr	r1, [r7, #8]
 8009c02:	68f8      	ldr	r0, [r7, #12]
 8009c04:	f000 fa58 	bl	800a0b8 <xQueueGenericCreateStatic>
 8009c08:	6278      	str	r0, [r7, #36]	; 0x24
 8009c0a:	e008      	b.n	8009c1e <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8009c0c:	6a3b      	ldr	r3, [r7, #32]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d105      	bne.n	8009c1e <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8009c12:	2200      	movs	r2, #0
 8009c14:	68b9      	ldr	r1, [r7, #8]
 8009c16:	68f8      	ldr	r0, [r7, #12]
 8009c18:	f000 fac1 	bl	800a19e <xQueueGenericCreate>
 8009c1c:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d00c      	beq.n	8009c3e <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d003      	beq.n	8009c32 <osMessageQueueNew+0xf2>
        name = attr->name;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	61fb      	str	r3, [r7, #28]
 8009c30:	e001      	b.n	8009c36 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8009c32:	2300      	movs	r3, #0
 8009c34:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8009c36:	69f9      	ldr	r1, [r7, #28]
 8009c38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009c3a:	f001 f8df 	bl	800adfc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3728      	adds	r7, #40	; 0x28
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}
 8009c48:	20000218 	.word	0x20000218

08009c4c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b08a      	sub	sp, #40	; 0x28
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	60f8      	str	r0, [r7, #12]
 8009c54:	60b9      	str	r1, [r7, #8]
 8009c56:	603b      	str	r3, [r7, #0]
 8009c58:	4613      	mov	r3, r2
 8009c5a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009c60:	2300      	movs	r3, #0
 8009c62:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c64:	f3ef 8305 	mrs	r3, IPSR
 8009c68:	61fb      	str	r3, [r7, #28]
  return(result);
 8009c6a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d10f      	bne.n	8009c90 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c70:	f3ef 8310 	mrs	r3, PRIMASK
 8009c74:	61bb      	str	r3, [r7, #24]
  return(result);
 8009c76:	69bb      	ldr	r3, [r7, #24]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d105      	bne.n	8009c88 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009c7c:	f3ef 8311 	mrs	r3, BASEPRI
 8009c80:	617b      	str	r3, [r7, #20]
  return(result);
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d02c      	beq.n	8009ce2 <osMessageQueuePut+0x96>
 8009c88:	4b28      	ldr	r3, [pc, #160]	; (8009d2c <osMessageQueuePut+0xe0>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	2b02      	cmp	r3, #2
 8009c8e:	d128      	bne.n	8009ce2 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009c90:	6a3b      	ldr	r3, [r7, #32]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d005      	beq.n	8009ca2 <osMessageQueuePut+0x56>
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d002      	beq.n	8009ca2 <osMessageQueuePut+0x56>
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d003      	beq.n	8009caa <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8009ca2:	f06f 0303 	mvn.w	r3, #3
 8009ca6:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009ca8:	e039      	b.n	8009d1e <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8009caa:	2300      	movs	r3, #0
 8009cac:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009cae:	f107 0210 	add.w	r2, r7, #16
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	68b9      	ldr	r1, [r7, #8]
 8009cb6:	6a38      	ldr	r0, [r7, #32]
 8009cb8:	f000 fc82 	bl	800a5c0 <xQueueGenericSendFromISR>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d003      	beq.n	8009cca <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8009cc2:	f06f 0302 	mvn.w	r3, #2
 8009cc6:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009cc8:	e029      	b.n	8009d1e <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d026      	beq.n	8009d1e <osMessageQueuePut+0xd2>
 8009cd0:	4b17      	ldr	r3, [pc, #92]	; (8009d30 <osMessageQueuePut+0xe4>)
 8009cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cd6:	601a      	str	r2, [r3, #0]
 8009cd8:	f3bf 8f4f 	dsb	sy
 8009cdc:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009ce0:	e01d      	b.n	8009d1e <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009ce2:	6a3b      	ldr	r3, [r7, #32]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d002      	beq.n	8009cee <osMessageQueuePut+0xa2>
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d103      	bne.n	8009cf6 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8009cee:	f06f 0303 	mvn.w	r3, #3
 8009cf2:	627b      	str	r3, [r7, #36]	; 0x24
 8009cf4:	e014      	b.n	8009d20 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	683a      	ldr	r2, [r7, #0]
 8009cfa:	68b9      	ldr	r1, [r7, #8]
 8009cfc:	6a38      	ldr	r0, [r7, #32]
 8009cfe:	f000 fb65 	bl	800a3cc <xQueueGenericSend>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d00b      	beq.n	8009d20 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d003      	beq.n	8009d16 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8009d0e:	f06f 0301 	mvn.w	r3, #1
 8009d12:	627b      	str	r3, [r7, #36]	; 0x24
 8009d14:	e004      	b.n	8009d20 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8009d16:	f06f 0302 	mvn.w	r3, #2
 8009d1a:	627b      	str	r3, [r7, #36]	; 0x24
 8009d1c:	e000      	b.n	8009d20 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009d1e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8009d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3728      	adds	r7, #40	; 0x28
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	20000218 	.word	0x20000218
 8009d30:	e000ed04 	.word	0xe000ed04

08009d34 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b08a      	sub	sp, #40	; 0x28
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	60f8      	str	r0, [r7, #12]
 8009d3c:	60b9      	str	r1, [r7, #8]
 8009d3e:	607a      	str	r2, [r7, #4]
 8009d40:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009d46:	2300      	movs	r3, #0
 8009d48:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d4a:	f3ef 8305 	mrs	r3, IPSR
 8009d4e:	61fb      	str	r3, [r7, #28]
  return(result);
 8009d50:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d10f      	bne.n	8009d76 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d56:	f3ef 8310 	mrs	r3, PRIMASK
 8009d5a:	61bb      	str	r3, [r7, #24]
  return(result);
 8009d5c:	69bb      	ldr	r3, [r7, #24]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d105      	bne.n	8009d6e <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009d62:	f3ef 8311 	mrs	r3, BASEPRI
 8009d66:	617b      	str	r3, [r7, #20]
  return(result);
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d02c      	beq.n	8009dc8 <osMessageQueueGet+0x94>
 8009d6e:	4b28      	ldr	r3, [pc, #160]	; (8009e10 <osMessageQueueGet+0xdc>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	2b02      	cmp	r3, #2
 8009d74:	d128      	bne.n	8009dc8 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009d76:	6a3b      	ldr	r3, [r7, #32]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d005      	beq.n	8009d88 <osMessageQueueGet+0x54>
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d002      	beq.n	8009d88 <osMessageQueueGet+0x54>
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d003      	beq.n	8009d90 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8009d88:	f06f 0303 	mvn.w	r3, #3
 8009d8c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009d8e:	e038      	b.n	8009e02 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8009d90:	2300      	movs	r3, #0
 8009d92:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009d94:	f107 0310 	add.w	r3, r7, #16
 8009d98:	461a      	mov	r2, r3
 8009d9a:	68b9      	ldr	r1, [r7, #8]
 8009d9c:	6a38      	ldr	r0, [r7, #32]
 8009d9e:	f000 fe87 	bl	800aab0 <xQueueReceiveFromISR>
 8009da2:	4603      	mov	r3, r0
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d003      	beq.n	8009db0 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8009da8:	f06f 0302 	mvn.w	r3, #2
 8009dac:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009dae:	e028      	b.n	8009e02 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d025      	beq.n	8009e02 <osMessageQueueGet+0xce>
 8009db6:	4b17      	ldr	r3, [pc, #92]	; (8009e14 <osMessageQueueGet+0xe0>)
 8009db8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dbc:	601a      	str	r2, [r3, #0]
 8009dbe:	f3bf 8f4f 	dsb	sy
 8009dc2:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009dc6:	e01c      	b.n	8009e02 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009dc8:	6a3b      	ldr	r3, [r7, #32]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d002      	beq.n	8009dd4 <osMessageQueueGet+0xa0>
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d103      	bne.n	8009ddc <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8009dd4:	f06f 0303 	mvn.w	r3, #3
 8009dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8009dda:	e013      	b.n	8009e04 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009ddc:	683a      	ldr	r2, [r7, #0]
 8009dde:	68b9      	ldr	r1, [r7, #8]
 8009de0:	6a38      	ldr	r0, [r7, #32]
 8009de2:	f000 fc81 	bl	800a6e8 <xQueueReceive>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d00b      	beq.n	8009e04 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d003      	beq.n	8009dfa <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8009df2:	f06f 0301 	mvn.w	r3, #1
 8009df6:	627b      	str	r3, [r7, #36]	; 0x24
 8009df8:	e004      	b.n	8009e04 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8009dfa:	f06f 0302 	mvn.w	r3, #2
 8009dfe:	627b      	str	r3, [r7, #36]	; 0x24
 8009e00:	e000      	b.n	8009e04 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009e02:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8009e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009e06:	4618      	mov	r0, r3
 8009e08:	3728      	adds	r7, #40	; 0x28
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	20000218 	.word	0x20000218
 8009e14:	e000ed04 	.word	0xe000ed04

08009e18 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009e18:	b480      	push	{r7}
 8009e1a:	b085      	sub	sp, #20
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	60f8      	str	r0, [r7, #12]
 8009e20:	60b9      	str	r1, [r7, #8]
 8009e22:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	4a07      	ldr	r2, [pc, #28]	; (8009e44 <vApplicationGetIdleTaskMemory+0x2c>)
 8009e28:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	4a06      	ldr	r2, [pc, #24]	; (8009e48 <vApplicationGetIdleTaskMemory+0x30>)
 8009e2e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2280      	movs	r2, #128	; 0x80
 8009e34:	601a      	str	r2, [r3, #0]
}
 8009e36:	bf00      	nop
 8009e38:	3714      	adds	r7, #20
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr
 8009e42:	bf00      	nop
 8009e44:	2000021c 	.word	0x2000021c
 8009e48:	20000278 	.word	0x20000278

08009e4c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009e4c:	b480      	push	{r7}
 8009e4e:	b085      	sub	sp, #20
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	60f8      	str	r0, [r7, #12]
 8009e54:	60b9      	str	r1, [r7, #8]
 8009e56:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	4a07      	ldr	r2, [pc, #28]	; (8009e78 <vApplicationGetTimerTaskMemory+0x2c>)
 8009e5c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	4a06      	ldr	r2, [pc, #24]	; (8009e7c <vApplicationGetTimerTaskMemory+0x30>)
 8009e62:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e6a:	601a      	str	r2, [r3, #0]
}
 8009e6c:	bf00      	nop
 8009e6e:	3714      	adds	r7, #20
 8009e70:	46bd      	mov	sp, r7
 8009e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e76:	4770      	bx	lr
 8009e78:	20000478 	.word	0x20000478
 8009e7c:	200004d4 	.word	0x200004d4

08009e80 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009e80:	b480      	push	{r7}
 8009e82:	b083      	sub	sp, #12
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f103 0208 	add.w	r2, r3, #8
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f04f 32ff 	mov.w	r2, #4294967295
 8009e98:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f103 0208 	add.w	r2, r3, #8
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f103 0208 	add.w	r2, r3, #8
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009eb4:	bf00      	nop
 8009eb6:	370c      	adds	r7, #12
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebe:	4770      	bx	lr

08009ec0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b083      	sub	sp, #12
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009ece:	bf00      	nop
 8009ed0:	370c      	adds	r7, #12
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed8:	4770      	bx	lr

08009eda <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009eda:	b480      	push	{r7}
 8009edc:	b085      	sub	sp, #20
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
 8009ee2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	68fa      	ldr	r2, [r7, #12]
 8009eee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	689a      	ldr	r2, [r3, #8]
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	683a      	ldr	r2, [r7, #0]
 8009efe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	683a      	ldr	r2, [r7, #0]
 8009f04:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	687a      	ldr	r2, [r7, #4]
 8009f0a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	1c5a      	adds	r2, r3, #1
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	601a      	str	r2, [r3, #0]
}
 8009f16:	bf00      	nop
 8009f18:	3714      	adds	r7, #20
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f20:	4770      	bx	lr

08009f22 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f22:	b480      	push	{r7}
 8009f24:	b085      	sub	sp, #20
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
 8009f2a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f38:	d103      	bne.n	8009f42 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	691b      	ldr	r3, [r3, #16]
 8009f3e:	60fb      	str	r3, [r7, #12]
 8009f40:	e00c      	b.n	8009f5c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	3308      	adds	r3, #8
 8009f46:	60fb      	str	r3, [r7, #12]
 8009f48:	e002      	b.n	8009f50 <vListInsert+0x2e>
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	685b      	ldr	r3, [r3, #4]
 8009f4e:	60fb      	str	r3, [r7, #12]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	68ba      	ldr	r2, [r7, #8]
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d2f6      	bcs.n	8009f4a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	685a      	ldr	r2, [r3, #4]
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	683a      	ldr	r2, [r7, #0]
 8009f6a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	68fa      	ldr	r2, [r7, #12]
 8009f70:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	683a      	ldr	r2, [r7, #0]
 8009f76:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	687a      	ldr	r2, [r7, #4]
 8009f7c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	1c5a      	adds	r2, r3, #1
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	601a      	str	r2, [r3, #0]
}
 8009f88:	bf00      	nop
 8009f8a:	3714      	adds	r7, #20
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009f94:	b480      	push	{r7}
 8009f96:	b085      	sub	sp, #20
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	6892      	ldr	r2, [r2, #8]
 8009faa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	689b      	ldr	r3, [r3, #8]
 8009fb0:	687a      	ldr	r2, [r7, #4]
 8009fb2:	6852      	ldr	r2, [r2, #4]
 8009fb4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	685b      	ldr	r3, [r3, #4]
 8009fba:	687a      	ldr	r2, [r7, #4]
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	d103      	bne.n	8009fc8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	689a      	ldr	r2, [r3, #8]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	1e5a      	subs	r2, r3, #1
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3714      	adds	r7, #20
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr

08009fe8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b084      	sub	sp, #16
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d109      	bne.n	800a010 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a000:	f383 8811 	msr	BASEPRI, r3
 800a004:	f3bf 8f6f 	isb	sy
 800a008:	f3bf 8f4f 	dsb	sy
 800a00c:	60bb      	str	r3, [r7, #8]
 800a00e:	e7fe      	b.n	800a00e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800a010:	f002 fc3c 	bl	800c88c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	681a      	ldr	r2, [r3, #0]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a01c:	68f9      	ldr	r1, [r7, #12]
 800a01e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a020:	fb01 f303 	mul.w	r3, r1, r3
 800a024:	441a      	add	r2, r3
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2200      	movs	r2, #0
 800a02e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681a      	ldr	r2, [r3, #0]
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a040:	3b01      	subs	r3, #1
 800a042:	68f9      	ldr	r1, [r7, #12]
 800a044:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a046:	fb01 f303 	mul.w	r3, r1, r3
 800a04a:	441a      	add	r2, r3
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	22ff      	movs	r2, #255	; 0xff
 800a054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	22ff      	movs	r2, #255	; 0xff
 800a05c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d114      	bne.n	800a090 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	691b      	ldr	r3, [r3, #16]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d01a      	beq.n	800a0a4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	3310      	adds	r3, #16
 800a072:	4618      	mov	r0, r3
 800a074:	f001 fbfc 	bl	800b870 <xTaskRemoveFromEventList>
 800a078:	4603      	mov	r3, r0
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d012      	beq.n	800a0a4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a07e:	4b0d      	ldr	r3, [pc, #52]	; (800a0b4 <xQueueGenericReset+0xcc>)
 800a080:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a084:	601a      	str	r2, [r3, #0]
 800a086:	f3bf 8f4f 	dsb	sy
 800a08a:	f3bf 8f6f 	isb	sy
 800a08e:	e009      	b.n	800a0a4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	3310      	adds	r3, #16
 800a094:	4618      	mov	r0, r3
 800a096:	f7ff fef3 	bl	8009e80 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	3324      	adds	r3, #36	; 0x24
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f7ff feee 	bl	8009e80 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a0a4:	f002 fc20 	bl	800c8e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a0a8:	2301      	movs	r3, #1
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3710      	adds	r7, #16
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}
 800a0b2:	bf00      	nop
 800a0b4:	e000ed04 	.word	0xe000ed04

0800a0b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b08e      	sub	sp, #56	; 0x38
 800a0bc:	af02      	add	r7, sp, #8
 800a0be:	60f8      	str	r0, [r7, #12]
 800a0c0:	60b9      	str	r1, [r7, #8]
 800a0c2:	607a      	str	r2, [r7, #4]
 800a0c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d109      	bne.n	800a0e0 <xQueueGenericCreateStatic+0x28>
 800a0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d0:	f383 8811 	msr	BASEPRI, r3
 800a0d4:	f3bf 8f6f 	isb	sy
 800a0d8:	f3bf 8f4f 	dsb	sy
 800a0dc:	62bb      	str	r3, [r7, #40]	; 0x28
 800a0de:	e7fe      	b.n	800a0de <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d109      	bne.n	800a0fa <xQueueGenericCreateStatic+0x42>
 800a0e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ea:	f383 8811 	msr	BASEPRI, r3
 800a0ee:	f3bf 8f6f 	isb	sy
 800a0f2:	f3bf 8f4f 	dsb	sy
 800a0f6:	627b      	str	r3, [r7, #36]	; 0x24
 800a0f8:	e7fe      	b.n	800a0f8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d002      	beq.n	800a106 <xQueueGenericCreateStatic+0x4e>
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d001      	beq.n	800a10a <xQueueGenericCreateStatic+0x52>
 800a106:	2301      	movs	r3, #1
 800a108:	e000      	b.n	800a10c <xQueueGenericCreateStatic+0x54>
 800a10a:	2300      	movs	r3, #0
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d109      	bne.n	800a124 <xQueueGenericCreateStatic+0x6c>
 800a110:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a114:	f383 8811 	msr	BASEPRI, r3
 800a118:	f3bf 8f6f 	isb	sy
 800a11c:	f3bf 8f4f 	dsb	sy
 800a120:	623b      	str	r3, [r7, #32]
 800a122:	e7fe      	b.n	800a122 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d102      	bne.n	800a130 <xQueueGenericCreateStatic+0x78>
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d101      	bne.n	800a134 <xQueueGenericCreateStatic+0x7c>
 800a130:	2301      	movs	r3, #1
 800a132:	e000      	b.n	800a136 <xQueueGenericCreateStatic+0x7e>
 800a134:	2300      	movs	r3, #0
 800a136:	2b00      	cmp	r3, #0
 800a138:	d109      	bne.n	800a14e <xQueueGenericCreateStatic+0x96>
 800a13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a13e:	f383 8811 	msr	BASEPRI, r3
 800a142:	f3bf 8f6f 	isb	sy
 800a146:	f3bf 8f4f 	dsb	sy
 800a14a:	61fb      	str	r3, [r7, #28]
 800a14c:	e7fe      	b.n	800a14c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a14e:	2350      	movs	r3, #80	; 0x50
 800a150:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	2b50      	cmp	r3, #80	; 0x50
 800a156:	d009      	beq.n	800a16c <xQueueGenericCreateStatic+0xb4>
 800a158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a15c:	f383 8811 	msr	BASEPRI, r3
 800a160:	f3bf 8f6f 	isb	sy
 800a164:	f3bf 8f4f 	dsb	sy
 800a168:	61bb      	str	r3, [r7, #24]
 800a16a:	e7fe      	b.n	800a16a <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a16c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00d      	beq.n	800a194 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a17a:	2201      	movs	r2, #1
 800a17c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a180:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a186:	9300      	str	r3, [sp, #0]
 800a188:	4613      	mov	r3, r2
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	68b9      	ldr	r1, [r7, #8]
 800a18e:	68f8      	ldr	r0, [r7, #12]
 800a190:	f000 f844 	bl	800a21c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a196:	4618      	mov	r0, r3
 800a198:	3730      	adds	r7, #48	; 0x30
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}

0800a19e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a19e:	b580      	push	{r7, lr}
 800a1a0:	b08a      	sub	sp, #40	; 0x28
 800a1a2:	af02      	add	r7, sp, #8
 800a1a4:	60f8      	str	r0, [r7, #12]
 800a1a6:	60b9      	str	r1, [r7, #8]
 800a1a8:	4613      	mov	r3, r2
 800a1aa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d109      	bne.n	800a1c6 <xQueueGenericCreate+0x28>
 800a1b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b6:	f383 8811 	msr	BASEPRI, r3
 800a1ba:	f3bf 8f6f 	isb	sy
 800a1be:	f3bf 8f4f 	dsb	sy
 800a1c2:	613b      	str	r3, [r7, #16]
 800a1c4:	e7fe      	b.n	800a1c4 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d102      	bne.n	800a1d2 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	61fb      	str	r3, [r7, #28]
 800a1d0:	e004      	b.n	800a1dc <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	68ba      	ldr	r2, [r7, #8]
 800a1d6:	fb02 f303 	mul.w	r3, r2, r3
 800a1da:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a1dc:	69fb      	ldr	r3, [r7, #28]
 800a1de:	3350      	adds	r3, #80	; 0x50
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f002 fc6d 	bl	800cac0 <pvPortMalloc>
 800a1e6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a1e8:	69bb      	ldr	r3, [r7, #24]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d011      	beq.n	800a212 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a1ee:	69bb      	ldr	r3, [r7, #24]
 800a1f0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	3350      	adds	r3, #80	; 0x50
 800a1f6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a1f8:	69bb      	ldr	r3, [r7, #24]
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a200:	79fa      	ldrb	r2, [r7, #7]
 800a202:	69bb      	ldr	r3, [r7, #24]
 800a204:	9300      	str	r3, [sp, #0]
 800a206:	4613      	mov	r3, r2
 800a208:	697a      	ldr	r2, [r7, #20]
 800a20a:	68b9      	ldr	r1, [r7, #8]
 800a20c:	68f8      	ldr	r0, [r7, #12]
 800a20e:	f000 f805 	bl	800a21c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a212:	69bb      	ldr	r3, [r7, #24]
	}
 800a214:	4618      	mov	r0, r3
 800a216:	3720      	adds	r7, #32
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	60b9      	str	r1, [r7, #8]
 800a226:	607a      	str	r2, [r7, #4]
 800a228:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d103      	bne.n	800a238 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a230:	69bb      	ldr	r3, [r7, #24]
 800a232:	69ba      	ldr	r2, [r7, #24]
 800a234:	601a      	str	r2, [r3, #0]
 800a236:	e002      	b.n	800a23e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a238:	69bb      	ldr	r3, [r7, #24]
 800a23a:	687a      	ldr	r2, [r7, #4]
 800a23c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a23e:	69bb      	ldr	r3, [r7, #24]
 800a240:	68fa      	ldr	r2, [r7, #12]
 800a242:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a244:	69bb      	ldr	r3, [r7, #24]
 800a246:	68ba      	ldr	r2, [r7, #8]
 800a248:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a24a:	2101      	movs	r1, #1
 800a24c:	69b8      	ldr	r0, [r7, #24]
 800a24e:	f7ff fecb 	bl	8009fe8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a252:	69bb      	ldr	r3, [r7, #24]
 800a254:	78fa      	ldrb	r2, [r7, #3]
 800a256:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a25a:	bf00      	nop
 800a25c:	3710      	adds	r7, #16
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}

0800a262 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a262:	b580      	push	{r7, lr}
 800a264:	b082      	sub	sp, #8
 800a266:	af00      	add	r7, sp, #0
 800a268:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00e      	beq.n	800a28e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2200      	movs	r2, #0
 800a274:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2200      	movs	r2, #0
 800a27a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a282:	2300      	movs	r3, #0
 800a284:	2200      	movs	r2, #0
 800a286:	2100      	movs	r1, #0
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 f89f 	bl	800a3cc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a28e:	bf00      	nop
 800a290:	3708      	adds	r7, #8
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a296:	b580      	push	{r7, lr}
 800a298:	b086      	sub	sp, #24
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	4603      	mov	r3, r0
 800a29e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	617b      	str	r3, [r7, #20]
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a2a8:	79fb      	ldrb	r3, [r7, #7]
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	6939      	ldr	r1, [r7, #16]
 800a2ae:	6978      	ldr	r0, [r7, #20]
 800a2b0:	f7ff ff75 	bl	800a19e <xQueueGenericCreate>
 800a2b4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a2b6:	68f8      	ldr	r0, [r7, #12]
 800a2b8:	f7ff ffd3 	bl	800a262 <prvInitialiseMutex>

		return xNewQueue;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
	}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3718      	adds	r7, #24
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}

0800a2c6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a2c6:	b580      	push	{r7, lr}
 800a2c8:	b088      	sub	sp, #32
 800a2ca:	af02      	add	r7, sp, #8
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	6039      	str	r1, [r7, #0]
 800a2d0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	617b      	str	r3, [r7, #20]
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a2da:	79fb      	ldrb	r3, [r7, #7]
 800a2dc:	9300      	str	r3, [sp, #0]
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	6939      	ldr	r1, [r7, #16]
 800a2e4:	6978      	ldr	r0, [r7, #20]
 800a2e6:	f7ff fee7 	bl	800a0b8 <xQueueGenericCreateStatic>
 800a2ea:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a2ec:	68f8      	ldr	r0, [r7, #12]
 800a2ee:	f7ff ffb8 	bl	800a262 <prvInitialiseMutex>

		return xNewQueue;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
	}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3718      	adds	r7, #24
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}

0800a2fc <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800a2fc:	b590      	push	{r4, r7, lr}
 800a2fe:	b087      	sub	sp, #28
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d109      	bne.n	800a322 <xQueueGiveMutexRecursive+0x26>
 800a30e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a312:	f383 8811 	msr	BASEPRI, r3
 800a316:	f3bf 8f6f 	isb	sy
 800a31a:	f3bf 8f4f 	dsb	sy
 800a31e:	60fb      	str	r3, [r7, #12]
 800a320:	e7fe      	b.n	800a320 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a322:	693b      	ldr	r3, [r7, #16]
 800a324:	689c      	ldr	r4, [r3, #8]
 800a326:	f001 fc59 	bl	800bbdc <xTaskGetCurrentTaskHandle>
 800a32a:	4603      	mov	r3, r0
 800a32c:	429c      	cmp	r4, r3
 800a32e:	d111      	bne.n	800a354 <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800a330:	693b      	ldr	r3, [r7, #16]
 800a332:	68db      	ldr	r3, [r3, #12]
 800a334:	1e5a      	subs	r2, r3, #1
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800a33a:	693b      	ldr	r3, [r7, #16]
 800a33c:	68db      	ldr	r3, [r3, #12]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d105      	bne.n	800a34e <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800a342:	2300      	movs	r3, #0
 800a344:	2200      	movs	r2, #0
 800a346:	2100      	movs	r1, #0
 800a348:	6938      	ldr	r0, [r7, #16]
 800a34a:	f000 f83f 	bl	800a3cc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800a34e:	2301      	movs	r3, #1
 800a350:	617b      	str	r3, [r7, #20]
 800a352:	e001      	b.n	800a358 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800a354:	2300      	movs	r3, #0
 800a356:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800a358:	697b      	ldr	r3, [r7, #20]
	}
 800a35a:	4618      	mov	r0, r3
 800a35c:	371c      	adds	r7, #28
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd90      	pop	{r4, r7, pc}

0800a362 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800a362:	b590      	push	{r4, r7, lr}
 800a364:	b087      	sub	sp, #28
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
 800a36a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d109      	bne.n	800a38a <xQueueTakeMutexRecursive+0x28>
 800a376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37a:	f383 8811 	msr	BASEPRI, r3
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	f3bf 8f4f 	dsb	sy
 800a386:	60fb      	str	r3, [r7, #12]
 800a388:	e7fe      	b.n	800a388 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	689c      	ldr	r4, [r3, #8]
 800a38e:	f001 fc25 	bl	800bbdc <xTaskGetCurrentTaskHandle>
 800a392:	4603      	mov	r3, r0
 800a394:	429c      	cmp	r4, r3
 800a396:	d107      	bne.n	800a3a8 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	1c5a      	adds	r2, r3, #1
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	617b      	str	r3, [r7, #20]
 800a3a6:	e00c      	b.n	800a3c2 <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800a3a8:	6839      	ldr	r1, [r7, #0]
 800a3aa:	6938      	ldr	r0, [r7, #16]
 800a3ac:	f000 fa78 	bl	800a8a0 <xQueueSemaphoreTake>
 800a3b0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800a3b2:	697b      	ldr	r3, [r7, #20]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d004      	beq.n	800a3c2 <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	68db      	ldr	r3, [r3, #12]
 800a3bc:	1c5a      	adds	r2, r3, #1
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800a3c2:	697b      	ldr	r3, [r7, #20]
	}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	371c      	adds	r7, #28
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bd90      	pop	{r4, r7, pc}

0800a3cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b08e      	sub	sp, #56	; 0x38
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	607a      	str	r2, [r7, #4]
 800a3d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a3e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d109      	bne.n	800a3fc <xQueueGenericSend+0x30>
 800a3e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ec:	f383 8811 	msr	BASEPRI, r3
 800a3f0:	f3bf 8f6f 	isb	sy
 800a3f4:	f3bf 8f4f 	dsb	sy
 800a3f8:	62bb      	str	r3, [r7, #40]	; 0x28
 800a3fa:	e7fe      	b.n	800a3fa <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d103      	bne.n	800a40a <xQueueGenericSend+0x3e>
 800a402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a406:	2b00      	cmp	r3, #0
 800a408:	d101      	bne.n	800a40e <xQueueGenericSend+0x42>
 800a40a:	2301      	movs	r3, #1
 800a40c:	e000      	b.n	800a410 <xQueueGenericSend+0x44>
 800a40e:	2300      	movs	r3, #0
 800a410:	2b00      	cmp	r3, #0
 800a412:	d109      	bne.n	800a428 <xQueueGenericSend+0x5c>
 800a414:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a418:	f383 8811 	msr	BASEPRI, r3
 800a41c:	f3bf 8f6f 	isb	sy
 800a420:	f3bf 8f4f 	dsb	sy
 800a424:	627b      	str	r3, [r7, #36]	; 0x24
 800a426:	e7fe      	b.n	800a426 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	2b02      	cmp	r3, #2
 800a42c:	d103      	bne.n	800a436 <xQueueGenericSend+0x6a>
 800a42e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a432:	2b01      	cmp	r3, #1
 800a434:	d101      	bne.n	800a43a <xQueueGenericSend+0x6e>
 800a436:	2301      	movs	r3, #1
 800a438:	e000      	b.n	800a43c <xQueueGenericSend+0x70>
 800a43a:	2300      	movs	r3, #0
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d109      	bne.n	800a454 <xQueueGenericSend+0x88>
 800a440:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a444:	f383 8811 	msr	BASEPRI, r3
 800a448:	f3bf 8f6f 	isb	sy
 800a44c:	f3bf 8f4f 	dsb	sy
 800a450:	623b      	str	r3, [r7, #32]
 800a452:	e7fe      	b.n	800a452 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a454:	f001 fbd2 	bl	800bbfc <xTaskGetSchedulerState>
 800a458:	4603      	mov	r3, r0
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d102      	bne.n	800a464 <xQueueGenericSend+0x98>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d101      	bne.n	800a468 <xQueueGenericSend+0x9c>
 800a464:	2301      	movs	r3, #1
 800a466:	e000      	b.n	800a46a <xQueueGenericSend+0x9e>
 800a468:	2300      	movs	r3, #0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d109      	bne.n	800a482 <xQueueGenericSend+0xb6>
 800a46e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a472:	f383 8811 	msr	BASEPRI, r3
 800a476:	f3bf 8f6f 	isb	sy
 800a47a:	f3bf 8f4f 	dsb	sy
 800a47e:	61fb      	str	r3, [r7, #28]
 800a480:	e7fe      	b.n	800a480 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a482:	f002 fa03 	bl	800c88c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a488:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a48a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a48c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a48e:	429a      	cmp	r2, r3
 800a490:	d302      	bcc.n	800a498 <xQueueGenericSend+0xcc>
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	2b02      	cmp	r3, #2
 800a496:	d129      	bne.n	800a4ec <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a498:	683a      	ldr	r2, [r7, #0]
 800a49a:	68b9      	ldr	r1, [r7, #8]
 800a49c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a49e:	f000 fb9c 	bl	800abda <prvCopyDataToQueue>
 800a4a2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d010      	beq.n	800a4ce <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a4ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4ae:	3324      	adds	r3, #36	; 0x24
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f001 f9dd 	bl	800b870 <xTaskRemoveFromEventList>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d013      	beq.n	800a4e4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a4bc:	4b3f      	ldr	r3, [pc, #252]	; (800a5bc <xQueueGenericSend+0x1f0>)
 800a4be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4c2:	601a      	str	r2, [r3, #0]
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	f3bf 8f6f 	isb	sy
 800a4cc:	e00a      	b.n	800a4e4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d007      	beq.n	800a4e4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a4d4:	4b39      	ldr	r3, [pc, #228]	; (800a5bc <xQueueGenericSend+0x1f0>)
 800a4d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4da:	601a      	str	r2, [r3, #0]
 800a4dc:	f3bf 8f4f 	dsb	sy
 800a4e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a4e4:	f002 fa00 	bl	800c8e8 <vPortExitCritical>
				return pdPASS;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e063      	b.n	800a5b4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d103      	bne.n	800a4fa <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a4f2:	f002 f9f9 	bl	800c8e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	e05c      	b.n	800a5b4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a4fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d106      	bne.n	800a50e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a500:	f107 0314 	add.w	r3, r7, #20
 800a504:	4618      	mov	r0, r3
 800a506:	f001 fa15 	bl	800b934 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a50a:	2301      	movs	r3, #1
 800a50c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a50e:	f002 f9eb 	bl	800c8e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a512:	f000 ff7f 	bl	800b414 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a516:	f002 f9b9 	bl	800c88c <vPortEnterCritical>
 800a51a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a51c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a520:	b25b      	sxtb	r3, r3
 800a522:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a526:	d103      	bne.n	800a530 <xQueueGenericSend+0x164>
 800a528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a52a:	2200      	movs	r2, #0
 800a52c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a532:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a536:	b25b      	sxtb	r3, r3
 800a538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a53c:	d103      	bne.n	800a546 <xQueueGenericSend+0x17a>
 800a53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a540:	2200      	movs	r2, #0
 800a542:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a546:	f002 f9cf 	bl	800c8e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a54a:	1d3a      	adds	r2, r7, #4
 800a54c:	f107 0314 	add.w	r3, r7, #20
 800a550:	4611      	mov	r1, r2
 800a552:	4618      	mov	r0, r3
 800a554:	f001 fa04 	bl	800b960 <xTaskCheckForTimeOut>
 800a558:	4603      	mov	r3, r0
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d124      	bne.n	800a5a8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a55e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a560:	f000 fc33 	bl	800adca <prvIsQueueFull>
 800a564:	4603      	mov	r3, r0
 800a566:	2b00      	cmp	r3, #0
 800a568:	d018      	beq.n	800a59c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a56a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a56c:	3310      	adds	r3, #16
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	4611      	mov	r1, r2
 800a572:	4618      	mov	r0, r3
 800a574:	f001 f92e 	bl	800b7d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a578:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a57a:	f000 fbbe 	bl	800acfa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a57e:	f000 ff57 	bl	800b430 <xTaskResumeAll>
 800a582:	4603      	mov	r3, r0
 800a584:	2b00      	cmp	r3, #0
 800a586:	f47f af7c 	bne.w	800a482 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800a58a:	4b0c      	ldr	r3, [pc, #48]	; (800a5bc <xQueueGenericSend+0x1f0>)
 800a58c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a590:	601a      	str	r2, [r3, #0]
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	f3bf 8f6f 	isb	sy
 800a59a:	e772      	b.n	800a482 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a59c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a59e:	f000 fbac 	bl	800acfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a5a2:	f000 ff45 	bl	800b430 <xTaskResumeAll>
 800a5a6:	e76c      	b.n	800a482 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a5a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5aa:	f000 fba6 	bl	800acfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a5ae:	f000 ff3f 	bl	800b430 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a5b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3738      	adds	r7, #56	; 0x38
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}
 800a5bc:	e000ed04 	.word	0xe000ed04

0800a5c0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b08e      	sub	sp, #56	; 0x38
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	607a      	str	r2, [r7, #4]
 800a5cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d109      	bne.n	800a5ec <xQueueGenericSendFromISR+0x2c>
 800a5d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5dc:	f383 8811 	msr	BASEPRI, r3
 800a5e0:	f3bf 8f6f 	isb	sy
 800a5e4:	f3bf 8f4f 	dsb	sy
 800a5e8:	627b      	str	r3, [r7, #36]	; 0x24
 800a5ea:	e7fe      	b.n	800a5ea <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d103      	bne.n	800a5fa <xQueueGenericSendFromISR+0x3a>
 800a5f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d101      	bne.n	800a5fe <xQueueGenericSendFromISR+0x3e>
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	e000      	b.n	800a600 <xQueueGenericSendFromISR+0x40>
 800a5fe:	2300      	movs	r3, #0
 800a600:	2b00      	cmp	r3, #0
 800a602:	d109      	bne.n	800a618 <xQueueGenericSendFromISR+0x58>
 800a604:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a608:	f383 8811 	msr	BASEPRI, r3
 800a60c:	f3bf 8f6f 	isb	sy
 800a610:	f3bf 8f4f 	dsb	sy
 800a614:	623b      	str	r3, [r7, #32]
 800a616:	e7fe      	b.n	800a616 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	2b02      	cmp	r3, #2
 800a61c:	d103      	bne.n	800a626 <xQueueGenericSendFromISR+0x66>
 800a61e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a622:	2b01      	cmp	r3, #1
 800a624:	d101      	bne.n	800a62a <xQueueGenericSendFromISR+0x6a>
 800a626:	2301      	movs	r3, #1
 800a628:	e000      	b.n	800a62c <xQueueGenericSendFromISR+0x6c>
 800a62a:	2300      	movs	r3, #0
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d109      	bne.n	800a644 <xQueueGenericSendFromISR+0x84>
 800a630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a634:	f383 8811 	msr	BASEPRI, r3
 800a638:	f3bf 8f6f 	isb	sy
 800a63c:	f3bf 8f4f 	dsb	sy
 800a640:	61fb      	str	r3, [r7, #28]
 800a642:	e7fe      	b.n	800a642 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a644:	f002 f9fe 	bl	800ca44 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a648:	f3ef 8211 	mrs	r2, BASEPRI
 800a64c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a650:	f383 8811 	msr	BASEPRI, r3
 800a654:	f3bf 8f6f 	isb	sy
 800a658:	f3bf 8f4f 	dsb	sy
 800a65c:	61ba      	str	r2, [r7, #24]
 800a65e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a660:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a662:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a666:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a66a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a66c:	429a      	cmp	r2, r3
 800a66e:	d302      	bcc.n	800a676 <xQueueGenericSendFromISR+0xb6>
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	2b02      	cmp	r3, #2
 800a674:	d12c      	bne.n	800a6d0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a678:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a67c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a680:	683a      	ldr	r2, [r7, #0]
 800a682:	68b9      	ldr	r1, [r7, #8]
 800a684:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a686:	f000 faa8 	bl	800abda <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a68a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a68e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a692:	d112      	bne.n	800a6ba <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d016      	beq.n	800a6ca <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a69c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a69e:	3324      	adds	r3, #36	; 0x24
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f001 f8e5 	bl	800b870 <xTaskRemoveFromEventList>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00e      	beq.n	800a6ca <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d00b      	beq.n	800a6ca <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	601a      	str	r2, [r3, #0]
 800a6b8:	e007      	b.n	800a6ca <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a6ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a6be:	3301      	adds	r3, #1
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	b25a      	sxtb	r2, r3
 800a6c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a6ce:	e001      	b.n	800a6d4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	637b      	str	r3, [r7, #52]	; 0x34
 800a6d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6d6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a6de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3738      	adds	r7, #56	; 0x38
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b08c      	sub	sp, #48	; 0x30
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	60f8      	str	r0, [r7, #12]
 800a6f0:	60b9      	str	r1, [r7, #8]
 800a6f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d109      	bne.n	800a716 <xQueueReceive+0x2e>
	__asm volatile
 800a702:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a706:	f383 8811 	msr	BASEPRI, r3
 800a70a:	f3bf 8f6f 	isb	sy
 800a70e:	f3bf 8f4f 	dsb	sy
 800a712:	623b      	str	r3, [r7, #32]
 800a714:	e7fe      	b.n	800a714 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d103      	bne.n	800a724 <xQueueReceive+0x3c>
 800a71c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a71e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a720:	2b00      	cmp	r3, #0
 800a722:	d101      	bne.n	800a728 <xQueueReceive+0x40>
 800a724:	2301      	movs	r3, #1
 800a726:	e000      	b.n	800a72a <xQueueReceive+0x42>
 800a728:	2300      	movs	r3, #0
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d109      	bne.n	800a742 <xQueueReceive+0x5a>
 800a72e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a732:	f383 8811 	msr	BASEPRI, r3
 800a736:	f3bf 8f6f 	isb	sy
 800a73a:	f3bf 8f4f 	dsb	sy
 800a73e:	61fb      	str	r3, [r7, #28]
 800a740:	e7fe      	b.n	800a740 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a742:	f001 fa5b 	bl	800bbfc <xTaskGetSchedulerState>
 800a746:	4603      	mov	r3, r0
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d102      	bne.n	800a752 <xQueueReceive+0x6a>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d101      	bne.n	800a756 <xQueueReceive+0x6e>
 800a752:	2301      	movs	r3, #1
 800a754:	e000      	b.n	800a758 <xQueueReceive+0x70>
 800a756:	2300      	movs	r3, #0
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d109      	bne.n	800a770 <xQueueReceive+0x88>
 800a75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a760:	f383 8811 	msr	BASEPRI, r3
 800a764:	f3bf 8f6f 	isb	sy
 800a768:	f3bf 8f4f 	dsb	sy
 800a76c:	61bb      	str	r3, [r7, #24]
 800a76e:	e7fe      	b.n	800a76e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a770:	f002 f88c 	bl	800c88c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a778:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a77a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d01f      	beq.n	800a7c0 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a780:	68b9      	ldr	r1, [r7, #8]
 800a782:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a784:	f000 fa93 	bl	800acae <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a78a:	1e5a      	subs	r2, r3, #1
 800a78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a78e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a792:	691b      	ldr	r3, [r3, #16]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d00f      	beq.n	800a7b8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a79a:	3310      	adds	r3, #16
 800a79c:	4618      	mov	r0, r3
 800a79e:	f001 f867 	bl	800b870 <xTaskRemoveFromEventList>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d007      	beq.n	800a7b8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a7a8:	4b3c      	ldr	r3, [pc, #240]	; (800a89c <xQueueReceive+0x1b4>)
 800a7aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7ae:	601a      	str	r2, [r3, #0]
 800a7b0:	f3bf 8f4f 	dsb	sy
 800a7b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a7b8:	f002 f896 	bl	800c8e8 <vPortExitCritical>
				return pdPASS;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	e069      	b.n	800a894 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d103      	bne.n	800a7ce <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a7c6:	f002 f88f 	bl	800c8e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	e062      	b.n	800a894 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a7ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d106      	bne.n	800a7e2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a7d4:	f107 0310 	add.w	r3, r7, #16
 800a7d8:	4618      	mov	r0, r3
 800a7da:	f001 f8ab 	bl	800b934 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a7e2:	f002 f881 	bl	800c8e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a7e6:	f000 fe15 	bl	800b414 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a7ea:	f002 f84f 	bl	800c88c <vPortEnterCritical>
 800a7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a7f4:	b25b      	sxtb	r3, r3
 800a7f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7fa:	d103      	bne.n	800a804 <xQueueReceive+0x11c>
 800a7fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7fe:	2200      	movs	r2, #0
 800a800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a806:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a80a:	b25b      	sxtb	r3, r3
 800a80c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a810:	d103      	bne.n	800a81a <xQueueReceive+0x132>
 800a812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a814:	2200      	movs	r2, #0
 800a816:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a81a:	f002 f865 	bl	800c8e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a81e:	1d3a      	adds	r2, r7, #4
 800a820:	f107 0310 	add.w	r3, r7, #16
 800a824:	4611      	mov	r1, r2
 800a826:	4618      	mov	r0, r3
 800a828:	f001 f89a 	bl	800b960 <xTaskCheckForTimeOut>
 800a82c:	4603      	mov	r3, r0
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d123      	bne.n	800a87a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a832:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a834:	f000 fab3 	bl	800ad9e <prvIsQueueEmpty>
 800a838:	4603      	mov	r3, r0
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d017      	beq.n	800a86e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a83e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a840:	3324      	adds	r3, #36	; 0x24
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	4611      	mov	r1, r2
 800a846:	4618      	mov	r0, r3
 800a848:	f000 ffc4 	bl	800b7d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a84c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a84e:	f000 fa54 	bl	800acfa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a852:	f000 fded 	bl	800b430 <xTaskResumeAll>
 800a856:	4603      	mov	r3, r0
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d189      	bne.n	800a770 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800a85c:	4b0f      	ldr	r3, [pc, #60]	; (800a89c <xQueueReceive+0x1b4>)
 800a85e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a862:	601a      	str	r2, [r3, #0]
 800a864:	f3bf 8f4f 	dsb	sy
 800a868:	f3bf 8f6f 	isb	sy
 800a86c:	e780      	b.n	800a770 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a86e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a870:	f000 fa43 	bl	800acfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a874:	f000 fddc 	bl	800b430 <xTaskResumeAll>
 800a878:	e77a      	b.n	800a770 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a87a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a87c:	f000 fa3d 	bl	800acfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a880:	f000 fdd6 	bl	800b430 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a884:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a886:	f000 fa8a 	bl	800ad9e <prvIsQueueEmpty>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f43f af6f 	beq.w	800a770 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a892:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a894:	4618      	mov	r0, r3
 800a896:	3730      	adds	r7, #48	; 0x30
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}
 800a89c:	e000ed04 	.word	0xe000ed04

0800a8a0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b08e      	sub	sp, #56	; 0x38
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a8b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d109      	bne.n	800a8d0 <xQueueSemaphoreTake+0x30>
 800a8bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c0:	f383 8811 	msr	BASEPRI, r3
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	623b      	str	r3, [r7, #32]
 800a8ce:	e7fe      	b.n	800a8ce <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a8d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d009      	beq.n	800a8ec <xQueueSemaphoreTake+0x4c>
 800a8d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8dc:	f383 8811 	msr	BASEPRI, r3
 800a8e0:	f3bf 8f6f 	isb	sy
 800a8e4:	f3bf 8f4f 	dsb	sy
 800a8e8:	61fb      	str	r3, [r7, #28]
 800a8ea:	e7fe      	b.n	800a8ea <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a8ec:	f001 f986 	bl	800bbfc <xTaskGetSchedulerState>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d102      	bne.n	800a8fc <xQueueSemaphoreTake+0x5c>
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d101      	bne.n	800a900 <xQueueSemaphoreTake+0x60>
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	e000      	b.n	800a902 <xQueueSemaphoreTake+0x62>
 800a900:	2300      	movs	r3, #0
 800a902:	2b00      	cmp	r3, #0
 800a904:	d109      	bne.n	800a91a <xQueueSemaphoreTake+0x7a>
 800a906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a90a:	f383 8811 	msr	BASEPRI, r3
 800a90e:	f3bf 8f6f 	isb	sy
 800a912:	f3bf 8f4f 	dsb	sy
 800a916:	61bb      	str	r3, [r7, #24]
 800a918:	e7fe      	b.n	800a918 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a91a:	f001 ffb7 	bl	800c88c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a91e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a922:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a926:	2b00      	cmp	r3, #0
 800a928:	d024      	beq.n	800a974 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a92a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a92c:	1e5a      	subs	r2, r3, #1
 800a92e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a930:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d104      	bne.n	800a944 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a93a:	f001 fad1 	bl	800bee0 <pvTaskIncrementMutexHeldCount>
 800a93e:	4602      	mov	r2, r0
 800a940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a942:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a946:	691b      	ldr	r3, [r3, #16]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d00f      	beq.n	800a96c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a94c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a94e:	3310      	adds	r3, #16
 800a950:	4618      	mov	r0, r3
 800a952:	f000 ff8d 	bl	800b870 <xTaskRemoveFromEventList>
 800a956:	4603      	mov	r3, r0
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d007      	beq.n	800a96c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a95c:	4b53      	ldr	r3, [pc, #332]	; (800aaac <xQueueSemaphoreTake+0x20c>)
 800a95e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a962:	601a      	str	r2, [r3, #0]
 800a964:	f3bf 8f4f 	dsb	sy
 800a968:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a96c:	f001 ffbc 	bl	800c8e8 <vPortExitCritical>
				return pdPASS;
 800a970:	2301      	movs	r3, #1
 800a972:	e096      	b.n	800aaa2 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d110      	bne.n	800a99c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a97a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d009      	beq.n	800a994 <xQueueSemaphoreTake+0xf4>
 800a980:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a984:	f383 8811 	msr	BASEPRI, r3
 800a988:	f3bf 8f6f 	isb	sy
 800a98c:	f3bf 8f4f 	dsb	sy
 800a990:	617b      	str	r3, [r7, #20]
 800a992:	e7fe      	b.n	800a992 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a994:	f001 ffa8 	bl	800c8e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a998:	2300      	movs	r3, #0
 800a99a:	e082      	b.n	800aaa2 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a99c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d106      	bne.n	800a9b0 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a9a2:	f107 030c 	add.w	r3, r7, #12
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f000 ffc4 	bl	800b934 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a9b0:	f001 ff9a 	bl	800c8e8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a9b4:	f000 fd2e 	bl	800b414 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a9b8:	f001 ff68 	bl	800c88c <vPortEnterCritical>
 800a9bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a9c2:	b25b      	sxtb	r3, r3
 800a9c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9c8:	d103      	bne.n	800a9d2 <xQueueSemaphoreTake+0x132>
 800a9ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a9d8:	b25b      	sxtb	r3, r3
 800a9da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9de:	d103      	bne.n	800a9e8 <xQueueSemaphoreTake+0x148>
 800a9e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a9e8:	f001 ff7e 	bl	800c8e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a9ec:	463a      	mov	r2, r7
 800a9ee:	f107 030c 	add.w	r3, r7, #12
 800a9f2:	4611      	mov	r1, r2
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	f000 ffb3 	bl	800b960 <xTaskCheckForTimeOut>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d132      	bne.n	800aa66 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa02:	f000 f9cc 	bl	800ad9e <prvIsQueueEmpty>
 800aa06:	4603      	mov	r3, r0
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d026      	beq.n	800aa5a <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aa0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d109      	bne.n	800aa28 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800aa14:	f001 ff3a 	bl	800c88c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aa18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f001 f90b 	bl	800bc38 <xTaskPriorityInherit>
 800aa22:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800aa24:	f001 ff60 	bl	800c8e8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aa28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa2a:	3324      	adds	r3, #36	; 0x24
 800aa2c:	683a      	ldr	r2, [r7, #0]
 800aa2e:	4611      	mov	r1, r2
 800aa30:	4618      	mov	r0, r3
 800aa32:	f000 fecf 	bl	800b7d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aa36:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa38:	f000 f95f 	bl	800acfa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aa3c:	f000 fcf8 	bl	800b430 <xTaskResumeAll>
 800aa40:	4603      	mov	r3, r0
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	f47f af69 	bne.w	800a91a <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800aa48:	4b18      	ldr	r3, [pc, #96]	; (800aaac <xQueueSemaphoreTake+0x20c>)
 800aa4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa4e:	601a      	str	r2, [r3, #0]
 800aa50:	f3bf 8f4f 	dsb	sy
 800aa54:	f3bf 8f6f 	isb	sy
 800aa58:	e75f      	b.n	800a91a <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800aa5a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa5c:	f000 f94d 	bl	800acfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa60:	f000 fce6 	bl	800b430 <xTaskResumeAll>
 800aa64:	e759      	b.n	800a91a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800aa66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa68:	f000 f947 	bl	800acfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aa6c:	f000 fce0 	bl	800b430 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa70:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa72:	f000 f994 	bl	800ad9e <prvIsQueueEmpty>
 800aa76:	4603      	mov	r3, r0
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	f43f af4e 	beq.w	800a91a <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800aa7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d00d      	beq.n	800aaa0 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800aa84:	f001 ff02 	bl	800c88c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800aa88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa8a:	f000 f88e 	bl	800abaa <prvGetDisinheritPriorityAfterTimeout>
 800aa8e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800aa90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa92:	689b      	ldr	r3, [r3, #8]
 800aa94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aa96:	4618      	mov	r0, r3
 800aa98:	f001 f9a2 	bl	800bde0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800aa9c:	f001 ff24 	bl	800c8e8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aaa0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3738      	adds	r7, #56	; 0x38
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}
 800aaaa:	bf00      	nop
 800aaac:	e000ed04 	.word	0xe000ed04

0800aab0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b08e      	sub	sp, #56	; 0x38
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	60f8      	str	r0, [r7, #12]
 800aab8:	60b9      	str	r1, [r7, #8]
 800aaba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d109      	bne.n	800aada <xQueueReceiveFromISR+0x2a>
 800aac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaca:	f383 8811 	msr	BASEPRI, r3
 800aace:	f3bf 8f6f 	isb	sy
 800aad2:	f3bf 8f4f 	dsb	sy
 800aad6:	623b      	str	r3, [r7, #32]
 800aad8:	e7fe      	b.n	800aad8 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d103      	bne.n	800aae8 <xQueueReceiveFromISR+0x38>
 800aae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d101      	bne.n	800aaec <xQueueReceiveFromISR+0x3c>
 800aae8:	2301      	movs	r3, #1
 800aaea:	e000      	b.n	800aaee <xQueueReceiveFromISR+0x3e>
 800aaec:	2300      	movs	r3, #0
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d109      	bne.n	800ab06 <xQueueReceiveFromISR+0x56>
 800aaf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf6:	f383 8811 	msr	BASEPRI, r3
 800aafa:	f3bf 8f6f 	isb	sy
 800aafe:	f3bf 8f4f 	dsb	sy
 800ab02:	61fb      	str	r3, [r7, #28]
 800ab04:	e7fe      	b.n	800ab04 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab06:	f001 ff9d 	bl	800ca44 <vPortValidateInterruptPriority>
	__asm volatile
 800ab0a:	f3ef 8211 	mrs	r2, BASEPRI
 800ab0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab12:	f383 8811 	msr	BASEPRI, r3
 800ab16:	f3bf 8f6f 	isb	sy
 800ab1a:	f3bf 8f4f 	dsb	sy
 800ab1e:	61ba      	str	r2, [r7, #24]
 800ab20:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ab22:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab24:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab2a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d02f      	beq.n	800ab92 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ab32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab3c:	68b9      	ldr	r1, [r7, #8]
 800ab3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab40:	f000 f8b5 	bl	800acae <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab46:	1e5a      	subs	r2, r3, #1
 800ab48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab4a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ab4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab54:	d112      	bne.n	800ab7c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab58:	691b      	ldr	r3, [r3, #16]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d016      	beq.n	800ab8c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab60:	3310      	adds	r3, #16
 800ab62:	4618      	mov	r0, r3
 800ab64:	f000 fe84 	bl	800b870 <xTaskRemoveFromEventList>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d00e      	beq.n	800ab8c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d00b      	beq.n	800ab8c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2201      	movs	r2, #1
 800ab78:	601a      	str	r2, [r3, #0]
 800ab7a:	e007      	b.n	800ab8c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ab7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ab80:	3301      	adds	r3, #1
 800ab82:	b2db      	uxtb	r3, r3
 800ab84:	b25a      	sxtb	r2, r3
 800ab86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	637b      	str	r3, [r7, #52]	; 0x34
 800ab90:	e001      	b.n	800ab96 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800ab92:	2300      	movs	r3, #0
 800ab94:	637b      	str	r3, [r7, #52]	; 0x34
 800ab96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab98:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ab9a:	693b      	ldr	r3, [r7, #16]
 800ab9c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3738      	adds	r7, #56	; 0x38
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800abaa:	b480      	push	{r7}
 800abac:	b085      	sub	sp, #20
 800abae:	af00      	add	r7, sp, #0
 800abb0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d006      	beq.n	800abc8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800abc4:	60fb      	str	r3, [r7, #12]
 800abc6:	e001      	b.n	800abcc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800abc8:	2300      	movs	r3, #0
 800abca:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800abcc:	68fb      	ldr	r3, [r7, #12]
	}
 800abce:	4618      	mov	r0, r3
 800abd0:	3714      	adds	r7, #20
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr

0800abda <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800abda:	b580      	push	{r7, lr}
 800abdc:	b086      	sub	sp, #24
 800abde:	af00      	add	r7, sp, #0
 800abe0:	60f8      	str	r0, [r7, #12]
 800abe2:	60b9      	str	r1, [r7, #8]
 800abe4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800abe6:	2300      	movs	r3, #0
 800abe8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abee:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d10d      	bne.n	800ac14 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d14d      	bne.n	800ac9c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	689b      	ldr	r3, [r3, #8]
 800ac04:	4618      	mov	r0, r3
 800ac06:	f001 f87f 	bl	800bd08 <xTaskPriorityDisinherit>
 800ac0a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	609a      	str	r2, [r3, #8]
 800ac12:	e043      	b.n	800ac9c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d119      	bne.n	800ac4e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	6858      	ldr	r0, [r3, #4]
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac22:	461a      	mov	r2, r3
 800ac24:	68b9      	ldr	r1, [r7, #8]
 800ac26:	f002 fec5 	bl	800d9b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	685a      	ldr	r2, [r3, #4]
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac32:	441a      	add	r2, r3
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	685a      	ldr	r2, [r3, #4]
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	689b      	ldr	r3, [r3, #8]
 800ac40:	429a      	cmp	r2, r3
 800ac42:	d32b      	bcc.n	800ac9c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681a      	ldr	r2, [r3, #0]
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	605a      	str	r2, [r3, #4]
 800ac4c:	e026      	b.n	800ac9c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	68d8      	ldr	r0, [r3, #12]
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac56:	461a      	mov	r2, r3
 800ac58:	68b9      	ldr	r1, [r7, #8]
 800ac5a:	f002 feab 	bl	800d9b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	68da      	ldr	r2, [r3, #12]
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac66:	425b      	negs	r3, r3
 800ac68:	441a      	add	r2, r3
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	68da      	ldr	r2, [r3, #12]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d207      	bcs.n	800ac8a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	689a      	ldr	r2, [r3, #8]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac82:	425b      	negs	r3, r3
 800ac84:	441a      	add	r2, r3
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2b02      	cmp	r3, #2
 800ac8e:	d105      	bne.n	800ac9c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac90:	693b      	ldr	r3, [r7, #16]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d002      	beq.n	800ac9c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	3b01      	subs	r3, #1
 800ac9a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	1c5a      	adds	r2, r3, #1
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800aca4:	697b      	ldr	r3, [r7, #20]
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3718      	adds	r7, #24
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}

0800acae <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b082      	sub	sp, #8
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
 800acb6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d018      	beq.n	800acf2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	68da      	ldr	r2, [r3, #12]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acc8:	441a      	add	r2, r3
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	68da      	ldr	r2, [r3, #12]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	689b      	ldr	r3, [r3, #8]
 800acd6:	429a      	cmp	r2, r3
 800acd8:	d303      	bcc.n	800ace2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681a      	ldr	r2, [r3, #0]
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	68d9      	ldr	r1, [r3, #12]
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acea:	461a      	mov	r2, r3
 800acec:	6838      	ldr	r0, [r7, #0]
 800acee:	f002 fe61 	bl	800d9b4 <memcpy>
	}
}
 800acf2:	bf00      	nop
 800acf4:	3708      	adds	r7, #8
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}

0800acfa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800acfa:	b580      	push	{r7, lr}
 800acfc:	b084      	sub	sp, #16
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ad02:	f001 fdc3 	bl	800c88c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad0c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad0e:	e011      	b.n	800ad34 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d012      	beq.n	800ad3e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	3324      	adds	r3, #36	; 0x24
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	f000 fda7 	bl	800b870 <xTaskRemoveFromEventList>
 800ad22:	4603      	mov	r3, r0
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d001      	beq.n	800ad2c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ad28:	f000 fe7a 	bl	800ba20 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ad2c:	7bfb      	ldrb	r3, [r7, #15]
 800ad2e:	3b01      	subs	r3, #1
 800ad30:	b2db      	uxtb	r3, r3
 800ad32:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	dce9      	bgt.n	800ad10 <prvUnlockQueue+0x16>
 800ad3c:	e000      	b.n	800ad40 <prvUnlockQueue+0x46>
					break;
 800ad3e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	22ff      	movs	r2, #255	; 0xff
 800ad44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ad48:	f001 fdce 	bl	800c8e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ad4c:	f001 fd9e 	bl	800c88c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ad56:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ad58:	e011      	b.n	800ad7e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	691b      	ldr	r3, [r3, #16]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d012      	beq.n	800ad88 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	3310      	adds	r3, #16
 800ad66:	4618      	mov	r0, r3
 800ad68:	f000 fd82 	bl	800b870 <xTaskRemoveFromEventList>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d001      	beq.n	800ad76 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ad72:	f000 fe55 	bl	800ba20 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ad76:	7bbb      	ldrb	r3, [r7, #14]
 800ad78:	3b01      	subs	r3, #1
 800ad7a:	b2db      	uxtb	r3, r3
 800ad7c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ad7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	dce9      	bgt.n	800ad5a <prvUnlockQueue+0x60>
 800ad86:	e000      	b.n	800ad8a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ad88:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	22ff      	movs	r2, #255	; 0xff
 800ad8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ad92:	f001 fda9 	bl	800c8e8 <vPortExitCritical>
}
 800ad96:	bf00      	nop
 800ad98:	3710      	adds	r7, #16
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}

0800ad9e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ad9e:	b580      	push	{r7, lr}
 800ada0:	b084      	sub	sp, #16
 800ada2:	af00      	add	r7, sp, #0
 800ada4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ada6:	f001 fd71 	bl	800c88c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d102      	bne.n	800adb8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800adb2:	2301      	movs	r3, #1
 800adb4:	60fb      	str	r3, [r7, #12]
 800adb6:	e001      	b.n	800adbc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800adb8:	2300      	movs	r3, #0
 800adba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800adbc:	f001 fd94 	bl	800c8e8 <vPortExitCritical>

	return xReturn;
 800adc0:	68fb      	ldr	r3, [r7, #12]
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3710      	adds	r7, #16
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}

0800adca <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800adca:	b580      	push	{r7, lr}
 800adcc:	b084      	sub	sp, #16
 800adce:	af00      	add	r7, sp, #0
 800add0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800add2:	f001 fd5b 	bl	800c88c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adde:	429a      	cmp	r2, r3
 800ade0:	d102      	bne.n	800ade8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ade2:	2301      	movs	r3, #1
 800ade4:	60fb      	str	r3, [r7, #12]
 800ade6:	e001      	b.n	800adec <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ade8:	2300      	movs	r3, #0
 800adea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800adec:	f001 fd7c 	bl	800c8e8 <vPortExitCritical>

	return xReturn;
 800adf0:	68fb      	ldr	r3, [r7, #12]
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
	...

0800adfc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800adfc:	b480      	push	{r7}
 800adfe:	b085      	sub	sp, #20
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae06:	2300      	movs	r3, #0
 800ae08:	60fb      	str	r3, [r7, #12]
 800ae0a:	e014      	b.n	800ae36 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ae0c:	4a0e      	ldr	r2, [pc, #56]	; (800ae48 <vQueueAddToRegistry+0x4c>)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d10b      	bne.n	800ae30 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ae18:	490b      	ldr	r1, [pc, #44]	; (800ae48 <vQueueAddToRegistry+0x4c>)
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	683a      	ldr	r2, [r7, #0]
 800ae1e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ae22:	4a09      	ldr	r2, [pc, #36]	; (800ae48 <vQueueAddToRegistry+0x4c>)
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	00db      	lsls	r3, r3, #3
 800ae28:	4413      	add	r3, r2
 800ae2a:	687a      	ldr	r2, [r7, #4]
 800ae2c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ae2e:	e005      	b.n	800ae3c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	3301      	adds	r3, #1
 800ae34:	60fb      	str	r3, [r7, #12]
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2b07      	cmp	r3, #7
 800ae3a:	d9e7      	bls.n	800ae0c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ae3c:	bf00      	nop
 800ae3e:	3714      	adds	r7, #20
 800ae40:	46bd      	mov	sp, r7
 800ae42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae46:	4770      	bx	lr
 800ae48:	2000a104 	.word	0x2000a104

0800ae4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b086      	sub	sp, #24
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	60f8      	str	r0, [r7, #12]
 800ae54:	60b9      	str	r1, [r7, #8]
 800ae56:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ae5c:	f001 fd16 	bl	800c88c <vPortEnterCritical>
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae66:	b25b      	sxtb	r3, r3
 800ae68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae6c:	d103      	bne.n	800ae76 <vQueueWaitForMessageRestricted+0x2a>
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	2200      	movs	r2, #0
 800ae72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae76:	697b      	ldr	r3, [r7, #20]
 800ae78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae7c:	b25b      	sxtb	r3, r3
 800ae7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae82:	d103      	bne.n	800ae8c <vQueueWaitForMessageRestricted+0x40>
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	2200      	movs	r2, #0
 800ae88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae8c:	f001 fd2c 	bl	800c8e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d106      	bne.n	800aea6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	3324      	adds	r3, #36	; 0x24
 800ae9c:	687a      	ldr	r2, [r7, #4]
 800ae9e:	68b9      	ldr	r1, [r7, #8]
 800aea0:	4618      	mov	r0, r3
 800aea2:	f000 fcbb 	bl	800b81c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800aea6:	6978      	ldr	r0, [r7, #20]
 800aea8:	f7ff ff27 	bl	800acfa <prvUnlockQueue>
	}
 800aeac:	bf00      	nop
 800aeae:	3718      	adds	r7, #24
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}

0800aeb4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b08e      	sub	sp, #56	; 0x38
 800aeb8:	af04      	add	r7, sp, #16
 800aeba:	60f8      	str	r0, [r7, #12]
 800aebc:	60b9      	str	r1, [r7, #8]
 800aebe:	607a      	str	r2, [r7, #4]
 800aec0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d109      	bne.n	800aedc <xTaskCreateStatic+0x28>
	__asm volatile
 800aec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aecc:	f383 8811 	msr	BASEPRI, r3
 800aed0:	f3bf 8f6f 	isb	sy
 800aed4:	f3bf 8f4f 	dsb	sy
 800aed8:	623b      	str	r3, [r7, #32]
 800aeda:	e7fe      	b.n	800aeda <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800aedc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d109      	bne.n	800aef6 <xTaskCreateStatic+0x42>
 800aee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee6:	f383 8811 	msr	BASEPRI, r3
 800aeea:	f3bf 8f6f 	isb	sy
 800aeee:	f3bf 8f4f 	dsb	sy
 800aef2:	61fb      	str	r3, [r7, #28]
 800aef4:	e7fe      	b.n	800aef4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800aef6:	235c      	movs	r3, #92	; 0x5c
 800aef8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800aefa:	693b      	ldr	r3, [r7, #16]
 800aefc:	2b5c      	cmp	r3, #92	; 0x5c
 800aefe:	d009      	beq.n	800af14 <xTaskCreateStatic+0x60>
 800af00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af04:	f383 8811 	msr	BASEPRI, r3
 800af08:	f3bf 8f6f 	isb	sy
 800af0c:	f3bf 8f4f 	dsb	sy
 800af10:	61bb      	str	r3, [r7, #24]
 800af12:	e7fe      	b.n	800af12 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800af14:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800af16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d01e      	beq.n	800af5a <xTaskCreateStatic+0xa6>
 800af1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d01b      	beq.n	800af5a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af24:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800af26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af2a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800af2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af2e:	2202      	movs	r2, #2
 800af30:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800af34:	2300      	movs	r3, #0
 800af36:	9303      	str	r3, [sp, #12]
 800af38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af3a:	9302      	str	r3, [sp, #8]
 800af3c:	f107 0314 	add.w	r3, r7, #20
 800af40:	9301      	str	r3, [sp, #4]
 800af42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af44:	9300      	str	r3, [sp, #0]
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	687a      	ldr	r2, [r7, #4]
 800af4a:	68b9      	ldr	r1, [r7, #8]
 800af4c:	68f8      	ldr	r0, [r7, #12]
 800af4e:	f000 f850 	bl	800aff2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af52:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800af54:	f000 f8dc 	bl	800b110 <prvAddNewTaskToReadyList>
 800af58:	e001      	b.n	800af5e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800af5a:	2300      	movs	r3, #0
 800af5c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800af5e:	697b      	ldr	r3, [r7, #20]
	}
 800af60:	4618      	mov	r0, r3
 800af62:	3728      	adds	r7, #40	; 0x28
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b08c      	sub	sp, #48	; 0x30
 800af6c:	af04      	add	r7, sp, #16
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	603b      	str	r3, [r7, #0]
 800af74:	4613      	mov	r3, r2
 800af76:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800af78:	88fb      	ldrh	r3, [r7, #6]
 800af7a:	009b      	lsls	r3, r3, #2
 800af7c:	4618      	mov	r0, r3
 800af7e:	f001 fd9f 	bl	800cac0 <pvPortMalloc>
 800af82:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d00e      	beq.n	800afa8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800af8a:	205c      	movs	r0, #92	; 0x5c
 800af8c:	f001 fd98 	bl	800cac0 <pvPortMalloc>
 800af90:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800af92:	69fb      	ldr	r3, [r7, #28]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d003      	beq.n	800afa0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800af98:	69fb      	ldr	r3, [r7, #28]
 800af9a:	697a      	ldr	r2, [r7, #20]
 800af9c:	631a      	str	r2, [r3, #48]	; 0x30
 800af9e:	e005      	b.n	800afac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800afa0:	6978      	ldr	r0, [r7, #20]
 800afa2:	f001 fe4f 	bl	800cc44 <vPortFree>
 800afa6:	e001      	b.n	800afac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800afa8:	2300      	movs	r3, #0
 800afaa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800afac:	69fb      	ldr	r3, [r7, #28]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d017      	beq.n	800afe2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800afb2:	69fb      	ldr	r3, [r7, #28]
 800afb4:	2200      	movs	r2, #0
 800afb6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800afba:	88fa      	ldrh	r2, [r7, #6]
 800afbc:	2300      	movs	r3, #0
 800afbe:	9303      	str	r3, [sp, #12]
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	9302      	str	r3, [sp, #8]
 800afc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afc6:	9301      	str	r3, [sp, #4]
 800afc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afca:	9300      	str	r3, [sp, #0]
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	68b9      	ldr	r1, [r7, #8]
 800afd0:	68f8      	ldr	r0, [r7, #12]
 800afd2:	f000 f80e 	bl	800aff2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800afd6:	69f8      	ldr	r0, [r7, #28]
 800afd8:	f000 f89a 	bl	800b110 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800afdc:	2301      	movs	r3, #1
 800afde:	61bb      	str	r3, [r7, #24]
 800afe0:	e002      	b.n	800afe8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800afe2:	f04f 33ff 	mov.w	r3, #4294967295
 800afe6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800afe8:	69bb      	ldr	r3, [r7, #24]
	}
 800afea:	4618      	mov	r0, r3
 800afec:	3720      	adds	r7, #32
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}

0800aff2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800aff2:	b580      	push	{r7, lr}
 800aff4:	b088      	sub	sp, #32
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	60f8      	str	r0, [r7, #12]
 800affa:	60b9      	str	r1, [r7, #8]
 800affc:	607a      	str	r2, [r7, #4]
 800affe:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b002:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	009b      	lsls	r3, r3, #2
 800b008:	461a      	mov	r2, r3
 800b00a:	21a5      	movs	r1, #165	; 0xa5
 800b00c:	f002 fcdd 	bl	800d9ca <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b012:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b01a:	3b01      	subs	r3, #1
 800b01c:	009b      	lsls	r3, r3, #2
 800b01e:	4413      	add	r3, r2
 800b020:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b022:	69bb      	ldr	r3, [r7, #24]
 800b024:	f023 0307 	bic.w	r3, r3, #7
 800b028:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b02a:	69bb      	ldr	r3, [r7, #24]
 800b02c:	f003 0307 	and.w	r3, r3, #7
 800b030:	2b00      	cmp	r3, #0
 800b032:	d009      	beq.n	800b048 <prvInitialiseNewTask+0x56>
 800b034:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b038:	f383 8811 	msr	BASEPRI, r3
 800b03c:	f3bf 8f6f 	isb	sy
 800b040:	f3bf 8f4f 	dsb	sy
 800b044:	617b      	str	r3, [r7, #20]
 800b046:	e7fe      	b.n	800b046 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b048:	68bb      	ldr	r3, [r7, #8]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d01f      	beq.n	800b08e <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b04e:	2300      	movs	r3, #0
 800b050:	61fb      	str	r3, [r7, #28]
 800b052:	e012      	b.n	800b07a <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b054:	68ba      	ldr	r2, [r7, #8]
 800b056:	69fb      	ldr	r3, [r7, #28]
 800b058:	4413      	add	r3, r2
 800b05a:	7819      	ldrb	r1, [r3, #0]
 800b05c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b05e:	69fb      	ldr	r3, [r7, #28]
 800b060:	4413      	add	r3, r2
 800b062:	3334      	adds	r3, #52	; 0x34
 800b064:	460a      	mov	r2, r1
 800b066:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b068:	68ba      	ldr	r2, [r7, #8]
 800b06a:	69fb      	ldr	r3, [r7, #28]
 800b06c:	4413      	add	r3, r2
 800b06e:	781b      	ldrb	r3, [r3, #0]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d006      	beq.n	800b082 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b074:	69fb      	ldr	r3, [r7, #28]
 800b076:	3301      	adds	r3, #1
 800b078:	61fb      	str	r3, [r7, #28]
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	2b0f      	cmp	r3, #15
 800b07e:	d9e9      	bls.n	800b054 <prvInitialiseNewTask+0x62>
 800b080:	e000      	b.n	800b084 <prvInitialiseNewTask+0x92>
			{
				break;
 800b082:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b086:	2200      	movs	r2, #0
 800b088:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b08c:	e003      	b.n	800b096 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b08e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b090:	2200      	movs	r2, #0
 800b092:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b098:	2b37      	cmp	r3, #55	; 0x37
 800b09a:	d901      	bls.n	800b0a0 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b09c:	2337      	movs	r3, #55	; 0x37
 800b09e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b0a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0a4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b0a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0aa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b0ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0b4:	3304      	adds	r3, #4
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7fe ff02 	bl	8009ec0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b0bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0be:	3318      	adds	r3, #24
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	f7fe fefd 	bl	8009ec0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b0c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0ca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b0d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0da:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b0dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0de:	2200      	movs	r2, #0
 800b0e0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b0e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b0ea:	683a      	ldr	r2, [r7, #0]
 800b0ec:	68f9      	ldr	r1, [r7, #12]
 800b0ee:	69b8      	ldr	r0, [r7, #24]
 800b0f0:	f001 faa4 	bl	800c63c <pxPortInitialiseStack>
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b0fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d002      	beq.n	800b106 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b102:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b104:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b106:	bf00      	nop
 800b108:	3720      	adds	r7, #32
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}
	...

0800b110 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b082      	sub	sp, #8
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b118:	f001 fbb8 	bl	800c88c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b11c:	4b2d      	ldr	r3, [pc, #180]	; (800b1d4 <prvAddNewTaskToReadyList+0xc4>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	3301      	adds	r3, #1
 800b122:	4a2c      	ldr	r2, [pc, #176]	; (800b1d4 <prvAddNewTaskToReadyList+0xc4>)
 800b124:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b126:	4b2c      	ldr	r3, [pc, #176]	; (800b1d8 <prvAddNewTaskToReadyList+0xc8>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d109      	bne.n	800b142 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b12e:	4a2a      	ldr	r2, [pc, #168]	; (800b1d8 <prvAddNewTaskToReadyList+0xc8>)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b134:	4b27      	ldr	r3, [pc, #156]	; (800b1d4 <prvAddNewTaskToReadyList+0xc4>)
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	2b01      	cmp	r3, #1
 800b13a:	d110      	bne.n	800b15e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b13c:	f000 fc94 	bl	800ba68 <prvInitialiseTaskLists>
 800b140:	e00d      	b.n	800b15e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b142:	4b26      	ldr	r3, [pc, #152]	; (800b1dc <prvAddNewTaskToReadyList+0xcc>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d109      	bne.n	800b15e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b14a:	4b23      	ldr	r3, [pc, #140]	; (800b1d8 <prvAddNewTaskToReadyList+0xc8>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b154:	429a      	cmp	r2, r3
 800b156:	d802      	bhi.n	800b15e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b158:	4a1f      	ldr	r2, [pc, #124]	; (800b1d8 <prvAddNewTaskToReadyList+0xc8>)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b15e:	4b20      	ldr	r3, [pc, #128]	; (800b1e0 <prvAddNewTaskToReadyList+0xd0>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	3301      	adds	r3, #1
 800b164:	4a1e      	ldr	r2, [pc, #120]	; (800b1e0 <prvAddNewTaskToReadyList+0xd0>)
 800b166:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b168:	4b1d      	ldr	r3, [pc, #116]	; (800b1e0 <prvAddNewTaskToReadyList+0xd0>)
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b174:	4b1b      	ldr	r3, [pc, #108]	; (800b1e4 <prvAddNewTaskToReadyList+0xd4>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	429a      	cmp	r2, r3
 800b17a:	d903      	bls.n	800b184 <prvAddNewTaskToReadyList+0x74>
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b180:	4a18      	ldr	r2, [pc, #96]	; (800b1e4 <prvAddNewTaskToReadyList+0xd4>)
 800b182:	6013      	str	r3, [r2, #0]
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b188:	4613      	mov	r3, r2
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	4413      	add	r3, r2
 800b18e:	009b      	lsls	r3, r3, #2
 800b190:	4a15      	ldr	r2, [pc, #84]	; (800b1e8 <prvAddNewTaskToReadyList+0xd8>)
 800b192:	441a      	add	r2, r3
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	3304      	adds	r3, #4
 800b198:	4619      	mov	r1, r3
 800b19a:	4610      	mov	r0, r2
 800b19c:	f7fe fe9d 	bl	8009eda <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b1a0:	f001 fba2 	bl	800c8e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b1a4:	4b0d      	ldr	r3, [pc, #52]	; (800b1dc <prvAddNewTaskToReadyList+0xcc>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d00e      	beq.n	800b1ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b1ac:	4b0a      	ldr	r3, [pc, #40]	; (800b1d8 <prvAddNewTaskToReadyList+0xc8>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1b6:	429a      	cmp	r2, r3
 800b1b8:	d207      	bcs.n	800b1ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b1ba:	4b0c      	ldr	r3, [pc, #48]	; (800b1ec <prvAddNewTaskToReadyList+0xdc>)
 800b1bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1c0:	601a      	str	r2, [r3, #0]
 800b1c2:	f3bf 8f4f 	dsb	sy
 800b1c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b1ca:	bf00      	nop
 800b1cc:	3708      	adds	r7, #8
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	20000da8 	.word	0x20000da8
 800b1d8:	200008d4 	.word	0x200008d4
 800b1dc:	20000db4 	.word	0x20000db4
 800b1e0:	20000dc4 	.word	0x20000dc4
 800b1e4:	20000db0 	.word	0x20000db0
 800b1e8:	200008d8 	.word	0x200008d8
 800b1ec:	e000ed04 	.word	0xe000ed04

0800b1f0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b08a      	sub	sp, #40	; 0x28
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d109      	bne.n	800b218 <vTaskDelayUntil+0x28>
 800b204:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	617b      	str	r3, [r7, #20]
 800b216:	e7fe      	b.n	800b216 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d109      	bne.n	800b232 <vTaskDelayUntil+0x42>
 800b21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b222:	f383 8811 	msr	BASEPRI, r3
 800b226:	f3bf 8f6f 	isb	sy
 800b22a:	f3bf 8f4f 	dsb	sy
 800b22e:	613b      	str	r3, [r7, #16]
 800b230:	e7fe      	b.n	800b230 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 800b232:	4b29      	ldr	r3, [pc, #164]	; (800b2d8 <vTaskDelayUntil+0xe8>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d009      	beq.n	800b24e <vTaskDelayUntil+0x5e>
 800b23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b23e:	f383 8811 	msr	BASEPRI, r3
 800b242:	f3bf 8f6f 	isb	sy
 800b246:	f3bf 8f4f 	dsb	sy
 800b24a:	60fb      	str	r3, [r7, #12]
 800b24c:	e7fe      	b.n	800b24c <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 800b24e:	f000 f8e1 	bl	800b414 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800b252:	4b22      	ldr	r3, [pc, #136]	; (800b2dc <vTaskDelayUntil+0xec>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	683a      	ldr	r2, [r7, #0]
 800b25e:	4413      	add	r3, r2
 800b260:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	6a3a      	ldr	r2, [r7, #32]
 800b268:	429a      	cmp	r2, r3
 800b26a:	d20b      	bcs.n	800b284 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	69fa      	ldr	r2, [r7, #28]
 800b272:	429a      	cmp	r2, r3
 800b274:	d211      	bcs.n	800b29a <vTaskDelayUntil+0xaa>
 800b276:	69fa      	ldr	r2, [r7, #28]
 800b278:	6a3b      	ldr	r3, [r7, #32]
 800b27a:	429a      	cmp	r2, r3
 800b27c:	d90d      	bls.n	800b29a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800b27e:	2301      	movs	r3, #1
 800b280:	627b      	str	r3, [r7, #36]	; 0x24
 800b282:	e00a      	b.n	800b29a <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	69fa      	ldr	r2, [r7, #28]
 800b28a:	429a      	cmp	r2, r3
 800b28c:	d303      	bcc.n	800b296 <vTaskDelayUntil+0xa6>
 800b28e:	69fa      	ldr	r2, [r7, #28]
 800b290:	6a3b      	ldr	r3, [r7, #32]
 800b292:	429a      	cmp	r2, r3
 800b294:	d901      	bls.n	800b29a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800b296:	2301      	movs	r3, #1
 800b298:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	69fa      	ldr	r2, [r7, #28]
 800b29e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800b2a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d006      	beq.n	800b2b4 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800b2a6:	69fa      	ldr	r2, [r7, #28]
 800b2a8:	6a3b      	ldr	r3, [r7, #32]
 800b2aa:	1ad3      	subs	r3, r2, r3
 800b2ac:	2100      	movs	r1, #0
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f000 fe2a 	bl	800bf08 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800b2b4:	f000 f8bc 	bl	800b430 <xTaskResumeAll>
 800b2b8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b2ba:	69bb      	ldr	r3, [r7, #24]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d107      	bne.n	800b2d0 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 800b2c0:	4b07      	ldr	r3, [pc, #28]	; (800b2e0 <vTaskDelayUntil+0xf0>)
 800b2c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2c6:	601a      	str	r2, [r3, #0]
 800b2c8:	f3bf 8f4f 	dsb	sy
 800b2cc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b2d0:	bf00      	nop
 800b2d2:	3728      	adds	r7, #40	; 0x28
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}
 800b2d8:	20000dd0 	.word	0x20000dd0
 800b2dc:	20000dac 	.word	0x20000dac
 800b2e0:	e000ed04 	.word	0xe000ed04

0800b2e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b084      	sub	sp, #16
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d016      	beq.n	800b324 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b2f6:	4b13      	ldr	r3, [pc, #76]	; (800b344 <vTaskDelay+0x60>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d009      	beq.n	800b312 <vTaskDelay+0x2e>
 800b2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b302:	f383 8811 	msr	BASEPRI, r3
 800b306:	f3bf 8f6f 	isb	sy
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	60bb      	str	r3, [r7, #8]
 800b310:	e7fe      	b.n	800b310 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800b312:	f000 f87f 	bl	800b414 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b316:	2100      	movs	r1, #0
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f000 fdf5 	bl	800bf08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b31e:	f000 f887 	bl	800b430 <xTaskResumeAll>
 800b322:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d107      	bne.n	800b33a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800b32a:	4b07      	ldr	r3, [pc, #28]	; (800b348 <vTaskDelay+0x64>)
 800b32c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b330:	601a      	str	r2, [r3, #0]
 800b332:	f3bf 8f4f 	dsb	sy
 800b336:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b33a:	bf00      	nop
 800b33c:	3710      	adds	r7, #16
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}
 800b342:	bf00      	nop
 800b344:	20000dd0 	.word	0x20000dd0
 800b348:	e000ed04 	.word	0xe000ed04

0800b34c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b08a      	sub	sp, #40	; 0x28
 800b350:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b352:	2300      	movs	r3, #0
 800b354:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b356:	2300      	movs	r3, #0
 800b358:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b35a:	463a      	mov	r2, r7
 800b35c:	1d39      	adds	r1, r7, #4
 800b35e:	f107 0308 	add.w	r3, r7, #8
 800b362:	4618      	mov	r0, r3
 800b364:	f7fe fd58 	bl	8009e18 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b368:	6839      	ldr	r1, [r7, #0]
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	68ba      	ldr	r2, [r7, #8]
 800b36e:	9202      	str	r2, [sp, #8]
 800b370:	9301      	str	r3, [sp, #4]
 800b372:	2300      	movs	r3, #0
 800b374:	9300      	str	r3, [sp, #0]
 800b376:	2300      	movs	r3, #0
 800b378:	460a      	mov	r2, r1
 800b37a:	4920      	ldr	r1, [pc, #128]	; (800b3fc <vTaskStartScheduler+0xb0>)
 800b37c:	4820      	ldr	r0, [pc, #128]	; (800b400 <vTaskStartScheduler+0xb4>)
 800b37e:	f7ff fd99 	bl	800aeb4 <xTaskCreateStatic>
 800b382:	4602      	mov	r2, r0
 800b384:	4b1f      	ldr	r3, [pc, #124]	; (800b404 <vTaskStartScheduler+0xb8>)
 800b386:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b388:	4b1e      	ldr	r3, [pc, #120]	; (800b404 <vTaskStartScheduler+0xb8>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d002      	beq.n	800b396 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b390:	2301      	movs	r3, #1
 800b392:	617b      	str	r3, [r7, #20]
 800b394:	e001      	b.n	800b39a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b396:	2300      	movs	r3, #0
 800b398:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b39a:	697b      	ldr	r3, [r7, #20]
 800b39c:	2b01      	cmp	r3, #1
 800b39e:	d102      	bne.n	800b3a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b3a0:	f000 fe06 	bl	800bfb0 <xTimerCreateTimerTask>
 800b3a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	2b01      	cmp	r3, #1
 800b3aa:	d115      	bne.n	800b3d8 <vTaskStartScheduler+0x8c>
 800b3ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b0:	f383 8811 	msr	BASEPRI, r3
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	f3bf 8f4f 	dsb	sy
 800b3bc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b3be:	4b12      	ldr	r3, [pc, #72]	; (800b408 <vTaskStartScheduler+0xbc>)
 800b3c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b3c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b3c6:	4b11      	ldr	r3, [pc, #68]	; (800b40c <vTaskStartScheduler+0xc0>)
 800b3c8:	2201      	movs	r2, #1
 800b3ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b3cc:	4b10      	ldr	r3, [pc, #64]	; (800b410 <vTaskStartScheduler+0xc4>)
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b3d2:	f001 f9bd 	bl	800c750 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b3d6:	e00d      	b.n	800b3f4 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b3d8:	697b      	ldr	r3, [r7, #20]
 800b3da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3de:	d109      	bne.n	800b3f4 <vTaskStartScheduler+0xa8>
 800b3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3e4:	f383 8811 	msr	BASEPRI, r3
 800b3e8:	f3bf 8f6f 	isb	sy
 800b3ec:	f3bf 8f4f 	dsb	sy
 800b3f0:	60fb      	str	r3, [r7, #12]
 800b3f2:	e7fe      	b.n	800b3f2 <vTaskStartScheduler+0xa6>
}
 800b3f4:	bf00      	nop
 800b3f6:	3718      	adds	r7, #24
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}
 800b3fc:	0800e338 	.word	0x0800e338
 800b400:	0800ba39 	.word	0x0800ba39
 800b404:	20000dcc 	.word	0x20000dcc
 800b408:	20000dc8 	.word	0x20000dc8
 800b40c:	20000db4 	.word	0x20000db4
 800b410:	20000dac 	.word	0x20000dac

0800b414 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b414:	b480      	push	{r7}
 800b416:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b418:	4b04      	ldr	r3, [pc, #16]	; (800b42c <vTaskSuspendAll+0x18>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	3301      	adds	r3, #1
 800b41e:	4a03      	ldr	r2, [pc, #12]	; (800b42c <vTaskSuspendAll+0x18>)
 800b420:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b422:	bf00      	nop
 800b424:	46bd      	mov	sp, r7
 800b426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42a:	4770      	bx	lr
 800b42c:	20000dd0 	.word	0x20000dd0

0800b430 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b436:	2300      	movs	r3, #0
 800b438:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b43a:	2300      	movs	r3, #0
 800b43c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b43e:	4b41      	ldr	r3, [pc, #260]	; (800b544 <xTaskResumeAll+0x114>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d109      	bne.n	800b45a <xTaskResumeAll+0x2a>
 800b446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b44a:	f383 8811 	msr	BASEPRI, r3
 800b44e:	f3bf 8f6f 	isb	sy
 800b452:	f3bf 8f4f 	dsb	sy
 800b456:	603b      	str	r3, [r7, #0]
 800b458:	e7fe      	b.n	800b458 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b45a:	f001 fa17 	bl	800c88c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b45e:	4b39      	ldr	r3, [pc, #228]	; (800b544 <xTaskResumeAll+0x114>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	3b01      	subs	r3, #1
 800b464:	4a37      	ldr	r2, [pc, #220]	; (800b544 <xTaskResumeAll+0x114>)
 800b466:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b468:	4b36      	ldr	r3, [pc, #216]	; (800b544 <xTaskResumeAll+0x114>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d162      	bne.n	800b536 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b470:	4b35      	ldr	r3, [pc, #212]	; (800b548 <xTaskResumeAll+0x118>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d05e      	beq.n	800b536 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b478:	e02f      	b.n	800b4da <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b47a:	4b34      	ldr	r3, [pc, #208]	; (800b54c <xTaskResumeAll+0x11c>)
 800b47c:	68db      	ldr	r3, [r3, #12]
 800b47e:	68db      	ldr	r3, [r3, #12]
 800b480:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	3318      	adds	r3, #24
 800b486:	4618      	mov	r0, r3
 800b488:	f7fe fd84 	bl	8009f94 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	3304      	adds	r3, #4
 800b490:	4618      	mov	r0, r3
 800b492:	f7fe fd7f 	bl	8009f94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b49a:	4b2d      	ldr	r3, [pc, #180]	; (800b550 <xTaskResumeAll+0x120>)
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	d903      	bls.n	800b4aa <xTaskResumeAll+0x7a>
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4a6:	4a2a      	ldr	r2, [pc, #168]	; (800b550 <xTaskResumeAll+0x120>)
 800b4a8:	6013      	str	r3, [r2, #0]
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4ae:	4613      	mov	r3, r2
 800b4b0:	009b      	lsls	r3, r3, #2
 800b4b2:	4413      	add	r3, r2
 800b4b4:	009b      	lsls	r3, r3, #2
 800b4b6:	4a27      	ldr	r2, [pc, #156]	; (800b554 <xTaskResumeAll+0x124>)
 800b4b8:	441a      	add	r2, r3
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	3304      	adds	r3, #4
 800b4be:	4619      	mov	r1, r3
 800b4c0:	4610      	mov	r0, r2
 800b4c2:	f7fe fd0a 	bl	8009eda <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4ca:	4b23      	ldr	r3, [pc, #140]	; (800b558 <xTaskResumeAll+0x128>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d302      	bcc.n	800b4da <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b4d4:	4b21      	ldr	r3, [pc, #132]	; (800b55c <xTaskResumeAll+0x12c>)
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b4da:	4b1c      	ldr	r3, [pc, #112]	; (800b54c <xTaskResumeAll+0x11c>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d1cb      	bne.n	800b47a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d001      	beq.n	800b4ec <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b4e8:	f000 fb58 	bl	800bb9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b4ec:	4b1c      	ldr	r3, [pc, #112]	; (800b560 <xTaskResumeAll+0x130>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d010      	beq.n	800b51a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b4f8:	f000 f858 	bl	800b5ac <xTaskIncrementTick>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d002      	beq.n	800b508 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b502:	4b16      	ldr	r3, [pc, #88]	; (800b55c <xTaskResumeAll+0x12c>)
 800b504:	2201      	movs	r2, #1
 800b506:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	3b01      	subs	r3, #1
 800b50c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d1f1      	bne.n	800b4f8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800b514:	4b12      	ldr	r3, [pc, #72]	; (800b560 <xTaskResumeAll+0x130>)
 800b516:	2200      	movs	r2, #0
 800b518:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b51a:	4b10      	ldr	r3, [pc, #64]	; (800b55c <xTaskResumeAll+0x12c>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d009      	beq.n	800b536 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b522:	2301      	movs	r3, #1
 800b524:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b526:	4b0f      	ldr	r3, [pc, #60]	; (800b564 <xTaskResumeAll+0x134>)
 800b528:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b52c:	601a      	str	r2, [r3, #0]
 800b52e:	f3bf 8f4f 	dsb	sy
 800b532:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b536:	f001 f9d7 	bl	800c8e8 <vPortExitCritical>

	return xAlreadyYielded;
 800b53a:	68bb      	ldr	r3, [r7, #8]
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	3710      	adds	r7, #16
 800b540:	46bd      	mov	sp, r7
 800b542:	bd80      	pop	{r7, pc}
 800b544:	20000dd0 	.word	0x20000dd0
 800b548:	20000da8 	.word	0x20000da8
 800b54c:	20000d68 	.word	0x20000d68
 800b550:	20000db0 	.word	0x20000db0
 800b554:	200008d8 	.word	0x200008d8
 800b558:	200008d4 	.word	0x200008d4
 800b55c:	20000dbc 	.word	0x20000dbc
 800b560:	20000db8 	.word	0x20000db8
 800b564:	e000ed04 	.word	0xe000ed04

0800b568 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b568:	b480      	push	{r7}
 800b56a:	b083      	sub	sp, #12
 800b56c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b56e:	4b05      	ldr	r3, [pc, #20]	; (800b584 <xTaskGetTickCount+0x1c>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b574:	687b      	ldr	r3, [r7, #4]
}
 800b576:	4618      	mov	r0, r3
 800b578:	370c      	adds	r7, #12
 800b57a:	46bd      	mov	sp, r7
 800b57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b580:	4770      	bx	lr
 800b582:	bf00      	nop
 800b584:	20000dac 	.word	0x20000dac

0800b588 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b082      	sub	sp, #8
 800b58c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b58e:	f001 fa59 	bl	800ca44 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b592:	2300      	movs	r3, #0
 800b594:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b596:	4b04      	ldr	r3, [pc, #16]	; (800b5a8 <xTaskGetTickCountFromISR+0x20>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b59c:	683b      	ldr	r3, [r7, #0]
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3708      	adds	r7, #8
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}
 800b5a6:	bf00      	nop
 800b5a8:	20000dac 	.word	0x20000dac

0800b5ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b086      	sub	sp, #24
 800b5b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5b6:	4b4e      	ldr	r3, [pc, #312]	; (800b6f0 <xTaskIncrementTick+0x144>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	f040 8088 	bne.w	800b6d0 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b5c0:	4b4c      	ldr	r3, [pc, #304]	; (800b6f4 <xTaskIncrementTick+0x148>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	3301      	adds	r3, #1
 800b5c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b5c8:	4a4a      	ldr	r2, [pc, #296]	; (800b6f4 <xTaskIncrementTick+0x148>)
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d11f      	bne.n	800b614 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b5d4:	4b48      	ldr	r3, [pc, #288]	; (800b6f8 <xTaskIncrementTick+0x14c>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d009      	beq.n	800b5f2 <xTaskIncrementTick+0x46>
 800b5de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e2:	f383 8811 	msr	BASEPRI, r3
 800b5e6:	f3bf 8f6f 	isb	sy
 800b5ea:	f3bf 8f4f 	dsb	sy
 800b5ee:	603b      	str	r3, [r7, #0]
 800b5f0:	e7fe      	b.n	800b5f0 <xTaskIncrementTick+0x44>
 800b5f2:	4b41      	ldr	r3, [pc, #260]	; (800b6f8 <xTaskIncrementTick+0x14c>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	60fb      	str	r3, [r7, #12]
 800b5f8:	4b40      	ldr	r3, [pc, #256]	; (800b6fc <xTaskIncrementTick+0x150>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	4a3e      	ldr	r2, [pc, #248]	; (800b6f8 <xTaskIncrementTick+0x14c>)
 800b5fe:	6013      	str	r3, [r2, #0]
 800b600:	4a3e      	ldr	r2, [pc, #248]	; (800b6fc <xTaskIncrementTick+0x150>)
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	6013      	str	r3, [r2, #0]
 800b606:	4b3e      	ldr	r3, [pc, #248]	; (800b700 <xTaskIncrementTick+0x154>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	3301      	adds	r3, #1
 800b60c:	4a3c      	ldr	r2, [pc, #240]	; (800b700 <xTaskIncrementTick+0x154>)
 800b60e:	6013      	str	r3, [r2, #0]
 800b610:	f000 fac4 	bl	800bb9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b614:	4b3b      	ldr	r3, [pc, #236]	; (800b704 <xTaskIncrementTick+0x158>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	693a      	ldr	r2, [r7, #16]
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d349      	bcc.n	800b6b2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b61e:	4b36      	ldr	r3, [pc, #216]	; (800b6f8 <xTaskIncrementTick+0x14c>)
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d104      	bne.n	800b632 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b628:	4b36      	ldr	r3, [pc, #216]	; (800b704 <xTaskIncrementTick+0x158>)
 800b62a:	f04f 32ff 	mov.w	r2, #4294967295
 800b62e:	601a      	str	r2, [r3, #0]
					break;
 800b630:	e03f      	b.n	800b6b2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b632:	4b31      	ldr	r3, [pc, #196]	; (800b6f8 <xTaskIncrementTick+0x14c>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	68db      	ldr	r3, [r3, #12]
 800b638:	68db      	ldr	r3, [r3, #12]
 800b63a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	685b      	ldr	r3, [r3, #4]
 800b640:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b642:	693a      	ldr	r2, [r7, #16]
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	429a      	cmp	r2, r3
 800b648:	d203      	bcs.n	800b652 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b64a:	4a2e      	ldr	r2, [pc, #184]	; (800b704 <xTaskIncrementTick+0x158>)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b650:	e02f      	b.n	800b6b2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	3304      	adds	r3, #4
 800b656:	4618      	mov	r0, r3
 800b658:	f7fe fc9c 	bl	8009f94 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b660:	2b00      	cmp	r3, #0
 800b662:	d004      	beq.n	800b66e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	3318      	adds	r3, #24
 800b668:	4618      	mov	r0, r3
 800b66a:	f7fe fc93 	bl	8009f94 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b66e:	68bb      	ldr	r3, [r7, #8]
 800b670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b672:	4b25      	ldr	r3, [pc, #148]	; (800b708 <xTaskIncrementTick+0x15c>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	429a      	cmp	r2, r3
 800b678:	d903      	bls.n	800b682 <xTaskIncrementTick+0xd6>
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b67e:	4a22      	ldr	r2, [pc, #136]	; (800b708 <xTaskIncrementTick+0x15c>)
 800b680:	6013      	str	r3, [r2, #0]
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b686:	4613      	mov	r3, r2
 800b688:	009b      	lsls	r3, r3, #2
 800b68a:	4413      	add	r3, r2
 800b68c:	009b      	lsls	r3, r3, #2
 800b68e:	4a1f      	ldr	r2, [pc, #124]	; (800b70c <xTaskIncrementTick+0x160>)
 800b690:	441a      	add	r2, r3
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	3304      	adds	r3, #4
 800b696:	4619      	mov	r1, r3
 800b698:	4610      	mov	r0, r2
 800b69a:	f7fe fc1e 	bl	8009eda <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6a2:	4b1b      	ldr	r3, [pc, #108]	; (800b710 <xTaskIncrementTick+0x164>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6a8:	429a      	cmp	r2, r3
 800b6aa:	d3b8      	bcc.n	800b61e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6b0:	e7b5      	b.n	800b61e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b6b2:	4b17      	ldr	r3, [pc, #92]	; (800b710 <xTaskIncrementTick+0x164>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6b8:	4914      	ldr	r1, [pc, #80]	; (800b70c <xTaskIncrementTick+0x160>)
 800b6ba:	4613      	mov	r3, r2
 800b6bc:	009b      	lsls	r3, r3, #2
 800b6be:	4413      	add	r3, r2
 800b6c0:	009b      	lsls	r3, r3, #2
 800b6c2:	440b      	add	r3, r1
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	2b01      	cmp	r3, #1
 800b6c8:	d907      	bls.n	800b6da <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	617b      	str	r3, [r7, #20]
 800b6ce:	e004      	b.n	800b6da <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b6d0:	4b10      	ldr	r3, [pc, #64]	; (800b714 <xTaskIncrementTick+0x168>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	4a0f      	ldr	r2, [pc, #60]	; (800b714 <xTaskIncrementTick+0x168>)
 800b6d8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b6da:	4b0f      	ldr	r3, [pc, #60]	; (800b718 <xTaskIncrementTick+0x16c>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d001      	beq.n	800b6e6 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b6e6:	697b      	ldr	r3, [r7, #20]
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3718      	adds	r7, #24
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bd80      	pop	{r7, pc}
 800b6f0:	20000dd0 	.word	0x20000dd0
 800b6f4:	20000dac 	.word	0x20000dac
 800b6f8:	20000d60 	.word	0x20000d60
 800b6fc:	20000d64 	.word	0x20000d64
 800b700:	20000dc0 	.word	0x20000dc0
 800b704:	20000dc8 	.word	0x20000dc8
 800b708:	20000db0 	.word	0x20000db0
 800b70c:	200008d8 	.word	0x200008d8
 800b710:	200008d4 	.word	0x200008d4
 800b714:	20000db8 	.word	0x20000db8
 800b718:	20000dbc 	.word	0x20000dbc

0800b71c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b71c:	b480      	push	{r7}
 800b71e:	b085      	sub	sp, #20
 800b720:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b722:	4b27      	ldr	r3, [pc, #156]	; (800b7c0 <vTaskSwitchContext+0xa4>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d003      	beq.n	800b732 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b72a:	4b26      	ldr	r3, [pc, #152]	; (800b7c4 <vTaskSwitchContext+0xa8>)
 800b72c:	2201      	movs	r2, #1
 800b72e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b730:	e040      	b.n	800b7b4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800b732:	4b24      	ldr	r3, [pc, #144]	; (800b7c4 <vTaskSwitchContext+0xa8>)
 800b734:	2200      	movs	r2, #0
 800b736:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b738:	4b23      	ldr	r3, [pc, #140]	; (800b7c8 <vTaskSwitchContext+0xac>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	60fb      	str	r3, [r7, #12]
 800b73e:	e00f      	b.n	800b760 <vTaskSwitchContext+0x44>
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d109      	bne.n	800b75a <vTaskSwitchContext+0x3e>
 800b746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b74a:	f383 8811 	msr	BASEPRI, r3
 800b74e:	f3bf 8f6f 	isb	sy
 800b752:	f3bf 8f4f 	dsb	sy
 800b756:	607b      	str	r3, [r7, #4]
 800b758:	e7fe      	b.n	800b758 <vTaskSwitchContext+0x3c>
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	3b01      	subs	r3, #1
 800b75e:	60fb      	str	r3, [r7, #12]
 800b760:	491a      	ldr	r1, [pc, #104]	; (800b7cc <vTaskSwitchContext+0xb0>)
 800b762:	68fa      	ldr	r2, [r7, #12]
 800b764:	4613      	mov	r3, r2
 800b766:	009b      	lsls	r3, r3, #2
 800b768:	4413      	add	r3, r2
 800b76a:	009b      	lsls	r3, r3, #2
 800b76c:	440b      	add	r3, r1
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d0e5      	beq.n	800b740 <vTaskSwitchContext+0x24>
 800b774:	68fa      	ldr	r2, [r7, #12]
 800b776:	4613      	mov	r3, r2
 800b778:	009b      	lsls	r3, r3, #2
 800b77a:	4413      	add	r3, r2
 800b77c:	009b      	lsls	r3, r3, #2
 800b77e:	4a13      	ldr	r2, [pc, #76]	; (800b7cc <vTaskSwitchContext+0xb0>)
 800b780:	4413      	add	r3, r2
 800b782:	60bb      	str	r3, [r7, #8]
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	685a      	ldr	r2, [r3, #4]
 800b78a:	68bb      	ldr	r3, [r7, #8]
 800b78c:	605a      	str	r2, [r3, #4]
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	685a      	ldr	r2, [r3, #4]
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	3308      	adds	r3, #8
 800b796:	429a      	cmp	r2, r3
 800b798:	d104      	bne.n	800b7a4 <vTaskSwitchContext+0x88>
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	685a      	ldr	r2, [r3, #4]
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	605a      	str	r2, [r3, #4]
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	685b      	ldr	r3, [r3, #4]
 800b7a8:	68db      	ldr	r3, [r3, #12]
 800b7aa:	4a09      	ldr	r2, [pc, #36]	; (800b7d0 <vTaskSwitchContext+0xb4>)
 800b7ac:	6013      	str	r3, [r2, #0]
 800b7ae:	4a06      	ldr	r2, [pc, #24]	; (800b7c8 <vTaskSwitchContext+0xac>)
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	6013      	str	r3, [r2, #0]
}
 800b7b4:	bf00      	nop
 800b7b6:	3714      	adds	r7, #20
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7be:	4770      	bx	lr
 800b7c0:	20000dd0 	.word	0x20000dd0
 800b7c4:	20000dbc 	.word	0x20000dbc
 800b7c8:	20000db0 	.word	0x20000db0
 800b7cc:	200008d8 	.word	0x200008d8
 800b7d0:	200008d4 	.word	0x200008d4

0800b7d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b084      	sub	sp, #16
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
 800b7dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d109      	bne.n	800b7f8 <vTaskPlaceOnEventList+0x24>
 800b7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e8:	f383 8811 	msr	BASEPRI, r3
 800b7ec:	f3bf 8f6f 	isb	sy
 800b7f0:	f3bf 8f4f 	dsb	sy
 800b7f4:	60fb      	str	r3, [r7, #12]
 800b7f6:	e7fe      	b.n	800b7f6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b7f8:	4b07      	ldr	r3, [pc, #28]	; (800b818 <vTaskPlaceOnEventList+0x44>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	3318      	adds	r3, #24
 800b7fe:	4619      	mov	r1, r3
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	f7fe fb8e 	bl	8009f22 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b806:	2101      	movs	r1, #1
 800b808:	6838      	ldr	r0, [r7, #0]
 800b80a:	f000 fb7d 	bl	800bf08 <prvAddCurrentTaskToDelayedList>
}
 800b80e:	bf00      	nop
 800b810:	3710      	adds	r7, #16
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	200008d4 	.word	0x200008d4

0800b81c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b086      	sub	sp, #24
 800b820:	af00      	add	r7, sp, #0
 800b822:	60f8      	str	r0, [r7, #12]
 800b824:	60b9      	str	r1, [r7, #8]
 800b826:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d109      	bne.n	800b842 <vTaskPlaceOnEventListRestricted+0x26>
 800b82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b832:	f383 8811 	msr	BASEPRI, r3
 800b836:	f3bf 8f6f 	isb	sy
 800b83a:	f3bf 8f4f 	dsb	sy
 800b83e:	617b      	str	r3, [r7, #20]
 800b840:	e7fe      	b.n	800b840 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b842:	4b0a      	ldr	r3, [pc, #40]	; (800b86c <vTaskPlaceOnEventListRestricted+0x50>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	3318      	adds	r3, #24
 800b848:	4619      	mov	r1, r3
 800b84a:	68f8      	ldr	r0, [r7, #12]
 800b84c:	f7fe fb45 	bl	8009eda <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d002      	beq.n	800b85c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800b856:	f04f 33ff 	mov.w	r3, #4294967295
 800b85a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b85c:	6879      	ldr	r1, [r7, #4]
 800b85e:	68b8      	ldr	r0, [r7, #8]
 800b860:	f000 fb52 	bl	800bf08 <prvAddCurrentTaskToDelayedList>
	}
 800b864:	bf00      	nop
 800b866:	3718      	adds	r7, #24
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}
 800b86c:	200008d4 	.word	0x200008d4

0800b870 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b086      	sub	sp, #24
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	68db      	ldr	r3, [r3, #12]
 800b87c:	68db      	ldr	r3, [r3, #12]
 800b87e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b880:	693b      	ldr	r3, [r7, #16]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d109      	bne.n	800b89a <xTaskRemoveFromEventList+0x2a>
 800b886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b88a:	f383 8811 	msr	BASEPRI, r3
 800b88e:	f3bf 8f6f 	isb	sy
 800b892:	f3bf 8f4f 	dsb	sy
 800b896:	60fb      	str	r3, [r7, #12]
 800b898:	e7fe      	b.n	800b898 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	3318      	adds	r3, #24
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f7fe fb78 	bl	8009f94 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8a4:	4b1d      	ldr	r3, [pc, #116]	; (800b91c <xTaskRemoveFromEventList+0xac>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d11d      	bne.n	800b8e8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b8ac:	693b      	ldr	r3, [r7, #16]
 800b8ae:	3304      	adds	r3, #4
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	f7fe fb6f 	bl	8009f94 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b8b6:	693b      	ldr	r3, [r7, #16]
 800b8b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8ba:	4b19      	ldr	r3, [pc, #100]	; (800b920 <xTaskRemoveFromEventList+0xb0>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	429a      	cmp	r2, r3
 800b8c0:	d903      	bls.n	800b8ca <xTaskRemoveFromEventList+0x5a>
 800b8c2:	693b      	ldr	r3, [r7, #16]
 800b8c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8c6:	4a16      	ldr	r2, [pc, #88]	; (800b920 <xTaskRemoveFromEventList+0xb0>)
 800b8c8:	6013      	str	r3, [r2, #0]
 800b8ca:	693b      	ldr	r3, [r7, #16]
 800b8cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8ce:	4613      	mov	r3, r2
 800b8d0:	009b      	lsls	r3, r3, #2
 800b8d2:	4413      	add	r3, r2
 800b8d4:	009b      	lsls	r3, r3, #2
 800b8d6:	4a13      	ldr	r2, [pc, #76]	; (800b924 <xTaskRemoveFromEventList+0xb4>)
 800b8d8:	441a      	add	r2, r3
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	3304      	adds	r3, #4
 800b8de:	4619      	mov	r1, r3
 800b8e0:	4610      	mov	r0, r2
 800b8e2:	f7fe fafa 	bl	8009eda <vListInsertEnd>
 800b8e6:	e005      	b.n	800b8f4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b8e8:	693b      	ldr	r3, [r7, #16]
 800b8ea:	3318      	adds	r3, #24
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	480e      	ldr	r0, [pc, #56]	; (800b928 <xTaskRemoveFromEventList+0xb8>)
 800b8f0:	f7fe faf3 	bl	8009eda <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8f8:	4b0c      	ldr	r3, [pc, #48]	; (800b92c <xTaskRemoveFromEventList+0xbc>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8fe:	429a      	cmp	r2, r3
 800b900:	d905      	bls.n	800b90e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b902:	2301      	movs	r3, #1
 800b904:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b906:	4b0a      	ldr	r3, [pc, #40]	; (800b930 <xTaskRemoveFromEventList+0xc0>)
 800b908:	2201      	movs	r2, #1
 800b90a:	601a      	str	r2, [r3, #0]
 800b90c:	e001      	b.n	800b912 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b90e:	2300      	movs	r3, #0
 800b910:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b912:	697b      	ldr	r3, [r7, #20]
}
 800b914:	4618      	mov	r0, r3
 800b916:	3718      	adds	r7, #24
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}
 800b91c:	20000dd0 	.word	0x20000dd0
 800b920:	20000db0 	.word	0x20000db0
 800b924:	200008d8 	.word	0x200008d8
 800b928:	20000d68 	.word	0x20000d68
 800b92c:	200008d4 	.word	0x200008d4
 800b930:	20000dbc 	.word	0x20000dbc

0800b934 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b934:	b480      	push	{r7}
 800b936:	b083      	sub	sp, #12
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b93c:	4b06      	ldr	r3, [pc, #24]	; (800b958 <vTaskInternalSetTimeOutState+0x24>)
 800b93e:	681a      	ldr	r2, [r3, #0]
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b944:	4b05      	ldr	r3, [pc, #20]	; (800b95c <vTaskInternalSetTimeOutState+0x28>)
 800b946:	681a      	ldr	r2, [r3, #0]
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	605a      	str	r2, [r3, #4]
}
 800b94c:	bf00      	nop
 800b94e:	370c      	adds	r7, #12
 800b950:	46bd      	mov	sp, r7
 800b952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b956:	4770      	bx	lr
 800b958:	20000dc0 	.word	0x20000dc0
 800b95c:	20000dac 	.word	0x20000dac

0800b960 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b088      	sub	sp, #32
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
 800b968:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d109      	bne.n	800b984 <xTaskCheckForTimeOut+0x24>
 800b970:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b974:	f383 8811 	msr	BASEPRI, r3
 800b978:	f3bf 8f6f 	isb	sy
 800b97c:	f3bf 8f4f 	dsb	sy
 800b980:	613b      	str	r3, [r7, #16]
 800b982:	e7fe      	b.n	800b982 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d109      	bne.n	800b99e <xTaskCheckForTimeOut+0x3e>
 800b98a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b98e:	f383 8811 	msr	BASEPRI, r3
 800b992:	f3bf 8f6f 	isb	sy
 800b996:	f3bf 8f4f 	dsb	sy
 800b99a:	60fb      	str	r3, [r7, #12]
 800b99c:	e7fe      	b.n	800b99c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800b99e:	f000 ff75 	bl	800c88c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b9a2:	4b1d      	ldr	r3, [pc, #116]	; (800ba18 <xTaskCheckForTimeOut+0xb8>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	685b      	ldr	r3, [r3, #4]
 800b9ac:	69ba      	ldr	r2, [r7, #24]
 800b9ae:	1ad3      	subs	r3, r2, r3
 800b9b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9ba:	d102      	bne.n	800b9c2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b9bc:	2300      	movs	r3, #0
 800b9be:	61fb      	str	r3, [r7, #28]
 800b9c0:	e023      	b.n	800ba0a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	4b15      	ldr	r3, [pc, #84]	; (800ba1c <xTaskCheckForTimeOut+0xbc>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	429a      	cmp	r2, r3
 800b9cc:	d007      	beq.n	800b9de <xTaskCheckForTimeOut+0x7e>
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	685b      	ldr	r3, [r3, #4]
 800b9d2:	69ba      	ldr	r2, [r7, #24]
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	d302      	bcc.n	800b9de <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b9d8:	2301      	movs	r3, #1
 800b9da:	61fb      	str	r3, [r7, #28]
 800b9dc:	e015      	b.n	800ba0a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	697a      	ldr	r2, [r7, #20]
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d20b      	bcs.n	800ba00 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	681a      	ldr	r2, [r3, #0]
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	1ad2      	subs	r2, r2, r3
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f7ff ff9d 	bl	800b934 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	61fb      	str	r3, [r7, #28]
 800b9fe:	e004      	b.n	800ba0a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	2200      	movs	r2, #0
 800ba04:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ba06:	2301      	movs	r3, #1
 800ba08:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ba0a:	f000 ff6d 	bl	800c8e8 <vPortExitCritical>

	return xReturn;
 800ba0e:	69fb      	ldr	r3, [r7, #28]
}
 800ba10:	4618      	mov	r0, r3
 800ba12:	3720      	adds	r7, #32
 800ba14:	46bd      	mov	sp, r7
 800ba16:	bd80      	pop	{r7, pc}
 800ba18:	20000dac 	.word	0x20000dac
 800ba1c:	20000dc0 	.word	0x20000dc0

0800ba20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ba20:	b480      	push	{r7}
 800ba22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ba24:	4b03      	ldr	r3, [pc, #12]	; (800ba34 <vTaskMissedYield+0x14>)
 800ba26:	2201      	movs	r2, #1
 800ba28:	601a      	str	r2, [r3, #0]
}
 800ba2a:	bf00      	nop
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba32:	4770      	bx	lr
 800ba34:	20000dbc 	.word	0x20000dbc

0800ba38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b082      	sub	sp, #8
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ba40:	f000 f852 	bl	800bae8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ba44:	4b06      	ldr	r3, [pc, #24]	; (800ba60 <prvIdleTask+0x28>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	d9f9      	bls.n	800ba40 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ba4c:	4b05      	ldr	r3, [pc, #20]	; (800ba64 <prvIdleTask+0x2c>)
 800ba4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba52:	601a      	str	r2, [r3, #0]
 800ba54:	f3bf 8f4f 	dsb	sy
 800ba58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ba5c:	e7f0      	b.n	800ba40 <prvIdleTask+0x8>
 800ba5e:	bf00      	nop
 800ba60:	200008d8 	.word	0x200008d8
 800ba64:	e000ed04 	.word	0xe000ed04

0800ba68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b082      	sub	sp, #8
 800ba6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ba6e:	2300      	movs	r3, #0
 800ba70:	607b      	str	r3, [r7, #4]
 800ba72:	e00c      	b.n	800ba8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ba74:	687a      	ldr	r2, [r7, #4]
 800ba76:	4613      	mov	r3, r2
 800ba78:	009b      	lsls	r3, r3, #2
 800ba7a:	4413      	add	r3, r2
 800ba7c:	009b      	lsls	r3, r3, #2
 800ba7e:	4a12      	ldr	r2, [pc, #72]	; (800bac8 <prvInitialiseTaskLists+0x60>)
 800ba80:	4413      	add	r3, r2
 800ba82:	4618      	mov	r0, r3
 800ba84:	f7fe f9fc 	bl	8009e80 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	3301      	adds	r3, #1
 800ba8c:	607b      	str	r3, [r7, #4]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2b37      	cmp	r3, #55	; 0x37
 800ba92:	d9ef      	bls.n	800ba74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ba94:	480d      	ldr	r0, [pc, #52]	; (800bacc <prvInitialiseTaskLists+0x64>)
 800ba96:	f7fe f9f3 	bl	8009e80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ba9a:	480d      	ldr	r0, [pc, #52]	; (800bad0 <prvInitialiseTaskLists+0x68>)
 800ba9c:	f7fe f9f0 	bl	8009e80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800baa0:	480c      	ldr	r0, [pc, #48]	; (800bad4 <prvInitialiseTaskLists+0x6c>)
 800baa2:	f7fe f9ed 	bl	8009e80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800baa6:	480c      	ldr	r0, [pc, #48]	; (800bad8 <prvInitialiseTaskLists+0x70>)
 800baa8:	f7fe f9ea 	bl	8009e80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800baac:	480b      	ldr	r0, [pc, #44]	; (800badc <prvInitialiseTaskLists+0x74>)
 800baae:	f7fe f9e7 	bl	8009e80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bab2:	4b0b      	ldr	r3, [pc, #44]	; (800bae0 <prvInitialiseTaskLists+0x78>)
 800bab4:	4a05      	ldr	r2, [pc, #20]	; (800bacc <prvInitialiseTaskLists+0x64>)
 800bab6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bab8:	4b0a      	ldr	r3, [pc, #40]	; (800bae4 <prvInitialiseTaskLists+0x7c>)
 800baba:	4a05      	ldr	r2, [pc, #20]	; (800bad0 <prvInitialiseTaskLists+0x68>)
 800babc:	601a      	str	r2, [r3, #0]
}
 800babe:	bf00      	nop
 800bac0:	3708      	adds	r7, #8
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	bf00      	nop
 800bac8:	200008d8 	.word	0x200008d8
 800bacc:	20000d38 	.word	0x20000d38
 800bad0:	20000d4c 	.word	0x20000d4c
 800bad4:	20000d68 	.word	0x20000d68
 800bad8:	20000d7c 	.word	0x20000d7c
 800badc:	20000d94 	.word	0x20000d94
 800bae0:	20000d60 	.word	0x20000d60
 800bae4:	20000d64 	.word	0x20000d64

0800bae8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b082      	sub	sp, #8
 800baec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800baee:	e019      	b.n	800bb24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800baf0:	f000 fecc 	bl	800c88c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800baf4:	4b0f      	ldr	r3, [pc, #60]	; (800bb34 <prvCheckTasksWaitingTermination+0x4c>)
 800baf6:	68db      	ldr	r3, [r3, #12]
 800baf8:	68db      	ldr	r3, [r3, #12]
 800bafa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	3304      	adds	r3, #4
 800bb00:	4618      	mov	r0, r3
 800bb02:	f7fe fa47 	bl	8009f94 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bb06:	4b0c      	ldr	r3, [pc, #48]	; (800bb38 <prvCheckTasksWaitingTermination+0x50>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	3b01      	subs	r3, #1
 800bb0c:	4a0a      	ldr	r2, [pc, #40]	; (800bb38 <prvCheckTasksWaitingTermination+0x50>)
 800bb0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bb10:	4b0a      	ldr	r3, [pc, #40]	; (800bb3c <prvCheckTasksWaitingTermination+0x54>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	3b01      	subs	r3, #1
 800bb16:	4a09      	ldr	r2, [pc, #36]	; (800bb3c <prvCheckTasksWaitingTermination+0x54>)
 800bb18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bb1a:	f000 fee5 	bl	800c8e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f000 f80e 	bl	800bb40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bb24:	4b05      	ldr	r3, [pc, #20]	; (800bb3c <prvCheckTasksWaitingTermination+0x54>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d1e1      	bne.n	800baf0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bb2c:	bf00      	nop
 800bb2e:	3708      	adds	r7, #8
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}
 800bb34:	20000d7c 	.word	0x20000d7c
 800bb38:	20000da8 	.word	0x20000da8
 800bb3c:	20000d90 	.word	0x20000d90

0800bb40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b084      	sub	sp, #16
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d108      	bne.n	800bb64 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb56:	4618      	mov	r0, r3
 800bb58:	f001 f874 	bl	800cc44 <vPortFree>
				vPortFree( pxTCB );
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f001 f871 	bl	800cc44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bb62:	e017      	b.n	800bb94 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bb6a:	2b01      	cmp	r3, #1
 800bb6c:	d103      	bne.n	800bb76 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f001 f868 	bl	800cc44 <vPortFree>
	}
 800bb74:	e00e      	b.n	800bb94 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bb7c:	2b02      	cmp	r3, #2
 800bb7e:	d009      	beq.n	800bb94 <prvDeleteTCB+0x54>
 800bb80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb84:	f383 8811 	msr	BASEPRI, r3
 800bb88:	f3bf 8f6f 	isb	sy
 800bb8c:	f3bf 8f4f 	dsb	sy
 800bb90:	60fb      	str	r3, [r7, #12]
 800bb92:	e7fe      	b.n	800bb92 <prvDeleteTCB+0x52>
	}
 800bb94:	bf00      	nop
 800bb96:	3710      	adds	r7, #16
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bb9c:	b480      	push	{r7}
 800bb9e:	b083      	sub	sp, #12
 800bba0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bba2:	4b0c      	ldr	r3, [pc, #48]	; (800bbd4 <prvResetNextTaskUnblockTime+0x38>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d104      	bne.n	800bbb6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bbac:	4b0a      	ldr	r3, [pc, #40]	; (800bbd8 <prvResetNextTaskUnblockTime+0x3c>)
 800bbae:	f04f 32ff 	mov.w	r2, #4294967295
 800bbb2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bbb4:	e008      	b.n	800bbc8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbb6:	4b07      	ldr	r3, [pc, #28]	; (800bbd4 <prvResetNextTaskUnblockTime+0x38>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	68db      	ldr	r3, [r3, #12]
 800bbbc:	68db      	ldr	r3, [r3, #12]
 800bbbe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	685b      	ldr	r3, [r3, #4]
 800bbc4:	4a04      	ldr	r2, [pc, #16]	; (800bbd8 <prvResetNextTaskUnblockTime+0x3c>)
 800bbc6:	6013      	str	r3, [r2, #0]
}
 800bbc8:	bf00      	nop
 800bbca:	370c      	adds	r7, #12
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd2:	4770      	bx	lr
 800bbd4:	20000d60 	.word	0x20000d60
 800bbd8:	20000dc8 	.word	0x20000dc8

0800bbdc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800bbdc:	b480      	push	{r7}
 800bbde:	b083      	sub	sp, #12
 800bbe0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800bbe2:	4b05      	ldr	r3, [pc, #20]	; (800bbf8 <xTaskGetCurrentTaskHandle+0x1c>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	607b      	str	r3, [r7, #4]

		return xReturn;
 800bbe8:	687b      	ldr	r3, [r7, #4]
	}
 800bbea:	4618      	mov	r0, r3
 800bbec:	370c      	adds	r7, #12
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf4:	4770      	bx	lr
 800bbf6:	bf00      	nop
 800bbf8:	200008d4 	.word	0x200008d4

0800bbfc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b083      	sub	sp, #12
 800bc00:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bc02:	4b0b      	ldr	r3, [pc, #44]	; (800bc30 <xTaskGetSchedulerState+0x34>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d102      	bne.n	800bc10 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	607b      	str	r3, [r7, #4]
 800bc0e:	e008      	b.n	800bc22 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc10:	4b08      	ldr	r3, [pc, #32]	; (800bc34 <xTaskGetSchedulerState+0x38>)
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d102      	bne.n	800bc1e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bc18:	2302      	movs	r3, #2
 800bc1a:	607b      	str	r3, [r7, #4]
 800bc1c:	e001      	b.n	800bc22 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bc22:	687b      	ldr	r3, [r7, #4]
	}
 800bc24:	4618      	mov	r0, r3
 800bc26:	370c      	adds	r7, #12
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2e:	4770      	bx	lr
 800bc30:	20000db4 	.word	0x20000db4
 800bc34:	20000dd0 	.word	0x20000dd0

0800bc38 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b084      	sub	sp, #16
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bc44:	2300      	movs	r3, #0
 800bc46:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d051      	beq.n	800bcf2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc52:	4b2a      	ldr	r3, [pc, #168]	; (800bcfc <xTaskPriorityInherit+0xc4>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc58:	429a      	cmp	r2, r3
 800bc5a:	d241      	bcs.n	800bce0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	699b      	ldr	r3, [r3, #24]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	db06      	blt.n	800bc72 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc64:	4b25      	ldr	r3, [pc, #148]	; (800bcfc <xTaskPriorityInherit+0xc4>)
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc6a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	6959      	ldr	r1, [r3, #20]
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc7a:	4613      	mov	r3, r2
 800bc7c:	009b      	lsls	r3, r3, #2
 800bc7e:	4413      	add	r3, r2
 800bc80:	009b      	lsls	r3, r3, #2
 800bc82:	4a1f      	ldr	r2, [pc, #124]	; (800bd00 <xTaskPriorityInherit+0xc8>)
 800bc84:	4413      	add	r3, r2
 800bc86:	4299      	cmp	r1, r3
 800bc88:	d122      	bne.n	800bcd0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	3304      	adds	r3, #4
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f7fe f980 	bl	8009f94 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bc94:	4b19      	ldr	r3, [pc, #100]	; (800bcfc <xTaskPriorityInherit+0xc4>)
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bca2:	4b18      	ldr	r3, [pc, #96]	; (800bd04 <xTaskPriorityInherit+0xcc>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	429a      	cmp	r2, r3
 800bca8:	d903      	bls.n	800bcb2 <xTaskPriorityInherit+0x7a>
 800bcaa:	68bb      	ldr	r3, [r7, #8]
 800bcac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcae:	4a15      	ldr	r2, [pc, #84]	; (800bd04 <xTaskPriorityInherit+0xcc>)
 800bcb0:	6013      	str	r3, [r2, #0]
 800bcb2:	68bb      	ldr	r3, [r7, #8]
 800bcb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcb6:	4613      	mov	r3, r2
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	4413      	add	r3, r2
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	4a10      	ldr	r2, [pc, #64]	; (800bd00 <xTaskPriorityInherit+0xc8>)
 800bcc0:	441a      	add	r2, r3
 800bcc2:	68bb      	ldr	r3, [r7, #8]
 800bcc4:	3304      	adds	r3, #4
 800bcc6:	4619      	mov	r1, r3
 800bcc8:	4610      	mov	r0, r2
 800bcca:	f7fe f906 	bl	8009eda <vListInsertEnd>
 800bcce:	e004      	b.n	800bcda <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bcd0:	4b0a      	ldr	r3, [pc, #40]	; (800bcfc <xTaskPriorityInherit+0xc4>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bcda:	2301      	movs	r3, #1
 800bcdc:	60fb      	str	r3, [r7, #12]
 800bcde:	e008      	b.n	800bcf2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bce4:	4b05      	ldr	r3, [pc, #20]	; (800bcfc <xTaskPriorityInherit+0xc4>)
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d201      	bcs.n	800bcf2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bcee:	2301      	movs	r3, #1
 800bcf0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
	}
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	3710      	adds	r7, #16
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}
 800bcfc:	200008d4 	.word	0x200008d4
 800bd00:	200008d8 	.word	0x200008d8
 800bd04:	20000db0 	.word	0x20000db0

0800bd08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b086      	sub	sp, #24
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bd14:	2300      	movs	r3, #0
 800bd16:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d054      	beq.n	800bdc8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bd1e:	4b2d      	ldr	r3, [pc, #180]	; (800bdd4 <xTaskPriorityDisinherit+0xcc>)
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	693a      	ldr	r2, [r7, #16]
 800bd24:	429a      	cmp	r2, r3
 800bd26:	d009      	beq.n	800bd3c <xTaskPriorityDisinherit+0x34>
 800bd28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd2c:	f383 8811 	msr	BASEPRI, r3
 800bd30:	f3bf 8f6f 	isb	sy
 800bd34:	f3bf 8f4f 	dsb	sy
 800bd38:	60fb      	str	r3, [r7, #12]
 800bd3a:	e7fe      	b.n	800bd3a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800bd3c:	693b      	ldr	r3, [r7, #16]
 800bd3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d109      	bne.n	800bd58 <xTaskPriorityDisinherit+0x50>
 800bd44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd48:	f383 8811 	msr	BASEPRI, r3
 800bd4c:	f3bf 8f6f 	isb	sy
 800bd50:	f3bf 8f4f 	dsb	sy
 800bd54:	60bb      	str	r3, [r7, #8]
 800bd56:	e7fe      	b.n	800bd56 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800bd58:	693b      	ldr	r3, [r7, #16]
 800bd5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd5c:	1e5a      	subs	r2, r3, #1
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bd62:	693b      	ldr	r3, [r7, #16]
 800bd64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd66:	693b      	ldr	r3, [r7, #16]
 800bd68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd6a:	429a      	cmp	r2, r3
 800bd6c:	d02c      	beq.n	800bdc8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d128      	bne.n	800bdc8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	3304      	adds	r3, #4
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	f7fe f90a 	bl	8009f94 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bd84:	693b      	ldr	r3, [r7, #16]
 800bd86:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd8c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bd94:	693b      	ldr	r3, [r7, #16]
 800bd96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd98:	4b0f      	ldr	r3, [pc, #60]	; (800bdd8 <xTaskPriorityDisinherit+0xd0>)
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	429a      	cmp	r2, r3
 800bd9e:	d903      	bls.n	800bda8 <xTaskPriorityDisinherit+0xa0>
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bda4:	4a0c      	ldr	r2, [pc, #48]	; (800bdd8 <xTaskPriorityDisinherit+0xd0>)
 800bda6:	6013      	str	r3, [r2, #0]
 800bda8:	693b      	ldr	r3, [r7, #16]
 800bdaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdac:	4613      	mov	r3, r2
 800bdae:	009b      	lsls	r3, r3, #2
 800bdb0:	4413      	add	r3, r2
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	4a09      	ldr	r2, [pc, #36]	; (800bddc <xTaskPriorityDisinherit+0xd4>)
 800bdb6:	441a      	add	r2, r3
 800bdb8:	693b      	ldr	r3, [r7, #16]
 800bdba:	3304      	adds	r3, #4
 800bdbc:	4619      	mov	r1, r3
 800bdbe:	4610      	mov	r0, r2
 800bdc0:	f7fe f88b 	bl	8009eda <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bdc8:	697b      	ldr	r3, [r7, #20]
	}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	3718      	adds	r7, #24
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	200008d4 	.word	0x200008d4
 800bdd8:	20000db0 	.word	0x20000db0
 800bddc:	200008d8 	.word	0x200008d8

0800bde0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b088      	sub	sp, #32
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
 800bde8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800bdee:	2301      	movs	r3, #1
 800bdf0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d068      	beq.n	800beca <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800bdf8:	69bb      	ldr	r3, [r7, #24]
 800bdfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d109      	bne.n	800be14 <vTaskPriorityDisinheritAfterTimeout+0x34>
 800be00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be04:	f383 8811 	msr	BASEPRI, r3
 800be08:	f3bf 8f6f 	isb	sy
 800be0c:	f3bf 8f4f 	dsb	sy
 800be10:	60fb      	str	r3, [r7, #12]
 800be12:	e7fe      	b.n	800be12 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800be14:	69bb      	ldr	r3, [r7, #24]
 800be16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be18:	683a      	ldr	r2, [r7, #0]
 800be1a:	429a      	cmp	r2, r3
 800be1c:	d902      	bls.n	800be24 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	61fb      	str	r3, [r7, #28]
 800be22:	e002      	b.n	800be2a <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800be24:	69bb      	ldr	r3, [r7, #24]
 800be26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be28:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800be2a:	69bb      	ldr	r3, [r7, #24]
 800be2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be2e:	69fa      	ldr	r2, [r7, #28]
 800be30:	429a      	cmp	r2, r3
 800be32:	d04a      	beq.n	800beca <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800be34:	69bb      	ldr	r3, [r7, #24]
 800be36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be38:	697a      	ldr	r2, [r7, #20]
 800be3a:	429a      	cmp	r2, r3
 800be3c:	d145      	bne.n	800beca <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800be3e:	4b25      	ldr	r3, [pc, #148]	; (800bed4 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	69ba      	ldr	r2, [r7, #24]
 800be44:	429a      	cmp	r2, r3
 800be46:	d109      	bne.n	800be5c <vTaskPriorityDisinheritAfterTimeout+0x7c>
 800be48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be4c:	f383 8811 	msr	BASEPRI, r3
 800be50:	f3bf 8f6f 	isb	sy
 800be54:	f3bf 8f4f 	dsb	sy
 800be58:	60bb      	str	r3, [r7, #8]
 800be5a:	e7fe      	b.n	800be5a <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800be5c:	69bb      	ldr	r3, [r7, #24]
 800be5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be60:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	69fa      	ldr	r2, [r7, #28]
 800be66:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800be68:	69bb      	ldr	r3, [r7, #24]
 800be6a:	699b      	ldr	r3, [r3, #24]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	db04      	blt.n	800be7a <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be70:	69fb      	ldr	r3, [r7, #28]
 800be72:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800be76:	69bb      	ldr	r3, [r7, #24]
 800be78:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800be7a:	69bb      	ldr	r3, [r7, #24]
 800be7c:	6959      	ldr	r1, [r3, #20]
 800be7e:	693a      	ldr	r2, [r7, #16]
 800be80:	4613      	mov	r3, r2
 800be82:	009b      	lsls	r3, r3, #2
 800be84:	4413      	add	r3, r2
 800be86:	009b      	lsls	r3, r3, #2
 800be88:	4a13      	ldr	r2, [pc, #76]	; (800bed8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800be8a:	4413      	add	r3, r2
 800be8c:	4299      	cmp	r1, r3
 800be8e:	d11c      	bne.n	800beca <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be90:	69bb      	ldr	r3, [r7, #24]
 800be92:	3304      	adds	r3, #4
 800be94:	4618      	mov	r0, r3
 800be96:	f7fe f87d 	bl	8009f94 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800be9a:	69bb      	ldr	r3, [r7, #24]
 800be9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be9e:	4b0f      	ldr	r3, [pc, #60]	; (800bedc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	429a      	cmp	r2, r3
 800bea4:	d903      	bls.n	800beae <vTaskPriorityDisinheritAfterTimeout+0xce>
 800bea6:	69bb      	ldr	r3, [r7, #24]
 800bea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800beaa:	4a0c      	ldr	r2, [pc, #48]	; (800bedc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800beac:	6013      	str	r3, [r2, #0]
 800beae:	69bb      	ldr	r3, [r7, #24]
 800beb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800beb2:	4613      	mov	r3, r2
 800beb4:	009b      	lsls	r3, r3, #2
 800beb6:	4413      	add	r3, r2
 800beb8:	009b      	lsls	r3, r3, #2
 800beba:	4a07      	ldr	r2, [pc, #28]	; (800bed8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800bebc:	441a      	add	r2, r3
 800bebe:	69bb      	ldr	r3, [r7, #24]
 800bec0:	3304      	adds	r3, #4
 800bec2:	4619      	mov	r1, r3
 800bec4:	4610      	mov	r0, r2
 800bec6:	f7fe f808 	bl	8009eda <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800beca:	bf00      	nop
 800becc:	3720      	adds	r7, #32
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}
 800bed2:	bf00      	nop
 800bed4:	200008d4 	.word	0x200008d4
 800bed8:	200008d8 	.word	0x200008d8
 800bedc:	20000db0 	.word	0x20000db0

0800bee0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800bee0:	b480      	push	{r7}
 800bee2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800bee4:	4b07      	ldr	r3, [pc, #28]	; (800bf04 <pvTaskIncrementMutexHeldCount+0x24>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d004      	beq.n	800bef6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800beec:	4b05      	ldr	r3, [pc, #20]	; (800bf04 <pvTaskIncrementMutexHeldCount+0x24>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bef2:	3201      	adds	r2, #1
 800bef4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800bef6:	4b03      	ldr	r3, [pc, #12]	; (800bf04 <pvTaskIncrementMutexHeldCount+0x24>)
 800bef8:	681b      	ldr	r3, [r3, #0]
	}
 800befa:	4618      	mov	r0, r3
 800befc:	46bd      	mov	sp, r7
 800befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf02:	4770      	bx	lr
 800bf04:	200008d4 	.word	0x200008d4

0800bf08 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b084      	sub	sp, #16
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
 800bf10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bf12:	4b21      	ldr	r3, [pc, #132]	; (800bf98 <prvAddCurrentTaskToDelayedList+0x90>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf18:	4b20      	ldr	r3, [pc, #128]	; (800bf9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	3304      	adds	r3, #4
 800bf1e:	4618      	mov	r0, r3
 800bf20:	f7fe f838 	bl	8009f94 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf2a:	d10a      	bne.n	800bf42 <prvAddCurrentTaskToDelayedList+0x3a>
 800bf2c:	683b      	ldr	r3, [r7, #0]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d007      	beq.n	800bf42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bf32:	4b1a      	ldr	r3, [pc, #104]	; (800bf9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	3304      	adds	r3, #4
 800bf38:	4619      	mov	r1, r3
 800bf3a:	4819      	ldr	r0, [pc, #100]	; (800bfa0 <prvAddCurrentTaskToDelayedList+0x98>)
 800bf3c:	f7fd ffcd 	bl	8009eda <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bf40:	e026      	b.n	800bf90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bf42:	68fa      	ldr	r2, [r7, #12]
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	4413      	add	r3, r2
 800bf48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bf4a:	4b14      	ldr	r3, [pc, #80]	; (800bf9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	68ba      	ldr	r2, [r7, #8]
 800bf50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bf52:	68ba      	ldr	r2, [r7, #8]
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	429a      	cmp	r2, r3
 800bf58:	d209      	bcs.n	800bf6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bf5a:	4b12      	ldr	r3, [pc, #72]	; (800bfa4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800bf5c:	681a      	ldr	r2, [r3, #0]
 800bf5e:	4b0f      	ldr	r3, [pc, #60]	; (800bf9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	3304      	adds	r3, #4
 800bf64:	4619      	mov	r1, r3
 800bf66:	4610      	mov	r0, r2
 800bf68:	f7fd ffdb 	bl	8009f22 <vListInsert>
}
 800bf6c:	e010      	b.n	800bf90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bf6e:	4b0e      	ldr	r3, [pc, #56]	; (800bfa8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bf70:	681a      	ldr	r2, [r3, #0]
 800bf72:	4b0a      	ldr	r3, [pc, #40]	; (800bf9c <prvAddCurrentTaskToDelayedList+0x94>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	3304      	adds	r3, #4
 800bf78:	4619      	mov	r1, r3
 800bf7a:	4610      	mov	r0, r2
 800bf7c:	f7fd ffd1 	bl	8009f22 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bf80:	4b0a      	ldr	r3, [pc, #40]	; (800bfac <prvAddCurrentTaskToDelayedList+0xa4>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	68ba      	ldr	r2, [r7, #8]
 800bf86:	429a      	cmp	r2, r3
 800bf88:	d202      	bcs.n	800bf90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bf8a:	4a08      	ldr	r2, [pc, #32]	; (800bfac <prvAddCurrentTaskToDelayedList+0xa4>)
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	6013      	str	r3, [r2, #0]
}
 800bf90:	bf00      	nop
 800bf92:	3710      	adds	r7, #16
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}
 800bf98:	20000dac 	.word	0x20000dac
 800bf9c:	200008d4 	.word	0x200008d4
 800bfa0:	20000d94 	.word	0x20000d94
 800bfa4:	20000d64 	.word	0x20000d64
 800bfa8:	20000d60 	.word	0x20000d60
 800bfac:	20000dc8 	.word	0x20000dc8

0800bfb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b08a      	sub	sp, #40	; 0x28
 800bfb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bfba:	f000 faff 	bl	800c5bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bfbe:	4b1c      	ldr	r3, [pc, #112]	; (800c030 <xTimerCreateTimerTask+0x80>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d021      	beq.n	800c00a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bfce:	1d3a      	adds	r2, r7, #4
 800bfd0:	f107 0108 	add.w	r1, r7, #8
 800bfd4:	f107 030c 	add.w	r3, r7, #12
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f7fd ff37 	bl	8009e4c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bfde:	6879      	ldr	r1, [r7, #4]
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	68fa      	ldr	r2, [r7, #12]
 800bfe4:	9202      	str	r2, [sp, #8]
 800bfe6:	9301      	str	r3, [sp, #4]
 800bfe8:	2302      	movs	r3, #2
 800bfea:	9300      	str	r3, [sp, #0]
 800bfec:	2300      	movs	r3, #0
 800bfee:	460a      	mov	r2, r1
 800bff0:	4910      	ldr	r1, [pc, #64]	; (800c034 <xTimerCreateTimerTask+0x84>)
 800bff2:	4811      	ldr	r0, [pc, #68]	; (800c038 <xTimerCreateTimerTask+0x88>)
 800bff4:	f7fe ff5e 	bl	800aeb4 <xTaskCreateStatic>
 800bff8:	4602      	mov	r2, r0
 800bffa:	4b10      	ldr	r3, [pc, #64]	; (800c03c <xTimerCreateTimerTask+0x8c>)
 800bffc:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bffe:	4b0f      	ldr	r3, [pc, #60]	; (800c03c <xTimerCreateTimerTask+0x8c>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d001      	beq.n	800c00a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c006:	2301      	movs	r3, #1
 800c008:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d109      	bne.n	800c024 <xTimerCreateTimerTask+0x74>
 800c010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c014:	f383 8811 	msr	BASEPRI, r3
 800c018:	f3bf 8f6f 	isb	sy
 800c01c:	f3bf 8f4f 	dsb	sy
 800c020:	613b      	str	r3, [r7, #16]
 800c022:	e7fe      	b.n	800c022 <xTimerCreateTimerTask+0x72>
	return xReturn;
 800c024:	697b      	ldr	r3, [r7, #20]
}
 800c026:	4618      	mov	r0, r3
 800c028:	3718      	adds	r7, #24
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop
 800c030:	20000e04 	.word	0x20000e04
 800c034:	0800e340 	.word	0x0800e340
 800c038:	0800c171 	.word	0x0800c171
 800c03c:	20000e08 	.word	0x20000e08

0800c040 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b08a      	sub	sp, #40	; 0x28
 800c044:	af00      	add	r7, sp, #0
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	607a      	str	r2, [r7, #4]
 800c04c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c04e:	2300      	movs	r3, #0
 800c050:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d109      	bne.n	800c06c <xTimerGenericCommand+0x2c>
 800c058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c05c:	f383 8811 	msr	BASEPRI, r3
 800c060:	f3bf 8f6f 	isb	sy
 800c064:	f3bf 8f4f 	dsb	sy
 800c068:	623b      	str	r3, [r7, #32]
 800c06a:	e7fe      	b.n	800c06a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c06c:	4b19      	ldr	r3, [pc, #100]	; (800c0d4 <xTimerGenericCommand+0x94>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d02a      	beq.n	800c0ca <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	2b05      	cmp	r3, #5
 800c084:	dc18      	bgt.n	800c0b8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c086:	f7ff fdb9 	bl	800bbfc <xTaskGetSchedulerState>
 800c08a:	4603      	mov	r3, r0
 800c08c:	2b02      	cmp	r3, #2
 800c08e:	d109      	bne.n	800c0a4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c090:	4b10      	ldr	r3, [pc, #64]	; (800c0d4 <xTimerGenericCommand+0x94>)
 800c092:	6818      	ldr	r0, [r3, #0]
 800c094:	f107 0110 	add.w	r1, r7, #16
 800c098:	2300      	movs	r3, #0
 800c09a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c09c:	f7fe f996 	bl	800a3cc <xQueueGenericSend>
 800c0a0:	6278      	str	r0, [r7, #36]	; 0x24
 800c0a2:	e012      	b.n	800c0ca <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c0a4:	4b0b      	ldr	r3, [pc, #44]	; (800c0d4 <xTimerGenericCommand+0x94>)
 800c0a6:	6818      	ldr	r0, [r3, #0]
 800c0a8:	f107 0110 	add.w	r1, r7, #16
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	f7fe f98c 	bl	800a3cc <xQueueGenericSend>
 800c0b4:	6278      	str	r0, [r7, #36]	; 0x24
 800c0b6:	e008      	b.n	800c0ca <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c0b8:	4b06      	ldr	r3, [pc, #24]	; (800c0d4 <xTimerGenericCommand+0x94>)
 800c0ba:	6818      	ldr	r0, [r3, #0]
 800c0bc:	f107 0110 	add.w	r1, r7, #16
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	683a      	ldr	r2, [r7, #0]
 800c0c4:	f7fe fa7c 	bl	800a5c0 <xQueueGenericSendFromISR>
 800c0c8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c0ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3728      	adds	r7, #40	; 0x28
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}
 800c0d4:	20000e04 	.word	0x20000e04

0800c0d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b088      	sub	sp, #32
 800c0dc:	af02      	add	r7, sp, #8
 800c0de:	6078      	str	r0, [r7, #4]
 800c0e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0e2:	4b22      	ldr	r3, [pc, #136]	; (800c16c <prvProcessExpiredTimer+0x94>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	68db      	ldr	r3, [r3, #12]
 800c0e8:	68db      	ldr	r3, [r3, #12]
 800c0ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c0ec:	697b      	ldr	r3, [r7, #20]
 800c0ee:	3304      	adds	r3, #4
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f7fd ff4f 	bl	8009f94 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c0f6:	697b      	ldr	r3, [r7, #20]
 800c0f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c0fc:	f003 0304 	and.w	r3, r3, #4
 800c100:	2b00      	cmp	r3, #0
 800c102:	d021      	beq.n	800c148 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c104:	697b      	ldr	r3, [r7, #20]
 800c106:	699a      	ldr	r2, [r3, #24]
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	18d1      	adds	r1, r2, r3
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	683a      	ldr	r2, [r7, #0]
 800c110:	6978      	ldr	r0, [r7, #20]
 800c112:	f000 f8d1 	bl	800c2b8 <prvInsertTimerInActiveList>
 800c116:	4603      	mov	r3, r0
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d01e      	beq.n	800c15a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c11c:	2300      	movs	r3, #0
 800c11e:	9300      	str	r3, [sp, #0]
 800c120:	2300      	movs	r3, #0
 800c122:	687a      	ldr	r2, [r7, #4]
 800c124:	2100      	movs	r1, #0
 800c126:	6978      	ldr	r0, [r7, #20]
 800c128:	f7ff ff8a 	bl	800c040 <xTimerGenericCommand>
 800c12c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c12e:	693b      	ldr	r3, [r7, #16]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d112      	bne.n	800c15a <prvProcessExpiredTimer+0x82>
 800c134:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c138:	f383 8811 	msr	BASEPRI, r3
 800c13c:	f3bf 8f6f 	isb	sy
 800c140:	f3bf 8f4f 	dsb	sy
 800c144:	60fb      	str	r3, [r7, #12]
 800c146:	e7fe      	b.n	800c146 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c14e:	f023 0301 	bic.w	r3, r3, #1
 800c152:	b2da      	uxtb	r2, r3
 800c154:	697b      	ldr	r3, [r7, #20]
 800c156:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c15a:	697b      	ldr	r3, [r7, #20]
 800c15c:	6a1b      	ldr	r3, [r3, #32]
 800c15e:	6978      	ldr	r0, [r7, #20]
 800c160:	4798      	blx	r3
}
 800c162:	bf00      	nop
 800c164:	3718      	adds	r7, #24
 800c166:	46bd      	mov	sp, r7
 800c168:	bd80      	pop	{r7, pc}
 800c16a:	bf00      	nop
 800c16c:	20000dfc 	.word	0x20000dfc

0800c170 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c178:	f107 0308 	add.w	r3, r7, #8
 800c17c:	4618      	mov	r0, r3
 800c17e:	f000 f857 	bl	800c230 <prvGetNextExpireTime>
 800c182:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	4619      	mov	r1, r3
 800c188:	68f8      	ldr	r0, [r7, #12]
 800c18a:	f000 f803 	bl	800c194 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c18e:	f000 f8d5 	bl	800c33c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c192:	e7f1      	b.n	800c178 <prvTimerTask+0x8>

0800c194 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b084      	sub	sp, #16
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
 800c19c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c19e:	f7ff f939 	bl	800b414 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c1a2:	f107 0308 	add.w	r3, r7, #8
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	f000 f866 	bl	800c278 <prvSampleTimeNow>
 800c1ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d130      	bne.n	800c216 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d10a      	bne.n	800c1d0 <prvProcessTimerOrBlockTask+0x3c>
 800c1ba:	687a      	ldr	r2, [r7, #4]
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d806      	bhi.n	800c1d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c1c2:	f7ff f935 	bl	800b430 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c1c6:	68f9      	ldr	r1, [r7, #12]
 800c1c8:	6878      	ldr	r0, [r7, #4]
 800c1ca:	f7ff ff85 	bl	800c0d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c1ce:	e024      	b.n	800c21a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d008      	beq.n	800c1e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c1d6:	4b13      	ldr	r3, [pc, #76]	; (800c224 <prvProcessTimerOrBlockTask+0x90>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d101      	bne.n	800c1e4 <prvProcessTimerOrBlockTask+0x50>
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	e000      	b.n	800c1e6 <prvProcessTimerOrBlockTask+0x52>
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c1e8:	4b0f      	ldr	r3, [pc, #60]	; (800c228 <prvProcessTimerOrBlockTask+0x94>)
 800c1ea:	6818      	ldr	r0, [r3, #0]
 800c1ec:	687a      	ldr	r2, [r7, #4]
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	1ad3      	subs	r3, r2, r3
 800c1f2:	683a      	ldr	r2, [r7, #0]
 800c1f4:	4619      	mov	r1, r3
 800c1f6:	f7fe fe29 	bl	800ae4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c1fa:	f7ff f919 	bl	800b430 <xTaskResumeAll>
 800c1fe:	4603      	mov	r3, r0
 800c200:	2b00      	cmp	r3, #0
 800c202:	d10a      	bne.n	800c21a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c204:	4b09      	ldr	r3, [pc, #36]	; (800c22c <prvProcessTimerOrBlockTask+0x98>)
 800c206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c20a:	601a      	str	r2, [r3, #0]
 800c20c:	f3bf 8f4f 	dsb	sy
 800c210:	f3bf 8f6f 	isb	sy
}
 800c214:	e001      	b.n	800c21a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c216:	f7ff f90b 	bl	800b430 <xTaskResumeAll>
}
 800c21a:	bf00      	nop
 800c21c:	3710      	adds	r7, #16
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}
 800c222:	bf00      	nop
 800c224:	20000e00 	.word	0x20000e00
 800c228:	20000e04 	.word	0x20000e04
 800c22c:	e000ed04 	.word	0xe000ed04

0800c230 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c230:	b480      	push	{r7}
 800c232:	b085      	sub	sp, #20
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c238:	4b0e      	ldr	r3, [pc, #56]	; (800c274 <prvGetNextExpireTime+0x44>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d101      	bne.n	800c246 <prvGetNextExpireTime+0x16>
 800c242:	2201      	movs	r2, #1
 800c244:	e000      	b.n	800c248 <prvGetNextExpireTime+0x18>
 800c246:	2200      	movs	r2, #0
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d105      	bne.n	800c260 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c254:	4b07      	ldr	r3, [pc, #28]	; (800c274 <prvGetNextExpireTime+0x44>)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	68db      	ldr	r3, [r3, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	60fb      	str	r3, [r7, #12]
 800c25e:	e001      	b.n	800c264 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c260:	2300      	movs	r3, #0
 800c262:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c264:	68fb      	ldr	r3, [r7, #12]
}
 800c266:	4618      	mov	r0, r3
 800c268:	3714      	adds	r7, #20
 800c26a:	46bd      	mov	sp, r7
 800c26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c270:	4770      	bx	lr
 800c272:	bf00      	nop
 800c274:	20000dfc 	.word	0x20000dfc

0800c278 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b084      	sub	sp, #16
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c280:	f7ff f972 	bl	800b568 <xTaskGetTickCount>
 800c284:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c286:	4b0b      	ldr	r3, [pc, #44]	; (800c2b4 <prvSampleTimeNow+0x3c>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	68fa      	ldr	r2, [r7, #12]
 800c28c:	429a      	cmp	r2, r3
 800c28e:	d205      	bcs.n	800c29c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c290:	f000 f930 	bl	800c4f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2201      	movs	r2, #1
 800c298:	601a      	str	r2, [r3, #0]
 800c29a:	e002      	b.n	800c2a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2200      	movs	r2, #0
 800c2a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c2a2:	4a04      	ldr	r2, [pc, #16]	; (800c2b4 <prvSampleTimeNow+0x3c>)
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
}
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	3710      	adds	r7, #16
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	20000e0c 	.word	0x20000e0c

0800c2b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b086      	sub	sp, #24
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	60f8      	str	r0, [r7, #12]
 800c2c0:	60b9      	str	r1, [r7, #8]
 800c2c2:	607a      	str	r2, [r7, #4]
 800c2c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	68ba      	ldr	r2, [r7, #8]
 800c2ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	68fa      	ldr	r2, [r7, #12]
 800c2d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c2d6:	68ba      	ldr	r2, [r7, #8]
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d812      	bhi.n	800c304 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2de:	687a      	ldr	r2, [r7, #4]
 800c2e0:	683b      	ldr	r3, [r7, #0]
 800c2e2:	1ad2      	subs	r2, r2, r3
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	699b      	ldr	r3, [r3, #24]
 800c2e8:	429a      	cmp	r2, r3
 800c2ea:	d302      	bcc.n	800c2f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	617b      	str	r3, [r7, #20]
 800c2f0:	e01b      	b.n	800c32a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c2f2:	4b10      	ldr	r3, [pc, #64]	; (800c334 <prvInsertTimerInActiveList+0x7c>)
 800c2f4:	681a      	ldr	r2, [r3, #0]
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	3304      	adds	r3, #4
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	4610      	mov	r0, r2
 800c2fe:	f7fd fe10 	bl	8009f22 <vListInsert>
 800c302:	e012      	b.n	800c32a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c304:	687a      	ldr	r2, [r7, #4]
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	429a      	cmp	r2, r3
 800c30a:	d206      	bcs.n	800c31a <prvInsertTimerInActiveList+0x62>
 800c30c:	68ba      	ldr	r2, [r7, #8]
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	429a      	cmp	r2, r3
 800c312:	d302      	bcc.n	800c31a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c314:	2301      	movs	r3, #1
 800c316:	617b      	str	r3, [r7, #20]
 800c318:	e007      	b.n	800c32a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c31a:	4b07      	ldr	r3, [pc, #28]	; (800c338 <prvInsertTimerInActiveList+0x80>)
 800c31c:	681a      	ldr	r2, [r3, #0]
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	3304      	adds	r3, #4
 800c322:	4619      	mov	r1, r3
 800c324:	4610      	mov	r0, r2
 800c326:	f7fd fdfc 	bl	8009f22 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c32a:	697b      	ldr	r3, [r7, #20]
}
 800c32c:	4618      	mov	r0, r3
 800c32e:	3718      	adds	r7, #24
 800c330:	46bd      	mov	sp, r7
 800c332:	bd80      	pop	{r7, pc}
 800c334:	20000e00 	.word	0x20000e00
 800c338:	20000dfc 	.word	0x20000dfc

0800c33c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b08e      	sub	sp, #56	; 0x38
 800c340:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c342:	e0c6      	b.n	800c4d2 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2b00      	cmp	r3, #0
 800c348:	da17      	bge.n	800c37a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c34a:	1d3b      	adds	r3, r7, #4
 800c34c:	3304      	adds	r3, #4
 800c34e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c352:	2b00      	cmp	r3, #0
 800c354:	d109      	bne.n	800c36a <prvProcessReceivedCommands+0x2e>
 800c356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c35a:	f383 8811 	msr	BASEPRI, r3
 800c35e:	f3bf 8f6f 	isb	sy
 800c362:	f3bf 8f4f 	dsb	sy
 800c366:	61fb      	str	r3, [r7, #28]
 800c368:	e7fe      	b.n	800c368 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c36a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c370:	6850      	ldr	r0, [r2, #4]
 800c372:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c374:	6892      	ldr	r2, [r2, #8]
 800c376:	4611      	mov	r1, r2
 800c378:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	f2c0 80a7 	blt.w	800c4d0 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c388:	695b      	ldr	r3, [r3, #20]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d004      	beq.n	800c398 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c38e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c390:	3304      	adds	r3, #4
 800c392:	4618      	mov	r0, r3
 800c394:	f7fd fdfe 	bl	8009f94 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c398:	463b      	mov	r3, r7
 800c39a:	4618      	mov	r0, r3
 800c39c:	f7ff ff6c 	bl	800c278 <prvSampleTimeNow>
 800c3a0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	2b09      	cmp	r3, #9
 800c3a6:	f200 8094 	bhi.w	800c4d2 <prvProcessReceivedCommands+0x196>
 800c3aa:	a201      	add	r2, pc, #4	; (adr r2, 800c3b0 <prvProcessReceivedCommands+0x74>)
 800c3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3b0:	0800c3d9 	.word	0x0800c3d9
 800c3b4:	0800c3d9 	.word	0x0800c3d9
 800c3b8:	0800c3d9 	.word	0x0800c3d9
 800c3bc:	0800c44b 	.word	0x0800c44b
 800c3c0:	0800c45f 	.word	0x0800c45f
 800c3c4:	0800c4a7 	.word	0x0800c4a7
 800c3c8:	0800c3d9 	.word	0x0800c3d9
 800c3cc:	0800c3d9 	.word	0x0800c3d9
 800c3d0:	0800c44b 	.word	0x0800c44b
 800c3d4:	0800c45f 	.word	0x0800c45f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c3d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c3de:	f043 0301 	orr.w	r3, r3, #1
 800c3e2:	b2da      	uxtb	r2, r3
 800c3e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c3ea:	68ba      	ldr	r2, [r7, #8]
 800c3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ee:	699b      	ldr	r3, [r3, #24]
 800c3f0:	18d1      	adds	r1, r2, r3
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c3f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c3f8:	f7ff ff5e 	bl	800c2b8 <prvInsertTimerInActiveList>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d067      	beq.n	800c4d2 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c404:	6a1b      	ldr	r3, [r3, #32]
 800c406:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c408:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c40a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c40c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c410:	f003 0304 	and.w	r3, r3, #4
 800c414:	2b00      	cmp	r3, #0
 800c416:	d05c      	beq.n	800c4d2 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c418:	68ba      	ldr	r2, [r7, #8]
 800c41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c41c:	699b      	ldr	r3, [r3, #24]
 800c41e:	441a      	add	r2, r3
 800c420:	2300      	movs	r3, #0
 800c422:	9300      	str	r3, [sp, #0]
 800c424:	2300      	movs	r3, #0
 800c426:	2100      	movs	r1, #0
 800c428:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c42a:	f7ff fe09 	bl	800c040 <xTimerGenericCommand>
 800c42e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c430:	6a3b      	ldr	r3, [r7, #32]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d14d      	bne.n	800c4d2 <prvProcessReceivedCommands+0x196>
 800c436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c43a:	f383 8811 	msr	BASEPRI, r3
 800c43e:	f3bf 8f6f 	isb	sy
 800c442:	f3bf 8f4f 	dsb	sy
 800c446:	61bb      	str	r3, [r7, #24]
 800c448:	e7fe      	b.n	800c448 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c44a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c44c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c450:	f023 0301 	bic.w	r3, r3, #1
 800c454:	b2da      	uxtb	r2, r3
 800c456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c458:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c45c:	e039      	b.n	800c4d2 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c460:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c464:	f043 0301 	orr.w	r3, r3, #1
 800c468:	b2da      	uxtb	r2, r3
 800c46a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c46c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c470:	68ba      	ldr	r2, [r7, #8]
 800c472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c474:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c478:	699b      	ldr	r3, [r3, #24]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d109      	bne.n	800c492 <prvProcessReceivedCommands+0x156>
 800c47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c482:	f383 8811 	msr	BASEPRI, r3
 800c486:	f3bf 8f6f 	isb	sy
 800c48a:	f3bf 8f4f 	dsb	sy
 800c48e:	617b      	str	r3, [r7, #20]
 800c490:	e7fe      	b.n	800c490 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c494:	699a      	ldr	r2, [r3, #24]
 800c496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c498:	18d1      	adds	r1, r2, r3
 800c49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c49c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c49e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c4a0:	f7ff ff0a 	bl	800c2b8 <prvInsertTimerInActiveList>
					break;
 800c4a4:	e015      	b.n	800c4d2 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c4a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c4ac:	f003 0302 	and.w	r3, r3, #2
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d103      	bne.n	800c4bc <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 800c4b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c4b6:	f000 fbc5 	bl	800cc44 <vPortFree>
 800c4ba:	e00a      	b.n	800c4d2 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c4bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c4c2:	f023 0301 	bic.w	r3, r3, #1
 800c4c6:	b2da      	uxtb	r2, r3
 800c4c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c4ce:	e000      	b.n	800c4d2 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c4d0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c4d2:	4b07      	ldr	r3, [pc, #28]	; (800c4f0 <prvProcessReceivedCommands+0x1b4>)
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	1d39      	adds	r1, r7, #4
 800c4d8:	2200      	movs	r2, #0
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7fe f904 	bl	800a6e8 <xQueueReceive>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	f47f af2e 	bne.w	800c344 <prvProcessReceivedCommands+0x8>
	}
}
 800c4e8:	bf00      	nop
 800c4ea:	3730      	adds	r7, #48	; 0x30
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}
 800c4f0:	20000e04 	.word	0x20000e04

0800c4f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b088      	sub	sp, #32
 800c4f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c4fa:	e047      	b.n	800c58c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c4fc:	4b2d      	ldr	r3, [pc, #180]	; (800c5b4 <prvSwitchTimerLists+0xc0>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	68db      	ldr	r3, [r3, #12]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c506:	4b2b      	ldr	r3, [pc, #172]	; (800c5b4 <prvSwitchTimerLists+0xc0>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	68db      	ldr	r3, [r3, #12]
 800c50c:	68db      	ldr	r3, [r3, #12]
 800c50e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	3304      	adds	r3, #4
 800c514:	4618      	mov	r0, r3
 800c516:	f7fd fd3d 	bl	8009f94 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	6a1b      	ldr	r3, [r3, #32]
 800c51e:	68f8      	ldr	r0, [r7, #12]
 800c520:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c528:	f003 0304 	and.w	r3, r3, #4
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d02d      	beq.n	800c58c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	699b      	ldr	r3, [r3, #24]
 800c534:	693a      	ldr	r2, [r7, #16]
 800c536:	4413      	add	r3, r2
 800c538:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c53a:	68ba      	ldr	r2, [r7, #8]
 800c53c:	693b      	ldr	r3, [r7, #16]
 800c53e:	429a      	cmp	r2, r3
 800c540:	d90e      	bls.n	800c560 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	68ba      	ldr	r2, [r7, #8]
 800c546:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	68fa      	ldr	r2, [r7, #12]
 800c54c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c54e:	4b19      	ldr	r3, [pc, #100]	; (800c5b4 <prvSwitchTimerLists+0xc0>)
 800c550:	681a      	ldr	r2, [r3, #0]
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	3304      	adds	r3, #4
 800c556:	4619      	mov	r1, r3
 800c558:	4610      	mov	r0, r2
 800c55a:	f7fd fce2 	bl	8009f22 <vListInsert>
 800c55e:	e015      	b.n	800c58c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c560:	2300      	movs	r3, #0
 800c562:	9300      	str	r3, [sp, #0]
 800c564:	2300      	movs	r3, #0
 800c566:	693a      	ldr	r2, [r7, #16]
 800c568:	2100      	movs	r1, #0
 800c56a:	68f8      	ldr	r0, [r7, #12]
 800c56c:	f7ff fd68 	bl	800c040 <xTimerGenericCommand>
 800c570:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d109      	bne.n	800c58c <prvSwitchTimerLists+0x98>
 800c578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c57c:	f383 8811 	msr	BASEPRI, r3
 800c580:	f3bf 8f6f 	isb	sy
 800c584:	f3bf 8f4f 	dsb	sy
 800c588:	603b      	str	r3, [r7, #0]
 800c58a:	e7fe      	b.n	800c58a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c58c:	4b09      	ldr	r3, [pc, #36]	; (800c5b4 <prvSwitchTimerLists+0xc0>)
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d1b2      	bne.n	800c4fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c596:	4b07      	ldr	r3, [pc, #28]	; (800c5b4 <prvSwitchTimerLists+0xc0>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c59c:	4b06      	ldr	r3, [pc, #24]	; (800c5b8 <prvSwitchTimerLists+0xc4>)
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	4a04      	ldr	r2, [pc, #16]	; (800c5b4 <prvSwitchTimerLists+0xc0>)
 800c5a2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c5a4:	4a04      	ldr	r2, [pc, #16]	; (800c5b8 <prvSwitchTimerLists+0xc4>)
 800c5a6:	697b      	ldr	r3, [r7, #20]
 800c5a8:	6013      	str	r3, [r2, #0]
}
 800c5aa:	bf00      	nop
 800c5ac:	3718      	adds	r7, #24
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	bd80      	pop	{r7, pc}
 800c5b2:	bf00      	nop
 800c5b4:	20000dfc 	.word	0x20000dfc
 800c5b8:	20000e00 	.word	0x20000e00

0800c5bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b082      	sub	sp, #8
 800c5c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c5c2:	f000 f963 	bl	800c88c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c5c6:	4b15      	ldr	r3, [pc, #84]	; (800c61c <prvCheckForValidListAndQueue+0x60>)
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d120      	bne.n	800c610 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c5ce:	4814      	ldr	r0, [pc, #80]	; (800c620 <prvCheckForValidListAndQueue+0x64>)
 800c5d0:	f7fd fc56 	bl	8009e80 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c5d4:	4813      	ldr	r0, [pc, #76]	; (800c624 <prvCheckForValidListAndQueue+0x68>)
 800c5d6:	f7fd fc53 	bl	8009e80 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c5da:	4b13      	ldr	r3, [pc, #76]	; (800c628 <prvCheckForValidListAndQueue+0x6c>)
 800c5dc:	4a10      	ldr	r2, [pc, #64]	; (800c620 <prvCheckForValidListAndQueue+0x64>)
 800c5de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c5e0:	4b12      	ldr	r3, [pc, #72]	; (800c62c <prvCheckForValidListAndQueue+0x70>)
 800c5e2:	4a10      	ldr	r2, [pc, #64]	; (800c624 <prvCheckForValidListAndQueue+0x68>)
 800c5e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	9300      	str	r3, [sp, #0]
 800c5ea:	4b11      	ldr	r3, [pc, #68]	; (800c630 <prvCheckForValidListAndQueue+0x74>)
 800c5ec:	4a11      	ldr	r2, [pc, #68]	; (800c634 <prvCheckForValidListAndQueue+0x78>)
 800c5ee:	2110      	movs	r1, #16
 800c5f0:	200a      	movs	r0, #10
 800c5f2:	f7fd fd61 	bl	800a0b8 <xQueueGenericCreateStatic>
 800c5f6:	4602      	mov	r2, r0
 800c5f8:	4b08      	ldr	r3, [pc, #32]	; (800c61c <prvCheckForValidListAndQueue+0x60>)
 800c5fa:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c5fc:	4b07      	ldr	r3, [pc, #28]	; (800c61c <prvCheckForValidListAndQueue+0x60>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d005      	beq.n	800c610 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c604:	4b05      	ldr	r3, [pc, #20]	; (800c61c <prvCheckForValidListAndQueue+0x60>)
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	490b      	ldr	r1, [pc, #44]	; (800c638 <prvCheckForValidListAndQueue+0x7c>)
 800c60a:	4618      	mov	r0, r3
 800c60c:	f7fe fbf6 	bl	800adfc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c610:	f000 f96a 	bl	800c8e8 <vPortExitCritical>
}
 800c614:	bf00      	nop
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}
 800c61a:	bf00      	nop
 800c61c:	20000e04 	.word	0x20000e04
 800c620:	20000dd4 	.word	0x20000dd4
 800c624:	20000de8 	.word	0x20000de8
 800c628:	20000dfc 	.word	0x20000dfc
 800c62c:	20000e00 	.word	0x20000e00
 800c630:	20000eb0 	.word	0x20000eb0
 800c634:	20000e10 	.word	0x20000e10
 800c638:	0800e348 	.word	0x0800e348

0800c63c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c63c:	b480      	push	{r7}
 800c63e:	b085      	sub	sp, #20
 800c640:	af00      	add	r7, sp, #0
 800c642:	60f8      	str	r0, [r7, #12]
 800c644:	60b9      	str	r1, [r7, #8]
 800c646:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	3b04      	subs	r3, #4
 800c64c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c654:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	3b04      	subs	r3, #4
 800c65a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	f023 0201 	bic.w	r2, r3, #1
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	3b04      	subs	r3, #4
 800c66a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c66c:	4a0c      	ldr	r2, [pc, #48]	; (800c6a0 <pxPortInitialiseStack+0x64>)
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	3b14      	subs	r3, #20
 800c676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c678:	687a      	ldr	r2, [r7, #4]
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	3b04      	subs	r3, #4
 800c682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	f06f 0202 	mvn.w	r2, #2
 800c68a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	3b20      	subs	r3, #32
 800c690:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c692:	68fb      	ldr	r3, [r7, #12]
}
 800c694:	4618      	mov	r0, r3
 800c696:	3714      	adds	r7, #20
 800c698:	46bd      	mov	sp, r7
 800c69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69e:	4770      	bx	lr
 800c6a0:	0800c6a5 	.word	0x0800c6a5

0800c6a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c6a4:	b480      	push	{r7}
 800c6a6:	b085      	sub	sp, #20
 800c6a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c6ae:	4b11      	ldr	r3, [pc, #68]	; (800c6f4 <prvTaskExitError+0x50>)
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6b6:	d009      	beq.n	800c6cc <prvTaskExitError+0x28>
 800c6b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6bc:	f383 8811 	msr	BASEPRI, r3
 800c6c0:	f3bf 8f6f 	isb	sy
 800c6c4:	f3bf 8f4f 	dsb	sy
 800c6c8:	60fb      	str	r3, [r7, #12]
 800c6ca:	e7fe      	b.n	800c6ca <prvTaskExitError+0x26>
 800c6cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d0:	f383 8811 	msr	BASEPRI, r3
 800c6d4:	f3bf 8f6f 	isb	sy
 800c6d8:	f3bf 8f4f 	dsb	sy
 800c6dc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c6de:	bf00      	nop
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d0fc      	beq.n	800c6e0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c6e6:	bf00      	nop
 800c6e8:	3714      	adds	r7, #20
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f0:	4770      	bx	lr
 800c6f2:	bf00      	nop
 800c6f4:	2000011c 	.word	0x2000011c
	...

0800c700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c700:	4b07      	ldr	r3, [pc, #28]	; (800c720 <pxCurrentTCBConst2>)
 800c702:	6819      	ldr	r1, [r3, #0]
 800c704:	6808      	ldr	r0, [r1, #0]
 800c706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c70a:	f380 8809 	msr	PSP, r0
 800c70e:	f3bf 8f6f 	isb	sy
 800c712:	f04f 0000 	mov.w	r0, #0
 800c716:	f380 8811 	msr	BASEPRI, r0
 800c71a:	4770      	bx	lr
 800c71c:	f3af 8000 	nop.w

0800c720 <pxCurrentTCBConst2>:
 800c720:	200008d4 	.word	0x200008d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c724:	bf00      	nop
 800c726:	bf00      	nop

0800c728 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c728:	4808      	ldr	r0, [pc, #32]	; (800c74c <prvPortStartFirstTask+0x24>)
 800c72a:	6800      	ldr	r0, [r0, #0]
 800c72c:	6800      	ldr	r0, [r0, #0]
 800c72e:	f380 8808 	msr	MSP, r0
 800c732:	f04f 0000 	mov.w	r0, #0
 800c736:	f380 8814 	msr	CONTROL, r0
 800c73a:	b662      	cpsie	i
 800c73c:	b661      	cpsie	f
 800c73e:	f3bf 8f4f 	dsb	sy
 800c742:	f3bf 8f6f 	isb	sy
 800c746:	df00      	svc	0
 800c748:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c74a:	bf00      	nop
 800c74c:	e000ed08 	.word	0xe000ed08

0800c750 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b086      	sub	sp, #24
 800c754:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c756:	4b44      	ldr	r3, [pc, #272]	; (800c868 <xPortStartScheduler+0x118>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	4a44      	ldr	r2, [pc, #272]	; (800c86c <xPortStartScheduler+0x11c>)
 800c75c:	4293      	cmp	r3, r2
 800c75e:	d109      	bne.n	800c774 <xPortStartScheduler+0x24>
 800c760:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c764:	f383 8811 	msr	BASEPRI, r3
 800c768:	f3bf 8f6f 	isb	sy
 800c76c:	f3bf 8f4f 	dsb	sy
 800c770:	613b      	str	r3, [r7, #16]
 800c772:	e7fe      	b.n	800c772 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c774:	4b3c      	ldr	r3, [pc, #240]	; (800c868 <xPortStartScheduler+0x118>)
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	4a3d      	ldr	r2, [pc, #244]	; (800c870 <xPortStartScheduler+0x120>)
 800c77a:	4293      	cmp	r3, r2
 800c77c:	d109      	bne.n	800c792 <xPortStartScheduler+0x42>
 800c77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c782:	f383 8811 	msr	BASEPRI, r3
 800c786:	f3bf 8f6f 	isb	sy
 800c78a:	f3bf 8f4f 	dsb	sy
 800c78e:	60fb      	str	r3, [r7, #12]
 800c790:	e7fe      	b.n	800c790 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c792:	4b38      	ldr	r3, [pc, #224]	; (800c874 <xPortStartScheduler+0x124>)
 800c794:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	781b      	ldrb	r3, [r3, #0]
 800c79a:	b2db      	uxtb	r3, r3
 800c79c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c79e:	697b      	ldr	r3, [r7, #20]
 800c7a0:	22ff      	movs	r2, #255	; 0xff
 800c7a2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	b2db      	uxtb	r3, r3
 800c7aa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c7ac:	78fb      	ldrb	r3, [r7, #3]
 800c7ae:	b2db      	uxtb	r3, r3
 800c7b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c7b4:	b2da      	uxtb	r2, r3
 800c7b6:	4b30      	ldr	r3, [pc, #192]	; (800c878 <xPortStartScheduler+0x128>)
 800c7b8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c7ba:	4b30      	ldr	r3, [pc, #192]	; (800c87c <xPortStartScheduler+0x12c>)
 800c7bc:	2207      	movs	r2, #7
 800c7be:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c7c0:	e009      	b.n	800c7d6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800c7c2:	4b2e      	ldr	r3, [pc, #184]	; (800c87c <xPortStartScheduler+0x12c>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	3b01      	subs	r3, #1
 800c7c8:	4a2c      	ldr	r2, [pc, #176]	; (800c87c <xPortStartScheduler+0x12c>)
 800c7ca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c7cc:	78fb      	ldrb	r3, [r7, #3]
 800c7ce:	b2db      	uxtb	r3, r3
 800c7d0:	005b      	lsls	r3, r3, #1
 800c7d2:	b2db      	uxtb	r3, r3
 800c7d4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c7d6:	78fb      	ldrb	r3, [r7, #3]
 800c7d8:	b2db      	uxtb	r3, r3
 800c7da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7de:	2b80      	cmp	r3, #128	; 0x80
 800c7e0:	d0ef      	beq.n	800c7c2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c7e2:	4b26      	ldr	r3, [pc, #152]	; (800c87c <xPortStartScheduler+0x12c>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	f1c3 0307 	rsb	r3, r3, #7
 800c7ea:	2b04      	cmp	r3, #4
 800c7ec:	d009      	beq.n	800c802 <xPortStartScheduler+0xb2>
 800c7ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7f2:	f383 8811 	msr	BASEPRI, r3
 800c7f6:	f3bf 8f6f 	isb	sy
 800c7fa:	f3bf 8f4f 	dsb	sy
 800c7fe:	60bb      	str	r3, [r7, #8]
 800c800:	e7fe      	b.n	800c800 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c802:	4b1e      	ldr	r3, [pc, #120]	; (800c87c <xPortStartScheduler+0x12c>)
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	021b      	lsls	r3, r3, #8
 800c808:	4a1c      	ldr	r2, [pc, #112]	; (800c87c <xPortStartScheduler+0x12c>)
 800c80a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c80c:	4b1b      	ldr	r3, [pc, #108]	; (800c87c <xPortStartScheduler+0x12c>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c814:	4a19      	ldr	r2, [pc, #100]	; (800c87c <xPortStartScheduler+0x12c>)
 800c816:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	b2da      	uxtb	r2, r3
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c820:	4b17      	ldr	r3, [pc, #92]	; (800c880 <xPortStartScheduler+0x130>)
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4a16      	ldr	r2, [pc, #88]	; (800c880 <xPortStartScheduler+0x130>)
 800c826:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c82a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c82c:	4b14      	ldr	r3, [pc, #80]	; (800c880 <xPortStartScheduler+0x130>)
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	4a13      	ldr	r2, [pc, #76]	; (800c880 <xPortStartScheduler+0x130>)
 800c832:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c836:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c838:	f000 f8d6 	bl	800c9e8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c83c:	4b11      	ldr	r3, [pc, #68]	; (800c884 <xPortStartScheduler+0x134>)
 800c83e:	2200      	movs	r2, #0
 800c840:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c842:	f000 f8f5 	bl	800ca30 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c846:	4b10      	ldr	r3, [pc, #64]	; (800c888 <xPortStartScheduler+0x138>)
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	4a0f      	ldr	r2, [pc, #60]	; (800c888 <xPortStartScheduler+0x138>)
 800c84c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c850:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c852:	f7ff ff69 	bl	800c728 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c856:	f7fe ff61 	bl	800b71c <vTaskSwitchContext>
	prvTaskExitError();
 800c85a:	f7ff ff23 	bl	800c6a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c85e:	2300      	movs	r3, #0
}
 800c860:	4618      	mov	r0, r3
 800c862:	3718      	adds	r7, #24
 800c864:	46bd      	mov	sp, r7
 800c866:	bd80      	pop	{r7, pc}
 800c868:	e000ed00 	.word	0xe000ed00
 800c86c:	410fc271 	.word	0x410fc271
 800c870:	410fc270 	.word	0x410fc270
 800c874:	e000e400 	.word	0xe000e400
 800c878:	20000f00 	.word	0x20000f00
 800c87c:	20000f04 	.word	0x20000f04
 800c880:	e000ed20 	.word	0xe000ed20
 800c884:	2000011c 	.word	0x2000011c
 800c888:	e000ef34 	.word	0xe000ef34

0800c88c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c88c:	b480      	push	{r7}
 800c88e:	b083      	sub	sp, #12
 800c890:	af00      	add	r7, sp, #0
 800c892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c896:	f383 8811 	msr	BASEPRI, r3
 800c89a:	f3bf 8f6f 	isb	sy
 800c89e:	f3bf 8f4f 	dsb	sy
 800c8a2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c8a4:	4b0e      	ldr	r3, [pc, #56]	; (800c8e0 <vPortEnterCritical+0x54>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	3301      	adds	r3, #1
 800c8aa:	4a0d      	ldr	r2, [pc, #52]	; (800c8e0 <vPortEnterCritical+0x54>)
 800c8ac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c8ae:	4b0c      	ldr	r3, [pc, #48]	; (800c8e0 <vPortEnterCritical+0x54>)
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	2b01      	cmp	r3, #1
 800c8b4:	d10e      	bne.n	800c8d4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c8b6:	4b0b      	ldr	r3, [pc, #44]	; (800c8e4 <vPortEnterCritical+0x58>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	b2db      	uxtb	r3, r3
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d009      	beq.n	800c8d4 <vPortEnterCritical+0x48>
 800c8c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8c4:	f383 8811 	msr	BASEPRI, r3
 800c8c8:	f3bf 8f6f 	isb	sy
 800c8cc:	f3bf 8f4f 	dsb	sy
 800c8d0:	603b      	str	r3, [r7, #0]
 800c8d2:	e7fe      	b.n	800c8d2 <vPortEnterCritical+0x46>
	}
}
 800c8d4:	bf00      	nop
 800c8d6:	370c      	adds	r7, #12
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr
 800c8e0:	2000011c 	.word	0x2000011c
 800c8e4:	e000ed04 	.word	0xe000ed04

0800c8e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b083      	sub	sp, #12
 800c8ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c8ee:	4b11      	ldr	r3, [pc, #68]	; (800c934 <vPortExitCritical+0x4c>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d109      	bne.n	800c90a <vPortExitCritical+0x22>
 800c8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8fa:	f383 8811 	msr	BASEPRI, r3
 800c8fe:	f3bf 8f6f 	isb	sy
 800c902:	f3bf 8f4f 	dsb	sy
 800c906:	607b      	str	r3, [r7, #4]
 800c908:	e7fe      	b.n	800c908 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800c90a:	4b0a      	ldr	r3, [pc, #40]	; (800c934 <vPortExitCritical+0x4c>)
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	3b01      	subs	r3, #1
 800c910:	4a08      	ldr	r2, [pc, #32]	; (800c934 <vPortExitCritical+0x4c>)
 800c912:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c914:	4b07      	ldr	r3, [pc, #28]	; (800c934 <vPortExitCritical+0x4c>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d104      	bne.n	800c926 <vPortExitCritical+0x3e>
 800c91c:	2300      	movs	r3, #0
 800c91e:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c926:	bf00      	nop
 800c928:	370c      	adds	r7, #12
 800c92a:	46bd      	mov	sp, r7
 800c92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c930:	4770      	bx	lr
 800c932:	bf00      	nop
 800c934:	2000011c 	.word	0x2000011c
	...

0800c940 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c940:	f3ef 8009 	mrs	r0, PSP
 800c944:	f3bf 8f6f 	isb	sy
 800c948:	4b15      	ldr	r3, [pc, #84]	; (800c9a0 <pxCurrentTCBConst>)
 800c94a:	681a      	ldr	r2, [r3, #0]
 800c94c:	f01e 0f10 	tst.w	lr, #16
 800c950:	bf08      	it	eq
 800c952:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c956:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c95a:	6010      	str	r0, [r2, #0]
 800c95c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c960:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c964:	f380 8811 	msr	BASEPRI, r0
 800c968:	f3bf 8f4f 	dsb	sy
 800c96c:	f3bf 8f6f 	isb	sy
 800c970:	f7fe fed4 	bl	800b71c <vTaskSwitchContext>
 800c974:	f04f 0000 	mov.w	r0, #0
 800c978:	f380 8811 	msr	BASEPRI, r0
 800c97c:	bc09      	pop	{r0, r3}
 800c97e:	6819      	ldr	r1, [r3, #0]
 800c980:	6808      	ldr	r0, [r1, #0]
 800c982:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c986:	f01e 0f10 	tst.w	lr, #16
 800c98a:	bf08      	it	eq
 800c98c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c990:	f380 8809 	msr	PSP, r0
 800c994:	f3bf 8f6f 	isb	sy
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop
 800c99c:	f3af 8000 	nop.w

0800c9a0 <pxCurrentTCBConst>:
 800c9a0:	200008d4 	.word	0x200008d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c9a4:	bf00      	nop
 800c9a6:	bf00      	nop

0800c9a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b082      	sub	sp, #8
 800c9ac:	af00      	add	r7, sp, #0
	__asm volatile
 800c9ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9b2:	f383 8811 	msr	BASEPRI, r3
 800c9b6:	f3bf 8f6f 	isb	sy
 800c9ba:	f3bf 8f4f 	dsb	sy
 800c9be:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c9c0:	f7fe fdf4 	bl	800b5ac <xTaskIncrementTick>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d003      	beq.n	800c9d2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c9ca:	4b06      	ldr	r3, [pc, #24]	; (800c9e4 <SysTick_Handler+0x3c>)
 800c9cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9d0:	601a      	str	r2, [r3, #0]
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c9dc:	bf00      	nop
 800c9de:	3708      	adds	r7, #8
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bd80      	pop	{r7, pc}
 800c9e4:	e000ed04 	.word	0xe000ed04

0800c9e8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c9e8:	b480      	push	{r7}
 800c9ea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c9ec:	4b0b      	ldr	r3, [pc, #44]	; (800ca1c <vPortSetupTimerInterrupt+0x34>)
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c9f2:	4b0b      	ldr	r3, [pc, #44]	; (800ca20 <vPortSetupTimerInterrupt+0x38>)
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c9f8:	4b0a      	ldr	r3, [pc, #40]	; (800ca24 <vPortSetupTimerInterrupt+0x3c>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	4a0a      	ldr	r2, [pc, #40]	; (800ca28 <vPortSetupTimerInterrupt+0x40>)
 800c9fe:	fba2 2303 	umull	r2, r3, r2, r3
 800ca02:	099b      	lsrs	r3, r3, #6
 800ca04:	4a09      	ldr	r2, [pc, #36]	; (800ca2c <vPortSetupTimerInterrupt+0x44>)
 800ca06:	3b01      	subs	r3, #1
 800ca08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ca0a:	4b04      	ldr	r3, [pc, #16]	; (800ca1c <vPortSetupTimerInterrupt+0x34>)
 800ca0c:	2207      	movs	r2, #7
 800ca0e:	601a      	str	r2, [r3, #0]
}
 800ca10:	bf00      	nop
 800ca12:	46bd      	mov	sp, r7
 800ca14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca18:	4770      	bx	lr
 800ca1a:	bf00      	nop
 800ca1c:	e000e010 	.word	0xe000e010
 800ca20:	e000e018 	.word	0xe000e018
 800ca24:	20000000 	.word	0x20000000
 800ca28:	10624dd3 	.word	0x10624dd3
 800ca2c:	e000e014 	.word	0xe000e014

0800ca30 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ca30:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ca40 <vPortEnableVFP+0x10>
 800ca34:	6801      	ldr	r1, [r0, #0]
 800ca36:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ca3a:	6001      	str	r1, [r0, #0]
 800ca3c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ca3e:	bf00      	nop
 800ca40:	e000ed88 	.word	0xe000ed88

0800ca44 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ca44:	b480      	push	{r7}
 800ca46:	b085      	sub	sp, #20
 800ca48:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ca4a:	f3ef 8305 	mrs	r3, IPSR
 800ca4e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	2b0f      	cmp	r3, #15
 800ca54:	d913      	bls.n	800ca7e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ca56:	4a16      	ldr	r2, [pc, #88]	; (800cab0 <vPortValidateInterruptPriority+0x6c>)
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	4413      	add	r3, r2
 800ca5c:	781b      	ldrb	r3, [r3, #0]
 800ca5e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ca60:	4b14      	ldr	r3, [pc, #80]	; (800cab4 <vPortValidateInterruptPriority+0x70>)
 800ca62:	781b      	ldrb	r3, [r3, #0]
 800ca64:	7afa      	ldrb	r2, [r7, #11]
 800ca66:	429a      	cmp	r2, r3
 800ca68:	d209      	bcs.n	800ca7e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800ca6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca6e:	f383 8811 	msr	BASEPRI, r3
 800ca72:	f3bf 8f6f 	isb	sy
 800ca76:	f3bf 8f4f 	dsb	sy
 800ca7a:	607b      	str	r3, [r7, #4]
 800ca7c:	e7fe      	b.n	800ca7c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ca7e:	4b0e      	ldr	r3, [pc, #56]	; (800cab8 <vPortValidateInterruptPriority+0x74>)
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ca86:	4b0d      	ldr	r3, [pc, #52]	; (800cabc <vPortValidateInterruptPriority+0x78>)
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	429a      	cmp	r2, r3
 800ca8c:	d909      	bls.n	800caa2 <vPortValidateInterruptPriority+0x5e>
 800ca8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca92:	f383 8811 	msr	BASEPRI, r3
 800ca96:	f3bf 8f6f 	isb	sy
 800ca9a:	f3bf 8f4f 	dsb	sy
 800ca9e:	603b      	str	r3, [r7, #0]
 800caa0:	e7fe      	b.n	800caa0 <vPortValidateInterruptPriority+0x5c>
	}
 800caa2:	bf00      	nop
 800caa4:	3714      	adds	r7, #20
 800caa6:	46bd      	mov	sp, r7
 800caa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caac:	4770      	bx	lr
 800caae:	bf00      	nop
 800cab0:	e000e3f0 	.word	0xe000e3f0
 800cab4:	20000f00 	.word	0x20000f00
 800cab8:	e000ed0c 	.word	0xe000ed0c
 800cabc:	20000f04 	.word	0x20000f04

0800cac0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b08a      	sub	sp, #40	; 0x28
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cac8:	2300      	movs	r3, #0
 800caca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cacc:	f7fe fca2 	bl	800b414 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cad0:	4b57      	ldr	r3, [pc, #348]	; (800cc30 <pvPortMalloc+0x170>)
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d101      	bne.n	800cadc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cad8:	f000 f90c 	bl	800ccf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cadc:	4b55      	ldr	r3, [pc, #340]	; (800cc34 <pvPortMalloc+0x174>)
 800cade:	681a      	ldr	r2, [r3, #0]
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	4013      	ands	r3, r2
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	f040 808c 	bne.w	800cc02 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d01c      	beq.n	800cb2a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800caf0:	2208      	movs	r2, #8
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	4413      	add	r3, r2
 800caf6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	f003 0307 	and.w	r3, r3, #7
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d013      	beq.n	800cb2a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f023 0307 	bic.w	r3, r3, #7
 800cb08:	3308      	adds	r3, #8
 800cb0a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	f003 0307 	and.w	r3, r3, #7
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d009      	beq.n	800cb2a <pvPortMalloc+0x6a>
 800cb16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb1a:	f383 8811 	msr	BASEPRI, r3
 800cb1e:	f3bf 8f6f 	isb	sy
 800cb22:	f3bf 8f4f 	dsb	sy
 800cb26:	617b      	str	r3, [r7, #20]
 800cb28:	e7fe      	b.n	800cb28 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d068      	beq.n	800cc02 <pvPortMalloc+0x142>
 800cb30:	4b41      	ldr	r3, [pc, #260]	; (800cc38 <pvPortMalloc+0x178>)
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	687a      	ldr	r2, [r7, #4]
 800cb36:	429a      	cmp	r2, r3
 800cb38:	d863      	bhi.n	800cc02 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cb3a:	4b40      	ldr	r3, [pc, #256]	; (800cc3c <pvPortMalloc+0x17c>)
 800cb3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cb3e:	4b3f      	ldr	r3, [pc, #252]	; (800cc3c <pvPortMalloc+0x17c>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cb44:	e004      	b.n	800cb50 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800cb46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cb4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cb50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb52:	685b      	ldr	r3, [r3, #4]
 800cb54:	687a      	ldr	r2, [r7, #4]
 800cb56:	429a      	cmp	r2, r3
 800cb58:	d903      	bls.n	800cb62 <pvPortMalloc+0xa2>
 800cb5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d1f1      	bne.n	800cb46 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cb62:	4b33      	ldr	r3, [pc, #204]	; (800cc30 <pvPortMalloc+0x170>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb68:	429a      	cmp	r2, r3
 800cb6a:	d04a      	beq.n	800cc02 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cb6c:	6a3b      	ldr	r3, [r7, #32]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	2208      	movs	r2, #8
 800cb72:	4413      	add	r3, r2
 800cb74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cb76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb78:	681a      	ldr	r2, [r3, #0]
 800cb7a:	6a3b      	ldr	r3, [r7, #32]
 800cb7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cb7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb80:	685a      	ldr	r2, [r3, #4]
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	1ad2      	subs	r2, r2, r3
 800cb86:	2308      	movs	r3, #8
 800cb88:	005b      	lsls	r3, r3, #1
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d91e      	bls.n	800cbcc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cb8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	4413      	add	r3, r2
 800cb94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb96:	69bb      	ldr	r3, [r7, #24]
 800cb98:	f003 0307 	and.w	r3, r3, #7
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d009      	beq.n	800cbb4 <pvPortMalloc+0xf4>
 800cba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cba4:	f383 8811 	msr	BASEPRI, r3
 800cba8:	f3bf 8f6f 	isb	sy
 800cbac:	f3bf 8f4f 	dsb	sy
 800cbb0:	613b      	str	r3, [r7, #16]
 800cbb2:	e7fe      	b.n	800cbb2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbb6:	685a      	ldr	r2, [r3, #4]
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	1ad2      	subs	r2, r2, r3
 800cbbc:	69bb      	ldr	r3, [r7, #24]
 800cbbe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cbc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbc2:	687a      	ldr	r2, [r7, #4]
 800cbc4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cbc6:	69b8      	ldr	r0, [r7, #24]
 800cbc8:	f000 f8f6 	bl	800cdb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cbcc:	4b1a      	ldr	r3, [pc, #104]	; (800cc38 <pvPortMalloc+0x178>)
 800cbce:	681a      	ldr	r2, [r3, #0]
 800cbd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbd2:	685b      	ldr	r3, [r3, #4]
 800cbd4:	1ad3      	subs	r3, r2, r3
 800cbd6:	4a18      	ldr	r2, [pc, #96]	; (800cc38 <pvPortMalloc+0x178>)
 800cbd8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cbda:	4b17      	ldr	r3, [pc, #92]	; (800cc38 <pvPortMalloc+0x178>)
 800cbdc:	681a      	ldr	r2, [r3, #0]
 800cbde:	4b18      	ldr	r3, [pc, #96]	; (800cc40 <pvPortMalloc+0x180>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	429a      	cmp	r2, r3
 800cbe4:	d203      	bcs.n	800cbee <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cbe6:	4b14      	ldr	r3, [pc, #80]	; (800cc38 <pvPortMalloc+0x178>)
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	4a15      	ldr	r2, [pc, #84]	; (800cc40 <pvPortMalloc+0x180>)
 800cbec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cbee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbf0:	685a      	ldr	r2, [r3, #4]
 800cbf2:	4b10      	ldr	r3, [pc, #64]	; (800cc34 <pvPortMalloc+0x174>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	431a      	orrs	r2, r3
 800cbf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbfa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbfe:	2200      	movs	r2, #0
 800cc00:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cc02:	f7fe fc15 	bl	800b430 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cc06:	69fb      	ldr	r3, [r7, #28]
 800cc08:	f003 0307 	and.w	r3, r3, #7
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d009      	beq.n	800cc24 <pvPortMalloc+0x164>
 800cc10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc14:	f383 8811 	msr	BASEPRI, r3
 800cc18:	f3bf 8f6f 	isb	sy
 800cc1c:	f3bf 8f4f 	dsb	sy
 800cc20:	60fb      	str	r3, [r7, #12]
 800cc22:	e7fe      	b.n	800cc22 <pvPortMalloc+0x162>
	return pvReturn;
 800cc24:	69fb      	ldr	r3, [r7, #28]
}
 800cc26:	4618      	mov	r0, r3
 800cc28:	3728      	adds	r7, #40	; 0x28
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	bd80      	pop	{r7, pc}
 800cc2e:	bf00      	nop
 800cc30:	20001ac8 	.word	0x20001ac8
 800cc34:	20001ad4 	.word	0x20001ad4
 800cc38:	20001acc 	.word	0x20001acc
 800cc3c:	20001ac0 	.word	0x20001ac0
 800cc40:	20001ad0 	.word	0x20001ad0

0800cc44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b086      	sub	sp, #24
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d046      	beq.n	800cce4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cc56:	2308      	movs	r3, #8
 800cc58:	425b      	negs	r3, r3
 800cc5a:	697a      	ldr	r2, [r7, #20]
 800cc5c:	4413      	add	r3, r2
 800cc5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cc60:	697b      	ldr	r3, [r7, #20]
 800cc62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	685a      	ldr	r2, [r3, #4]
 800cc68:	4b20      	ldr	r3, [pc, #128]	; (800ccec <vPortFree+0xa8>)
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4013      	ands	r3, r2
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d109      	bne.n	800cc86 <vPortFree+0x42>
 800cc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc76:	f383 8811 	msr	BASEPRI, r3
 800cc7a:	f3bf 8f6f 	isb	sy
 800cc7e:	f3bf 8f4f 	dsb	sy
 800cc82:	60fb      	str	r3, [r7, #12]
 800cc84:	e7fe      	b.n	800cc84 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d009      	beq.n	800cca2 <vPortFree+0x5e>
 800cc8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc92:	f383 8811 	msr	BASEPRI, r3
 800cc96:	f3bf 8f6f 	isb	sy
 800cc9a:	f3bf 8f4f 	dsb	sy
 800cc9e:	60bb      	str	r3, [r7, #8]
 800cca0:	e7fe      	b.n	800cca0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cca2:	693b      	ldr	r3, [r7, #16]
 800cca4:	685a      	ldr	r2, [r3, #4]
 800cca6:	4b11      	ldr	r3, [pc, #68]	; (800ccec <vPortFree+0xa8>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	4013      	ands	r3, r2
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d019      	beq.n	800cce4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d115      	bne.n	800cce4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	685a      	ldr	r2, [r3, #4]
 800ccbc:	4b0b      	ldr	r3, [pc, #44]	; (800ccec <vPortFree+0xa8>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	43db      	mvns	r3, r3
 800ccc2:	401a      	ands	r2, r3
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ccc8:	f7fe fba4 	bl	800b414 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	685a      	ldr	r2, [r3, #4]
 800ccd0:	4b07      	ldr	r3, [pc, #28]	; (800ccf0 <vPortFree+0xac>)
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	4413      	add	r3, r2
 800ccd6:	4a06      	ldr	r2, [pc, #24]	; (800ccf0 <vPortFree+0xac>)
 800ccd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ccda:	6938      	ldr	r0, [r7, #16]
 800ccdc:	f000 f86c 	bl	800cdb8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800cce0:	f7fe fba6 	bl	800b430 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cce4:	bf00      	nop
 800cce6:	3718      	adds	r7, #24
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}
 800ccec:	20001ad4 	.word	0x20001ad4
 800ccf0:	20001acc 	.word	0x20001acc

0800ccf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ccf4:	b480      	push	{r7}
 800ccf6:	b085      	sub	sp, #20
 800ccf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ccfa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800ccfe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cd00:	4b27      	ldr	r3, [pc, #156]	; (800cda0 <prvHeapInit+0xac>)
 800cd02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	f003 0307 	and.w	r3, r3, #7
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d00c      	beq.n	800cd28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	3307      	adds	r3, #7
 800cd12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	f023 0307 	bic.w	r3, r3, #7
 800cd1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cd1c:	68ba      	ldr	r2, [r7, #8]
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	1ad3      	subs	r3, r2, r3
 800cd22:	4a1f      	ldr	r2, [pc, #124]	; (800cda0 <prvHeapInit+0xac>)
 800cd24:	4413      	add	r3, r2
 800cd26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cd2c:	4a1d      	ldr	r2, [pc, #116]	; (800cda4 <prvHeapInit+0xb0>)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cd32:	4b1c      	ldr	r3, [pc, #112]	; (800cda4 <prvHeapInit+0xb0>)
 800cd34:	2200      	movs	r2, #0
 800cd36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	68ba      	ldr	r2, [r7, #8]
 800cd3c:	4413      	add	r3, r2
 800cd3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cd40:	2208      	movs	r2, #8
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	1a9b      	subs	r3, r3, r2
 800cd46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	f023 0307 	bic.w	r3, r3, #7
 800cd4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	4a15      	ldr	r2, [pc, #84]	; (800cda8 <prvHeapInit+0xb4>)
 800cd54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cd56:	4b14      	ldr	r3, [pc, #80]	; (800cda8 <prvHeapInit+0xb4>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cd5e:	4b12      	ldr	r3, [pc, #72]	; (800cda8 <prvHeapInit+0xb4>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	2200      	movs	r2, #0
 800cd64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	68fa      	ldr	r2, [r7, #12]
 800cd6e:	1ad2      	subs	r2, r2, r3
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cd74:	4b0c      	ldr	r3, [pc, #48]	; (800cda8 <prvHeapInit+0xb4>)
 800cd76:	681a      	ldr	r2, [r3, #0]
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	685b      	ldr	r3, [r3, #4]
 800cd80:	4a0a      	ldr	r2, [pc, #40]	; (800cdac <prvHeapInit+0xb8>)
 800cd82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	685b      	ldr	r3, [r3, #4]
 800cd88:	4a09      	ldr	r2, [pc, #36]	; (800cdb0 <prvHeapInit+0xbc>)
 800cd8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cd8c:	4b09      	ldr	r3, [pc, #36]	; (800cdb4 <prvHeapInit+0xc0>)
 800cd8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cd92:	601a      	str	r2, [r3, #0]
}
 800cd94:	bf00      	nop
 800cd96:	3714      	adds	r7, #20
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9e:	4770      	bx	lr
 800cda0:	20000f08 	.word	0x20000f08
 800cda4:	20001ac0 	.word	0x20001ac0
 800cda8:	20001ac8 	.word	0x20001ac8
 800cdac:	20001ad0 	.word	0x20001ad0
 800cdb0:	20001acc 	.word	0x20001acc
 800cdb4:	20001ad4 	.word	0x20001ad4

0800cdb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cdb8:	b480      	push	{r7}
 800cdba:	b085      	sub	sp, #20
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cdc0:	4b28      	ldr	r3, [pc, #160]	; (800ce64 <prvInsertBlockIntoFreeList+0xac>)
 800cdc2:	60fb      	str	r3, [r7, #12]
 800cdc4:	e002      	b.n	800cdcc <prvInsertBlockIntoFreeList+0x14>
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	60fb      	str	r3, [r7, #12]
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	687a      	ldr	r2, [r7, #4]
 800cdd2:	429a      	cmp	r2, r3
 800cdd4:	d8f7      	bhi.n	800cdc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	685b      	ldr	r3, [r3, #4]
 800cdde:	68ba      	ldr	r2, [r7, #8]
 800cde0:	4413      	add	r3, r2
 800cde2:	687a      	ldr	r2, [r7, #4]
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d108      	bne.n	800cdfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	685a      	ldr	r2, [r3, #4]
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	685b      	ldr	r3, [r3, #4]
 800cdf0:	441a      	add	r2, r3
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	685b      	ldr	r3, [r3, #4]
 800ce02:	68ba      	ldr	r2, [r7, #8]
 800ce04:	441a      	add	r2, r3
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	d118      	bne.n	800ce40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	681a      	ldr	r2, [r3, #0]
 800ce12:	4b15      	ldr	r3, [pc, #84]	; (800ce68 <prvInsertBlockIntoFreeList+0xb0>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	429a      	cmp	r2, r3
 800ce18:	d00d      	beq.n	800ce36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	685a      	ldr	r2, [r3, #4]
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	685b      	ldr	r3, [r3, #4]
 800ce24:	441a      	add	r2, r3
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	681a      	ldr	r2, [r3, #0]
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	601a      	str	r2, [r3, #0]
 800ce34:	e008      	b.n	800ce48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ce36:	4b0c      	ldr	r3, [pc, #48]	; (800ce68 <prvInsertBlockIntoFreeList+0xb0>)
 800ce38:	681a      	ldr	r2, [r3, #0]
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	601a      	str	r2, [r3, #0]
 800ce3e:	e003      	b.n	800ce48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	681a      	ldr	r2, [r3, #0]
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ce48:	68fa      	ldr	r2, [r7, #12]
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	429a      	cmp	r2, r3
 800ce4e:	d002      	beq.n	800ce56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	687a      	ldr	r2, [r7, #4]
 800ce54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ce56:	bf00      	nop
 800ce58:	3714      	adds	r7, #20
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce60:	4770      	bx	lr
 800ce62:	bf00      	nop
 800ce64:	20001ac0 	.word	0x20001ac0
 800ce68:	20001ac8 	.word	0x20001ac8

0800ce6c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ce70:	2200      	movs	r2, #0
 800ce72:	4912      	ldr	r1, [pc, #72]	; (800cebc <MX_USB_DEVICE_Init+0x50>)
 800ce74:	4812      	ldr	r0, [pc, #72]	; (800cec0 <MX_USB_DEVICE_Init+0x54>)
 800ce76:	f7fb faa5 	bl	80083c4 <USBD_Init>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d001      	beq.n	800ce84 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ce80:	f7f4 f84a 	bl	8000f18 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ce84:	490f      	ldr	r1, [pc, #60]	; (800cec4 <MX_USB_DEVICE_Init+0x58>)
 800ce86:	480e      	ldr	r0, [pc, #56]	; (800cec0 <MX_USB_DEVICE_Init+0x54>)
 800ce88:	f7fb fac7 	bl	800841a <USBD_RegisterClass>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d001      	beq.n	800ce96 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ce92:	f7f4 f841 	bl	8000f18 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ce96:	490c      	ldr	r1, [pc, #48]	; (800cec8 <MX_USB_DEVICE_Init+0x5c>)
 800ce98:	4809      	ldr	r0, [pc, #36]	; (800cec0 <MX_USB_DEVICE_Init+0x54>)
 800ce9a:	f7fb f9f5 	bl	8008288 <USBD_CDC_RegisterInterface>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d001      	beq.n	800cea8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cea4:	f7f4 f838 	bl	8000f18 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cea8:	4805      	ldr	r0, [pc, #20]	; (800cec0 <MX_USB_DEVICE_Init+0x54>)
 800ceaa:	f7fb fad0 	bl	800844e <USBD_Start>
 800ceae:	4603      	mov	r3, r0
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d001      	beq.n	800ceb8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ceb4:	f7f4 f830 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ceb8:	bf00      	nop
 800ceba:	bd80      	pop	{r7, pc}
 800cebc:	20000130 	.word	0x20000130
 800cec0:	2000a144 	.word	0x2000a144
 800cec4:	20000018 	.word	0x20000018
 800cec8:	20000120 	.word	0x20000120

0800cecc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ced0:	2200      	movs	r2, #0
 800ced2:	4905      	ldr	r1, [pc, #20]	; (800cee8 <CDC_Init_FS+0x1c>)
 800ced4:	4805      	ldr	r0, [pc, #20]	; (800ceec <CDC_Init_FS+0x20>)
 800ced6:	f7fb f9ee 	bl	80082b6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ceda:	4905      	ldr	r1, [pc, #20]	; (800cef0 <CDC_Init_FS+0x24>)
 800cedc:	4803      	ldr	r0, [pc, #12]	; (800ceec <CDC_Init_FS+0x20>)
 800cede:	f7fb fa04 	bl	80082ea <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800cee2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	bd80      	pop	{r7, pc}
 800cee8:	2000a7f0 	.word	0x2000a7f0
 800ceec:	2000a144 	.word	0x2000a144
 800cef0:	2000a408 	.word	0x2000a408

0800cef4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800cef4:	b480      	push	{r7}
 800cef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cef8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cefa:	4618      	mov	r0, r3
 800cefc:	46bd      	mov	sp, r7
 800cefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf02:	4770      	bx	lr

0800cf04 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cf04:	b480      	push	{r7}
 800cf06:	b083      	sub	sp, #12
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	6039      	str	r1, [r7, #0]
 800cf0e:	71fb      	strb	r3, [r7, #7]
 800cf10:	4613      	mov	r3, r2
 800cf12:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800cf14:	79fb      	ldrb	r3, [r7, #7]
 800cf16:	2b23      	cmp	r3, #35	; 0x23
 800cf18:	d84a      	bhi.n	800cfb0 <CDC_Control_FS+0xac>
 800cf1a:	a201      	add	r2, pc, #4	; (adr r2, 800cf20 <CDC_Control_FS+0x1c>)
 800cf1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf20:	0800cfb1 	.word	0x0800cfb1
 800cf24:	0800cfb1 	.word	0x0800cfb1
 800cf28:	0800cfb1 	.word	0x0800cfb1
 800cf2c:	0800cfb1 	.word	0x0800cfb1
 800cf30:	0800cfb1 	.word	0x0800cfb1
 800cf34:	0800cfb1 	.word	0x0800cfb1
 800cf38:	0800cfb1 	.word	0x0800cfb1
 800cf3c:	0800cfb1 	.word	0x0800cfb1
 800cf40:	0800cfb1 	.word	0x0800cfb1
 800cf44:	0800cfb1 	.word	0x0800cfb1
 800cf48:	0800cfb1 	.word	0x0800cfb1
 800cf4c:	0800cfb1 	.word	0x0800cfb1
 800cf50:	0800cfb1 	.word	0x0800cfb1
 800cf54:	0800cfb1 	.word	0x0800cfb1
 800cf58:	0800cfb1 	.word	0x0800cfb1
 800cf5c:	0800cfb1 	.word	0x0800cfb1
 800cf60:	0800cfb1 	.word	0x0800cfb1
 800cf64:	0800cfb1 	.word	0x0800cfb1
 800cf68:	0800cfb1 	.word	0x0800cfb1
 800cf6c:	0800cfb1 	.word	0x0800cfb1
 800cf70:	0800cfb1 	.word	0x0800cfb1
 800cf74:	0800cfb1 	.word	0x0800cfb1
 800cf78:	0800cfb1 	.word	0x0800cfb1
 800cf7c:	0800cfb1 	.word	0x0800cfb1
 800cf80:	0800cfb1 	.word	0x0800cfb1
 800cf84:	0800cfb1 	.word	0x0800cfb1
 800cf88:	0800cfb1 	.word	0x0800cfb1
 800cf8c:	0800cfb1 	.word	0x0800cfb1
 800cf90:	0800cfb1 	.word	0x0800cfb1
 800cf94:	0800cfb1 	.word	0x0800cfb1
 800cf98:	0800cfb1 	.word	0x0800cfb1
 800cf9c:	0800cfb1 	.word	0x0800cfb1
 800cfa0:	0800cfb1 	.word	0x0800cfb1
 800cfa4:	0800cfb1 	.word	0x0800cfb1
 800cfa8:	0800cfb1 	.word	0x0800cfb1
 800cfac:	0800cfb1 	.word	0x0800cfb1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cfb0:	bf00      	nop
  }

  return (USBD_OK);
 800cfb2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	370c      	adds	r7, #12
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbe:	4770      	bx	lr

0800cfc0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b082      	sub	sp, #8
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
 800cfc8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cfca:	6879      	ldr	r1, [r7, #4]
 800cfcc:	4805      	ldr	r0, [pc, #20]	; (800cfe4 <CDC_Receive_FS+0x24>)
 800cfce:	f7fb f98c 	bl	80082ea <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cfd2:	4804      	ldr	r0, [pc, #16]	; (800cfe4 <CDC_Receive_FS+0x24>)
 800cfd4:	f7fb f9cc 	bl	8008370 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800cfd8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cfda:	4618      	mov	r0, r3
 800cfdc:	3708      	adds	r7, #8
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bd80      	pop	{r7, pc}
 800cfe2:	bf00      	nop
 800cfe4:	2000a144 	.word	0x2000a144

0800cfe8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b084      	sub	sp, #16
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
 800cff0:	460b      	mov	r3, r1
 800cff2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800cff4:	2300      	movs	r3, #0
 800cff6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cff8:	4b0d      	ldr	r3, [pc, #52]	; (800d030 <CDC_Transmit_FS+0x48>)
 800cffa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cffe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d000:	68bb      	ldr	r3, [r7, #8]
 800d002:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d006:	2b00      	cmp	r3, #0
 800d008:	d001      	beq.n	800d00e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d00a:	2301      	movs	r3, #1
 800d00c:	e00b      	b.n	800d026 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d00e:	887b      	ldrh	r3, [r7, #2]
 800d010:	461a      	mov	r2, r3
 800d012:	6879      	ldr	r1, [r7, #4]
 800d014:	4806      	ldr	r0, [pc, #24]	; (800d030 <CDC_Transmit_FS+0x48>)
 800d016:	f7fb f94e 	bl	80082b6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d01a:	4805      	ldr	r0, [pc, #20]	; (800d030 <CDC_Transmit_FS+0x48>)
 800d01c:	f7fb f979 	bl	8008312 <USBD_CDC_TransmitPacket>
 800d020:	4603      	mov	r3, r0
 800d022:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d024:	7bfb      	ldrb	r3, [r7, #15]
}
 800d026:	4618      	mov	r0, r3
 800d028:	3710      	adds	r7, #16
 800d02a:	46bd      	mov	sp, r7
 800d02c:	bd80      	pop	{r7, pc}
 800d02e:	bf00      	nop
 800d030:	2000a144 	.word	0x2000a144

0800d034 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d034:	b480      	push	{r7}
 800d036:	b083      	sub	sp, #12
 800d038:	af00      	add	r7, sp, #0
 800d03a:	4603      	mov	r3, r0
 800d03c:	6039      	str	r1, [r7, #0]
 800d03e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	2212      	movs	r2, #18
 800d044:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d046:	4b03      	ldr	r3, [pc, #12]	; (800d054 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d048:	4618      	mov	r0, r3
 800d04a:	370c      	adds	r7, #12
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr
 800d054:	20000150 	.word	0x20000150

0800d058 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d058:	b480      	push	{r7}
 800d05a:	b083      	sub	sp, #12
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	4603      	mov	r3, r0
 800d060:	6039      	str	r1, [r7, #0]
 800d062:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	2204      	movs	r2, #4
 800d068:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d06a:	4b03      	ldr	r3, [pc, #12]	; (800d078 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d06c:	4618      	mov	r0, r3
 800d06e:	370c      	adds	r7, #12
 800d070:	46bd      	mov	sp, r7
 800d072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d076:	4770      	bx	lr
 800d078:	20000170 	.word	0x20000170

0800d07c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b082      	sub	sp, #8
 800d080:	af00      	add	r7, sp, #0
 800d082:	4603      	mov	r3, r0
 800d084:	6039      	str	r1, [r7, #0]
 800d086:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d088:	79fb      	ldrb	r3, [r7, #7]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d105      	bne.n	800d09a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d08e:	683a      	ldr	r2, [r7, #0]
 800d090:	4907      	ldr	r1, [pc, #28]	; (800d0b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800d092:	4808      	ldr	r0, [pc, #32]	; (800d0b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800d094:	f7fc f976 	bl	8009384 <USBD_GetString>
 800d098:	e004      	b.n	800d0a4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d09a:	683a      	ldr	r2, [r7, #0]
 800d09c:	4904      	ldr	r1, [pc, #16]	; (800d0b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800d09e:	4805      	ldr	r0, [pc, #20]	; (800d0b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800d0a0:	f7fc f970 	bl	8009384 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d0a4:	4b02      	ldr	r3, [pc, #8]	; (800d0b0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3708      	adds	r7, #8
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}
 800d0ae:	bf00      	nop
 800d0b0:	2000abd8 	.word	0x2000abd8
 800d0b4:	0800e350 	.word	0x0800e350

0800d0b8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b082      	sub	sp, #8
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	4603      	mov	r3, r0
 800d0c0:	6039      	str	r1, [r7, #0]
 800d0c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d0c4:	683a      	ldr	r2, [r7, #0]
 800d0c6:	4904      	ldr	r1, [pc, #16]	; (800d0d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d0c8:	4804      	ldr	r0, [pc, #16]	; (800d0dc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d0ca:	f7fc f95b 	bl	8009384 <USBD_GetString>
  return USBD_StrDesc;
 800d0ce:	4b02      	ldr	r3, [pc, #8]	; (800d0d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	3708      	adds	r7, #8
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}
 800d0d8:	2000abd8 	.word	0x2000abd8
 800d0dc:	0800e368 	.word	0x0800e368

0800d0e0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b082      	sub	sp, #8
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	6039      	str	r1, [r7, #0]
 800d0ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	221a      	movs	r2, #26
 800d0f0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d0f2:	f000 f855 	bl	800d1a0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d0f6:	4b02      	ldr	r3, [pc, #8]	; (800d100 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	3708      	adds	r7, #8
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	bd80      	pop	{r7, pc}
 800d100:	20000174 	.word	0x20000174

0800d104 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b082      	sub	sp, #8
 800d108:	af00      	add	r7, sp, #0
 800d10a:	4603      	mov	r3, r0
 800d10c:	6039      	str	r1, [r7, #0]
 800d10e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d110:	79fb      	ldrb	r3, [r7, #7]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d105      	bne.n	800d122 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d116:	683a      	ldr	r2, [r7, #0]
 800d118:	4907      	ldr	r1, [pc, #28]	; (800d138 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d11a:	4808      	ldr	r0, [pc, #32]	; (800d13c <USBD_FS_ConfigStrDescriptor+0x38>)
 800d11c:	f7fc f932 	bl	8009384 <USBD_GetString>
 800d120:	e004      	b.n	800d12c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d122:	683a      	ldr	r2, [r7, #0]
 800d124:	4904      	ldr	r1, [pc, #16]	; (800d138 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d126:	4805      	ldr	r0, [pc, #20]	; (800d13c <USBD_FS_ConfigStrDescriptor+0x38>)
 800d128:	f7fc f92c 	bl	8009384 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d12c:	4b02      	ldr	r3, [pc, #8]	; (800d138 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d12e:	4618      	mov	r0, r3
 800d130:	3708      	adds	r7, #8
 800d132:	46bd      	mov	sp, r7
 800d134:	bd80      	pop	{r7, pc}
 800d136:	bf00      	nop
 800d138:	2000abd8 	.word	0x2000abd8
 800d13c:	0800e37c 	.word	0x0800e37c

0800d140 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b082      	sub	sp, #8
 800d144:	af00      	add	r7, sp, #0
 800d146:	4603      	mov	r3, r0
 800d148:	6039      	str	r1, [r7, #0]
 800d14a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d14c:	79fb      	ldrb	r3, [r7, #7]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d105      	bne.n	800d15e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d152:	683a      	ldr	r2, [r7, #0]
 800d154:	4907      	ldr	r1, [pc, #28]	; (800d174 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d156:	4808      	ldr	r0, [pc, #32]	; (800d178 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d158:	f7fc f914 	bl	8009384 <USBD_GetString>
 800d15c:	e004      	b.n	800d168 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d15e:	683a      	ldr	r2, [r7, #0]
 800d160:	4904      	ldr	r1, [pc, #16]	; (800d174 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d162:	4805      	ldr	r0, [pc, #20]	; (800d178 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d164:	f7fc f90e 	bl	8009384 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d168:	4b02      	ldr	r3, [pc, #8]	; (800d174 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d16a:	4618      	mov	r0, r3
 800d16c:	3708      	adds	r7, #8
 800d16e:	46bd      	mov	sp, r7
 800d170:	bd80      	pop	{r7, pc}
 800d172:	bf00      	nop
 800d174:	2000abd8 	.word	0x2000abd8
 800d178:	0800e388 	.word	0x0800e388

0800d17c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d17c:	b480      	push	{r7}
 800d17e:	b083      	sub	sp, #12
 800d180:	af00      	add	r7, sp, #0
 800d182:	4603      	mov	r3, r0
 800d184:	6039      	str	r1, [r7, #0]
 800d186:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	220c      	movs	r2, #12
 800d18c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d18e:	4b03      	ldr	r3, [pc, #12]	; (800d19c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d190:	4618      	mov	r0, r3
 800d192:	370c      	adds	r7, #12
 800d194:	46bd      	mov	sp, r7
 800d196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19a:	4770      	bx	lr
 800d19c:	20000164 	.word	0x20000164

0800d1a0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b084      	sub	sp, #16
 800d1a4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d1a6:	4b0f      	ldr	r3, [pc, #60]	; (800d1e4 <Get_SerialNum+0x44>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d1ac:	4b0e      	ldr	r3, [pc, #56]	; (800d1e8 <Get_SerialNum+0x48>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d1b2:	4b0e      	ldr	r3, [pc, #56]	; (800d1ec <Get_SerialNum+0x4c>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d1b8:	68fa      	ldr	r2, [r7, #12]
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	4413      	add	r3, r2
 800d1be:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d009      	beq.n	800d1da <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d1c6:	2208      	movs	r2, #8
 800d1c8:	4909      	ldr	r1, [pc, #36]	; (800d1f0 <Get_SerialNum+0x50>)
 800d1ca:	68f8      	ldr	r0, [r7, #12]
 800d1cc:	f000 f814 	bl	800d1f8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d1d0:	2204      	movs	r2, #4
 800d1d2:	4908      	ldr	r1, [pc, #32]	; (800d1f4 <Get_SerialNum+0x54>)
 800d1d4:	68b8      	ldr	r0, [r7, #8]
 800d1d6:	f000 f80f 	bl	800d1f8 <IntToUnicode>
  }
}
 800d1da:	bf00      	nop
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}
 800d1e2:	bf00      	nop
 800d1e4:	1fff7590 	.word	0x1fff7590
 800d1e8:	1fff7594 	.word	0x1fff7594
 800d1ec:	1fff7598 	.word	0x1fff7598
 800d1f0:	20000176 	.word	0x20000176
 800d1f4:	20000186 	.word	0x20000186

0800d1f8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	b087      	sub	sp, #28
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	60f8      	str	r0, [r7, #12]
 800d200:	60b9      	str	r1, [r7, #8]
 800d202:	4613      	mov	r3, r2
 800d204:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d206:	2300      	movs	r3, #0
 800d208:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d20a:	2300      	movs	r3, #0
 800d20c:	75fb      	strb	r3, [r7, #23]
 800d20e:	e027      	b.n	800d260 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	0f1b      	lsrs	r3, r3, #28
 800d214:	2b09      	cmp	r3, #9
 800d216:	d80b      	bhi.n	800d230 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	0f1b      	lsrs	r3, r3, #28
 800d21c:	b2da      	uxtb	r2, r3
 800d21e:	7dfb      	ldrb	r3, [r7, #23]
 800d220:	005b      	lsls	r3, r3, #1
 800d222:	4619      	mov	r1, r3
 800d224:	68bb      	ldr	r3, [r7, #8]
 800d226:	440b      	add	r3, r1
 800d228:	3230      	adds	r2, #48	; 0x30
 800d22a:	b2d2      	uxtb	r2, r2
 800d22c:	701a      	strb	r2, [r3, #0]
 800d22e:	e00a      	b.n	800d246 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	0f1b      	lsrs	r3, r3, #28
 800d234:	b2da      	uxtb	r2, r3
 800d236:	7dfb      	ldrb	r3, [r7, #23]
 800d238:	005b      	lsls	r3, r3, #1
 800d23a:	4619      	mov	r1, r3
 800d23c:	68bb      	ldr	r3, [r7, #8]
 800d23e:	440b      	add	r3, r1
 800d240:	3237      	adds	r2, #55	; 0x37
 800d242:	b2d2      	uxtb	r2, r2
 800d244:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	011b      	lsls	r3, r3, #4
 800d24a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d24c:	7dfb      	ldrb	r3, [r7, #23]
 800d24e:	005b      	lsls	r3, r3, #1
 800d250:	3301      	adds	r3, #1
 800d252:	68ba      	ldr	r2, [r7, #8]
 800d254:	4413      	add	r3, r2
 800d256:	2200      	movs	r2, #0
 800d258:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d25a:	7dfb      	ldrb	r3, [r7, #23]
 800d25c:	3301      	adds	r3, #1
 800d25e:	75fb      	strb	r3, [r7, #23]
 800d260:	7dfa      	ldrb	r2, [r7, #23]
 800d262:	79fb      	ldrb	r3, [r7, #7]
 800d264:	429a      	cmp	r2, r3
 800d266:	d3d3      	bcc.n	800d210 <IntToUnicode+0x18>
  }
}
 800d268:	bf00      	nop
 800d26a:	371c      	adds	r7, #28
 800d26c:	46bd      	mov	sp, r7
 800d26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d272:	4770      	bx	lr

0800d274 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b084      	sub	sp, #16
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	4a0d      	ldr	r2, [pc, #52]	; (800d2b8 <HAL_PCD_MspInit+0x44>)
 800d282:	4293      	cmp	r3, r2
 800d284:	d113      	bne.n	800d2ae <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d286:	4b0d      	ldr	r3, [pc, #52]	; (800d2bc <HAL_PCD_MspInit+0x48>)
 800d288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d28a:	4a0c      	ldr	r2, [pc, #48]	; (800d2bc <HAL_PCD_MspInit+0x48>)
 800d28c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d290:	6593      	str	r3, [r2, #88]	; 0x58
 800d292:	4b0a      	ldr	r3, [pc, #40]	; (800d2bc <HAL_PCD_MspInit+0x48>)
 800d294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d296:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d29a:	60fb      	str	r3, [r7, #12]
 800d29c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 5, 0);
 800d29e:	2200      	movs	r2, #0
 800d2a0:	2105      	movs	r1, #5
 800d2a2:	2043      	movs	r0, #67	; 0x43
 800d2a4:	f7f5 fa44 	bl	8002730 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800d2a8:	2043      	movs	r0, #67	; 0x43
 800d2aa:	f7f5 fa5d 	bl	8002768 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d2ae:	bf00      	nop
 800d2b0:	3710      	adds	r7, #16
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}
 800d2b6:	bf00      	nop
 800d2b8:	40006800 	.word	0x40006800
 800d2bc:	40021000 	.word	0x40021000

0800d2c0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b082      	sub	sp, #8
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800d2d4:	4619      	mov	r1, r3
 800d2d6:	4610      	mov	r0, r2
 800d2d8:	f7fb f902 	bl	80084e0 <USBD_LL_SetupStage>
}
 800d2dc:	bf00      	nop
 800d2de:	3708      	adds	r7, #8
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	bd80      	pop	{r7, pc}

0800d2e4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b082      	sub	sp, #8
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
 800d2ec:	460b      	mov	r3, r1
 800d2ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 800d2f6:	78fb      	ldrb	r3, [r7, #3]
 800d2f8:	687a      	ldr	r2, [r7, #4]
 800d2fa:	015b      	lsls	r3, r3, #5
 800d2fc:	4413      	add	r3, r2
 800d2fe:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800d302:	681a      	ldr	r2, [r3, #0]
 800d304:	78fb      	ldrb	r3, [r7, #3]
 800d306:	4619      	mov	r1, r3
 800d308:	f7fb f935 	bl	8008576 <USBD_LL_DataOutStage>
}
 800d30c:	bf00      	nop
 800d30e:	3708      	adds	r7, #8
 800d310:	46bd      	mov	sp, r7
 800d312:	bd80      	pop	{r7, pc}

0800d314 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d314:	b580      	push	{r7, lr}
 800d316:	b082      	sub	sp, #8
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
 800d31c:	460b      	mov	r3, r1
 800d31e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 800d326:	78fb      	ldrb	r3, [r7, #3]
 800d328:	687a      	ldr	r2, [r7, #4]
 800d32a:	015b      	lsls	r3, r3, #5
 800d32c:	4413      	add	r3, r2
 800d32e:	333c      	adds	r3, #60	; 0x3c
 800d330:	681a      	ldr	r2, [r3, #0]
 800d332:	78fb      	ldrb	r3, [r7, #3]
 800d334:	4619      	mov	r1, r3
 800d336:	f7fb f98f 	bl	8008658 <USBD_LL_DataInStage>
}
 800d33a:	bf00      	nop
 800d33c:	3708      	adds	r7, #8
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}

0800d342 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d342:	b580      	push	{r7, lr}
 800d344:	b082      	sub	sp, #8
 800d346:	af00      	add	r7, sp, #0
 800d348:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d350:	4618      	mov	r0, r3
 800d352:	f7fb faa2 	bl	800889a <USBD_LL_SOF>
}
 800d356:	bf00      	nop
 800d358:	3708      	adds	r7, #8
 800d35a:	46bd      	mov	sp, r7
 800d35c:	bd80      	pop	{r7, pc}

0800d35e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800d35e:	b580      	push	{r7, lr}
 800d360:	b084      	sub	sp, #16
 800d362:	af00      	add	r7, sp, #0
 800d364:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d366:	2301      	movs	r3, #1
 800d368:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	689b      	ldr	r3, [r3, #8]
 800d36e:	2b02      	cmp	r3, #2
 800d370:	d001      	beq.n	800d376 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d372:	f7f3 fdd1 	bl	8000f18 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d37c:	7bfa      	ldrb	r2, [r7, #15]
 800d37e:	4611      	mov	r1, r2
 800d380:	4618      	mov	r0, r3
 800d382:	f7fb fa4f 	bl	8008824 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d38c:	4618      	mov	r0, r3
 800d38e:	f7fb fa08 	bl	80087a2 <USBD_LL_Reset>
}
 800d392:	bf00      	nop
 800d394:	3710      	adds	r7, #16
 800d396:	46bd      	mov	sp, r7
 800d398:	bd80      	pop	{r7, pc}
	...

0800d39c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b082      	sub	sp, #8
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	f7fb fa4a 	bl	8008844 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	699b      	ldr	r3, [r3, #24]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d005      	beq.n	800d3c4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d3b8:	4b04      	ldr	r3, [pc, #16]	; (800d3cc <HAL_PCD_SuspendCallback+0x30>)
 800d3ba:	691b      	ldr	r3, [r3, #16]
 800d3bc:	4a03      	ldr	r2, [pc, #12]	; (800d3cc <HAL_PCD_SuspendCallback+0x30>)
 800d3be:	f043 0306 	orr.w	r3, r3, #6
 800d3c2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d3c4:	bf00      	nop
 800d3c6:	3708      	adds	r7, #8
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}
 800d3cc:	e000ed00 	.word	0xe000ed00

0800d3d0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b082      	sub	sp, #8
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	699b      	ldr	r3, [r3, #24]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d007      	beq.n	800d3f0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d3e0:	4b08      	ldr	r3, [pc, #32]	; (800d404 <HAL_PCD_ResumeCallback+0x34>)
 800d3e2:	691b      	ldr	r3, [r3, #16]
 800d3e4:	4a07      	ldr	r2, [pc, #28]	; (800d404 <HAL_PCD_ResumeCallback+0x34>)
 800d3e6:	f023 0306 	bic.w	r3, r3, #6
 800d3ea:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d3ec:	f000 fab2 	bl	800d954 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	f7fb fa39 	bl	800886e <USBD_LL_Resume>
}
 800d3fc:	bf00      	nop
 800d3fe:	3708      	adds	r7, #8
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}
 800d404:	e000ed00 	.word	0xe000ed00

0800d408 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b082      	sub	sp, #8
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800d410:	f7f7 f824 	bl	800445c <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800d414:	4a2b      	ldr	r2, [pc, #172]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	f8c2 3270 	str.w	r3, [r2, #624]	; 0x270
  pdev->pData = &hpcd_USB_FS;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	4a29      	ldr	r2, [pc, #164]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d420:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800d424:	4b27      	ldr	r3, [pc, #156]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d426:	4a28      	ldr	r2, [pc, #160]	; (800d4c8 <USBD_LL_Init+0xc0>)
 800d428:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d42a:	4b26      	ldr	r3, [pc, #152]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d42c:	2208      	movs	r2, #8
 800d42e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d430:	4b24      	ldr	r3, [pc, #144]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d432:	2202      	movs	r2, #2
 800d434:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d436:	4b23      	ldr	r3, [pc, #140]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d438:	2202      	movs	r2, #2
 800d43a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800d43c:	4b21      	ldr	r3, [pc, #132]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d43e:	2200      	movs	r2, #0
 800d440:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d442:	4b20      	ldr	r3, [pc, #128]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d444:	2200      	movs	r2, #0
 800d446:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800d448:	4b1e      	ldr	r3, [pc, #120]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d44a:	2200      	movs	r2, #0
 800d44c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800d44e:	4b1d      	ldr	r3, [pc, #116]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d450:	2200      	movs	r2, #0
 800d452:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800d454:	481b      	ldr	r0, [pc, #108]	; (800d4c4 <USBD_LL_Init+0xbc>)
 800d456:	f7f6 f85a 	bl	800350e <HAL_PCD_Init>
 800d45a:	4603      	mov	r3, r0
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d001      	beq.n	800d464 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800d460:	f7f3 fd5a 	bl	8000f18 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d46a:	2318      	movs	r3, #24
 800d46c:	2200      	movs	r2, #0
 800d46e:	2100      	movs	r1, #0
 800d470:	f7f6 ff28 	bl	80042c4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d47a:	2358      	movs	r3, #88	; 0x58
 800d47c:	2200      	movs	r2, #0
 800d47e:	2180      	movs	r1, #128	; 0x80
 800d480:	f7f6 ff20 	bl	80042c4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d48a:	23c0      	movs	r3, #192	; 0xc0
 800d48c:	2200      	movs	r2, #0
 800d48e:	2181      	movs	r1, #129	; 0x81
 800d490:	f7f6 ff18 	bl	80042c4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d49a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800d49e:	2200      	movs	r2, #0
 800d4a0:	2101      	movs	r1, #1
 800d4a2:	f7f6 ff0f 	bl	80042c4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d4ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	2182      	movs	r1, #130	; 0x82
 800d4b4:	f7f6 ff06 	bl	80042c4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800d4b8:	2300      	movs	r3, #0
}
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	3708      	adds	r7, #8
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	bd80      	pop	{r7, pc}
 800d4c2:	bf00      	nop
 800d4c4:	2000add8 	.word	0x2000add8
 800d4c8:	40006800 	.word	0x40006800

0800d4cc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	b084      	sub	sp, #16
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d4d8:	2300      	movs	r3, #0
 800d4da:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	f7f6 f8fb 	bl	80036de <HAL_PCD_Start>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800d4ec:	7bbb      	ldrb	r3, [r7, #14]
 800d4ee:	2b03      	cmp	r3, #3
 800d4f0:	d816      	bhi.n	800d520 <USBD_LL_Start+0x54>
 800d4f2:	a201      	add	r2, pc, #4	; (adr r2, 800d4f8 <USBD_LL_Start+0x2c>)
 800d4f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4f8:	0800d509 	.word	0x0800d509
 800d4fc:	0800d50f 	.word	0x0800d50f
 800d500:	0800d515 	.word	0x0800d515
 800d504:	0800d51b 	.word	0x0800d51b
    case HAL_OK :
      usb_status = USBD_OK;
 800d508:	2300      	movs	r3, #0
 800d50a:	73fb      	strb	r3, [r7, #15]
    break;
 800d50c:	e00b      	b.n	800d526 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d50e:	2302      	movs	r3, #2
 800d510:	73fb      	strb	r3, [r7, #15]
    break;
 800d512:	e008      	b.n	800d526 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d514:	2301      	movs	r3, #1
 800d516:	73fb      	strb	r3, [r7, #15]
    break;
 800d518:	e005      	b.n	800d526 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d51a:	2302      	movs	r3, #2
 800d51c:	73fb      	strb	r3, [r7, #15]
    break;
 800d51e:	e002      	b.n	800d526 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800d520:	2302      	movs	r3, #2
 800d522:	73fb      	strb	r3, [r7, #15]
    break;
 800d524:	bf00      	nop
  }
  return usb_status;
 800d526:	7bfb      	ldrb	r3, [r7, #15]
}
 800d528:	4618      	mov	r0, r3
 800d52a:	3710      	adds	r7, #16
 800d52c:	46bd      	mov	sp, r7
 800d52e:	bd80      	pop	{r7, pc}

0800d530 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b084      	sub	sp, #16
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
 800d538:	4608      	mov	r0, r1
 800d53a:	4611      	mov	r1, r2
 800d53c:	461a      	mov	r2, r3
 800d53e:	4603      	mov	r3, r0
 800d540:	70fb      	strb	r3, [r7, #3]
 800d542:	460b      	mov	r3, r1
 800d544:	70bb      	strb	r3, [r7, #2]
 800d546:	4613      	mov	r3, r2
 800d548:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d54a:	2300      	movs	r3, #0
 800d54c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d54e:	2300      	movs	r3, #0
 800d550:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d558:	78bb      	ldrb	r3, [r7, #2]
 800d55a:	883a      	ldrh	r2, [r7, #0]
 800d55c:	78f9      	ldrb	r1, [r7, #3]
 800d55e:	f7f6 fa53 	bl	8003a08 <HAL_PCD_EP_Open>
 800d562:	4603      	mov	r3, r0
 800d564:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d566:	7bbb      	ldrb	r3, [r7, #14]
 800d568:	2b03      	cmp	r3, #3
 800d56a:	d817      	bhi.n	800d59c <USBD_LL_OpenEP+0x6c>
 800d56c:	a201      	add	r2, pc, #4	; (adr r2, 800d574 <USBD_LL_OpenEP+0x44>)
 800d56e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d572:	bf00      	nop
 800d574:	0800d585 	.word	0x0800d585
 800d578:	0800d58b 	.word	0x0800d58b
 800d57c:	0800d591 	.word	0x0800d591
 800d580:	0800d597 	.word	0x0800d597
    case HAL_OK :
      usb_status = USBD_OK;
 800d584:	2300      	movs	r3, #0
 800d586:	73fb      	strb	r3, [r7, #15]
    break;
 800d588:	e00b      	b.n	800d5a2 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d58a:	2302      	movs	r3, #2
 800d58c:	73fb      	strb	r3, [r7, #15]
    break;
 800d58e:	e008      	b.n	800d5a2 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d590:	2301      	movs	r3, #1
 800d592:	73fb      	strb	r3, [r7, #15]
    break;
 800d594:	e005      	b.n	800d5a2 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d596:	2302      	movs	r3, #2
 800d598:	73fb      	strb	r3, [r7, #15]
    break;
 800d59a:	e002      	b.n	800d5a2 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800d59c:	2302      	movs	r3, #2
 800d59e:	73fb      	strb	r3, [r7, #15]
    break;
 800d5a0:	bf00      	nop
  }
  return usb_status;
 800d5a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	3710      	adds	r7, #16
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	bd80      	pop	{r7, pc}

0800d5ac <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b084      	sub	sp, #16
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
 800d5b4:	460b      	mov	r3, r1
 800d5b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d5bc:	2300      	movs	r3, #0
 800d5be:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d5c6:	78fa      	ldrb	r2, [r7, #3]
 800d5c8:	4611      	mov	r1, r2
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f7f6 fa7c 	bl	8003ac8 <HAL_PCD_EP_Close>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 800d5d4:	7bbb      	ldrb	r3, [r7, #14]
 800d5d6:	2b03      	cmp	r3, #3
 800d5d8:	d816      	bhi.n	800d608 <USBD_LL_CloseEP+0x5c>
 800d5da:	a201      	add	r2, pc, #4	; (adr r2, 800d5e0 <USBD_LL_CloseEP+0x34>)
 800d5dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5e0:	0800d5f1 	.word	0x0800d5f1
 800d5e4:	0800d5f7 	.word	0x0800d5f7
 800d5e8:	0800d5fd 	.word	0x0800d5fd
 800d5ec:	0800d603 	.word	0x0800d603
    case HAL_OK :
      usb_status = USBD_OK;
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	73fb      	strb	r3, [r7, #15]
    break;
 800d5f4:	e00b      	b.n	800d60e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d5f6:	2302      	movs	r3, #2
 800d5f8:	73fb      	strb	r3, [r7, #15]
    break;
 800d5fa:	e008      	b.n	800d60e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d5fc:	2301      	movs	r3, #1
 800d5fe:	73fb      	strb	r3, [r7, #15]
    break;
 800d600:	e005      	b.n	800d60e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d602:	2302      	movs	r3, #2
 800d604:	73fb      	strb	r3, [r7, #15]
    break;
 800d606:	e002      	b.n	800d60e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d608:	2302      	movs	r3, #2
 800d60a:	73fb      	strb	r3, [r7, #15]
    break;
 800d60c:	bf00      	nop
  }
  return usb_status;  
 800d60e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d610:	4618      	mov	r0, r3
 800d612:	3710      	adds	r7, #16
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}

0800d618 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b084      	sub	sp, #16
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
 800d620:	460b      	mov	r3, r1
 800d622:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d624:	2300      	movs	r3, #0
 800d626:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d628:	2300      	movs	r3, #0
 800d62a:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d632:	78fa      	ldrb	r2, [r7, #3]
 800d634:	4611      	mov	r1, r2
 800d636:	4618      	mov	r0, r3
 800d638:	f7f6 fb10 	bl	8003c5c <HAL_PCD_EP_SetStall>
 800d63c:	4603      	mov	r3, r0
 800d63e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d640:	7bbb      	ldrb	r3, [r7, #14]
 800d642:	2b03      	cmp	r3, #3
 800d644:	d816      	bhi.n	800d674 <USBD_LL_StallEP+0x5c>
 800d646:	a201      	add	r2, pc, #4	; (adr r2, 800d64c <USBD_LL_StallEP+0x34>)
 800d648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d64c:	0800d65d 	.word	0x0800d65d
 800d650:	0800d663 	.word	0x0800d663
 800d654:	0800d669 	.word	0x0800d669
 800d658:	0800d66f 	.word	0x0800d66f
    case HAL_OK :
      usb_status = USBD_OK;
 800d65c:	2300      	movs	r3, #0
 800d65e:	73fb      	strb	r3, [r7, #15]
    break;
 800d660:	e00b      	b.n	800d67a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d662:	2302      	movs	r3, #2
 800d664:	73fb      	strb	r3, [r7, #15]
    break;
 800d666:	e008      	b.n	800d67a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d668:	2301      	movs	r3, #1
 800d66a:	73fb      	strb	r3, [r7, #15]
    break;
 800d66c:	e005      	b.n	800d67a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d66e:	2302      	movs	r3, #2
 800d670:	73fb      	strb	r3, [r7, #15]
    break;
 800d672:	e002      	b.n	800d67a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d674:	2302      	movs	r3, #2
 800d676:	73fb      	strb	r3, [r7, #15]
    break;
 800d678:	bf00      	nop
  }
  return usb_status;  
 800d67a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d67c:	4618      	mov	r0, r3
 800d67e:	3710      	adds	r7, #16
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}

0800d684 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b084      	sub	sp, #16
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
 800d68c:	460b      	mov	r3, r1
 800d68e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d690:	2300      	movs	r3, #0
 800d692:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d694:	2300      	movs	r3, #0
 800d696:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d69e:	78fa      	ldrb	r2, [r7, #3]
 800d6a0:	4611      	mov	r1, r2
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	f7f6 fb34 	bl	8003d10 <HAL_PCD_EP_ClrStall>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800d6ac:	7bbb      	ldrb	r3, [r7, #14]
 800d6ae:	2b03      	cmp	r3, #3
 800d6b0:	d816      	bhi.n	800d6e0 <USBD_LL_ClearStallEP+0x5c>
 800d6b2:	a201      	add	r2, pc, #4	; (adr r2, 800d6b8 <USBD_LL_ClearStallEP+0x34>)
 800d6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6b8:	0800d6c9 	.word	0x0800d6c9
 800d6bc:	0800d6cf 	.word	0x0800d6cf
 800d6c0:	0800d6d5 	.word	0x0800d6d5
 800d6c4:	0800d6db 	.word	0x0800d6db
    case HAL_OK :
      usb_status = USBD_OK;
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	73fb      	strb	r3, [r7, #15]
    break;
 800d6cc:	e00b      	b.n	800d6e6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d6ce:	2302      	movs	r3, #2
 800d6d0:	73fb      	strb	r3, [r7, #15]
    break;
 800d6d2:	e008      	b.n	800d6e6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	73fb      	strb	r3, [r7, #15]
    break;
 800d6d8:	e005      	b.n	800d6e6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d6da:	2302      	movs	r3, #2
 800d6dc:	73fb      	strb	r3, [r7, #15]
    break;
 800d6de:	e002      	b.n	800d6e6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d6e0:	2302      	movs	r3, #2
 800d6e2:	73fb      	strb	r3, [r7, #15]
    break;
 800d6e4:	bf00      	nop
  }
  return usb_status; 
 800d6e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	3710      	adds	r7, #16
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	bd80      	pop	{r7, pc}

0800d6f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d6f0:	b480      	push	{r7}
 800d6f2:	b085      	sub	sp, #20
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
 800d6f8:	460b      	mov	r3, r1
 800d6fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d702:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800d704:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	da08      	bge.n	800d71e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800d70c:	78fb      	ldrb	r3, [r7, #3]
 800d70e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d712:	68fa      	ldr	r2, [r7, #12]
 800d714:	015b      	lsls	r3, r3, #5
 800d716:	4413      	add	r3, r2
 800d718:	332a      	adds	r3, #42	; 0x2a
 800d71a:	781b      	ldrb	r3, [r3, #0]
 800d71c:	e008      	b.n	800d730 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800d71e:	78fb      	ldrb	r3, [r7, #3]
 800d720:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d724:	68fa      	ldr	r2, [r7, #12]
 800d726:	015b      	lsls	r3, r3, #5
 800d728:	4413      	add	r3, r2
 800d72a:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800d72e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d730:	4618      	mov	r0, r3
 800d732:	3714      	adds	r7, #20
 800d734:	46bd      	mov	sp, r7
 800d736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73a:	4770      	bx	lr

0800d73c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b084      	sub	sp, #16
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
 800d744:	460b      	mov	r3, r1
 800d746:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d748:	2300      	movs	r3, #0
 800d74a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d74c:	2300      	movs	r3, #0
 800d74e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d756:	78fa      	ldrb	r2, [r7, #3]
 800d758:	4611      	mov	r1, r2
 800d75a:	4618      	mov	r0, r3
 800d75c:	f7f6 f92f 	bl	80039be <HAL_PCD_SetAddress>
 800d760:	4603      	mov	r3, r0
 800d762:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800d764:	7bbb      	ldrb	r3, [r7, #14]
 800d766:	2b03      	cmp	r3, #3
 800d768:	d816      	bhi.n	800d798 <USBD_LL_SetUSBAddress+0x5c>
 800d76a:	a201      	add	r2, pc, #4	; (adr r2, 800d770 <USBD_LL_SetUSBAddress+0x34>)
 800d76c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d770:	0800d781 	.word	0x0800d781
 800d774:	0800d787 	.word	0x0800d787
 800d778:	0800d78d 	.word	0x0800d78d
 800d77c:	0800d793 	.word	0x0800d793
    case HAL_OK :
      usb_status = USBD_OK;
 800d780:	2300      	movs	r3, #0
 800d782:	73fb      	strb	r3, [r7, #15]
    break;
 800d784:	e00b      	b.n	800d79e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d786:	2302      	movs	r3, #2
 800d788:	73fb      	strb	r3, [r7, #15]
    break;
 800d78a:	e008      	b.n	800d79e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d78c:	2301      	movs	r3, #1
 800d78e:	73fb      	strb	r3, [r7, #15]
    break;
 800d790:	e005      	b.n	800d79e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d792:	2302      	movs	r3, #2
 800d794:	73fb      	strb	r3, [r7, #15]
    break;
 800d796:	e002      	b.n	800d79e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800d798:	2302      	movs	r3, #2
 800d79a:	73fb      	strb	r3, [r7, #15]
    break;
 800d79c:	bf00      	nop
  }
  return usb_status;  
 800d79e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3710      	adds	r7, #16
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}

0800d7a8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b086      	sub	sp, #24
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	60f8      	str	r0, [r7, #12]
 800d7b0:	607a      	str	r2, [r7, #4]
 800d7b2:	461a      	mov	r2, r3
 800d7b4:	460b      	mov	r3, r1
 800d7b6:	72fb      	strb	r3, [r7, #11]
 800d7b8:	4613      	mov	r3, r2
 800d7ba:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7bc:	2300      	movs	r3, #0
 800d7be:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d7ca:	893b      	ldrh	r3, [r7, #8]
 800d7cc:	7af9      	ldrb	r1, [r7, #11]
 800d7ce:	687a      	ldr	r2, [r7, #4]
 800d7d0:	f7f6 fa0b 	bl	8003bea <HAL_PCD_EP_Transmit>
 800d7d4:	4603      	mov	r3, r0
 800d7d6:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 800d7d8:	7dbb      	ldrb	r3, [r7, #22]
 800d7da:	2b03      	cmp	r3, #3
 800d7dc:	d816      	bhi.n	800d80c <USBD_LL_Transmit+0x64>
 800d7de:	a201      	add	r2, pc, #4	; (adr r2, 800d7e4 <USBD_LL_Transmit+0x3c>)
 800d7e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7e4:	0800d7f5 	.word	0x0800d7f5
 800d7e8:	0800d7fb 	.word	0x0800d7fb
 800d7ec:	0800d801 	.word	0x0800d801
 800d7f0:	0800d807 	.word	0x0800d807
    case HAL_OK :
      usb_status = USBD_OK;
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	75fb      	strb	r3, [r7, #23]
    break;
 800d7f8:	e00b      	b.n	800d812 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d7fa:	2302      	movs	r3, #2
 800d7fc:	75fb      	strb	r3, [r7, #23]
    break;
 800d7fe:	e008      	b.n	800d812 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d800:	2301      	movs	r3, #1
 800d802:	75fb      	strb	r3, [r7, #23]
    break;
 800d804:	e005      	b.n	800d812 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d806:	2302      	movs	r3, #2
 800d808:	75fb      	strb	r3, [r7, #23]
    break;
 800d80a:	e002      	b.n	800d812 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 800d80c:	2302      	movs	r3, #2
 800d80e:	75fb      	strb	r3, [r7, #23]
    break;
 800d810:	bf00      	nop
  }
  return usb_status;    
 800d812:	7dfb      	ldrb	r3, [r7, #23]
}
 800d814:	4618      	mov	r0, r3
 800d816:	3718      	adds	r7, #24
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b086      	sub	sp, #24
 800d820:	af00      	add	r7, sp, #0
 800d822:	60f8      	str	r0, [r7, #12]
 800d824:	607a      	str	r2, [r7, #4]
 800d826:	461a      	mov	r2, r3
 800d828:	460b      	mov	r3, r1
 800d82a:	72fb      	strb	r3, [r7, #11]
 800d82c:	4613      	mov	r3, r2
 800d82e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d830:	2300      	movs	r3, #0
 800d832:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d834:	2300      	movs	r3, #0
 800d836:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d83e:	893b      	ldrh	r3, [r7, #8]
 800d840:	7af9      	ldrb	r1, [r7, #11]
 800d842:	687a      	ldr	r2, [r7, #4]
 800d844:	f7f6 f982 	bl	8003b4c <HAL_PCD_EP_Receive>
 800d848:	4603      	mov	r3, r0
 800d84a:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 800d84c:	7dbb      	ldrb	r3, [r7, #22]
 800d84e:	2b03      	cmp	r3, #3
 800d850:	d816      	bhi.n	800d880 <USBD_LL_PrepareReceive+0x64>
 800d852:	a201      	add	r2, pc, #4	; (adr r2, 800d858 <USBD_LL_PrepareReceive+0x3c>)
 800d854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d858:	0800d869 	.word	0x0800d869
 800d85c:	0800d86f 	.word	0x0800d86f
 800d860:	0800d875 	.word	0x0800d875
 800d864:	0800d87b 	.word	0x0800d87b
    case HAL_OK :
      usb_status = USBD_OK;
 800d868:	2300      	movs	r3, #0
 800d86a:	75fb      	strb	r3, [r7, #23]
    break;
 800d86c:	e00b      	b.n	800d886 <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d86e:	2302      	movs	r3, #2
 800d870:	75fb      	strb	r3, [r7, #23]
    break;
 800d872:	e008      	b.n	800d886 <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d874:	2301      	movs	r3, #1
 800d876:	75fb      	strb	r3, [r7, #23]
    break;
 800d878:	e005      	b.n	800d886 <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d87a:	2302      	movs	r3, #2
 800d87c:	75fb      	strb	r3, [r7, #23]
    break;
 800d87e:	e002      	b.n	800d886 <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 800d880:	2302      	movs	r3, #2
 800d882:	75fb      	strb	r3, [r7, #23]
    break;
 800d884:	bf00      	nop
  }
  return usb_status; 
 800d886:	7dfb      	ldrb	r3, [r7, #23]
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3718      	adds	r7, #24
 800d88c:	46bd      	mov	sp, r7
 800d88e:	bd80      	pop	{r7, pc}

0800d890 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b082      	sub	sp, #8
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
 800d898:	460b      	mov	r3, r1
 800d89a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d8a2:	78fa      	ldrb	r2, [r7, #3]
 800d8a4:	4611      	mov	r1, r2
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f7f6 f98a 	bl	8003bc0 <HAL_PCD_EP_GetRxCount>
 800d8ac:	4603      	mov	r3, r0
}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	3708      	adds	r7, #8
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bd80      	pop	{r7, pc}
	...

0800d8b8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b082      	sub	sp, #8
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
 800d8c0:	460b      	mov	r3, r1
 800d8c2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800d8c4:	78fb      	ldrb	r3, [r7, #3]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d002      	beq.n	800d8d0 <HAL_PCDEx_LPM_Callback+0x18>
 800d8ca:	2b01      	cmp	r3, #1
 800d8cc:	d013      	beq.n	800d8f6 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
}
 800d8ce:	e023      	b.n	800d918 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	699b      	ldr	r3, [r3, #24]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d007      	beq.n	800d8e8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800d8d8:	f000 f83c 	bl	800d954 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d8dc:	4b10      	ldr	r3, [pc, #64]	; (800d920 <HAL_PCDEx_LPM_Callback+0x68>)
 800d8de:	691b      	ldr	r3, [r3, #16]
 800d8e0:	4a0f      	ldr	r2, [pc, #60]	; (800d920 <HAL_PCDEx_LPM_Callback+0x68>)
 800d8e2:	f023 0306 	bic.w	r3, r3, #6
 800d8e6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f7fa ffbd 	bl	800886e <USBD_LL_Resume>
    break;
 800d8f4:	e010      	b.n	800d918 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	f7fa ffa1 	bl	8008844 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	699b      	ldr	r3, [r3, #24]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d005      	beq.n	800d916 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d90a:	4b05      	ldr	r3, [pc, #20]	; (800d920 <HAL_PCDEx_LPM_Callback+0x68>)
 800d90c:	691b      	ldr	r3, [r3, #16]
 800d90e:	4a04      	ldr	r2, [pc, #16]	; (800d920 <HAL_PCDEx_LPM_Callback+0x68>)
 800d910:	f043 0306 	orr.w	r3, r3, #6
 800d914:	6113      	str	r3, [r2, #16]
    break;   
 800d916:	bf00      	nop
}
 800d918:	bf00      	nop
 800d91a:	3708      	adds	r7, #8
 800d91c:	46bd      	mov	sp, r7
 800d91e:	bd80      	pop	{r7, pc}
 800d920:	e000ed00 	.word	0xe000ed00

0800d924 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d924:	b480      	push	{r7}
 800d926:	b083      	sub	sp, #12
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d92c:	4b03      	ldr	r3, [pc, #12]	; (800d93c <USBD_static_malloc+0x18>)
}
 800d92e:	4618      	mov	r0, r3
 800d930:	370c      	adds	r7, #12
 800d932:	46bd      	mov	sp, r7
 800d934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d938:	4770      	bx	lr
 800d93a:	bf00      	nop
 800d93c:	20001ad8 	.word	0x20001ad8

0800d940 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d940:	b480      	push	{r7}
 800d942:	b083      	sub	sp, #12
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]

}
 800d948:	bf00      	nop
 800d94a:	370c      	adds	r7, #12
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr

0800d954 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800d954:	b580      	push	{r7, lr}
 800d956:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800d958:	f7f3 f922 	bl	8000ba0 <SystemClock_Config>
}
 800d95c:	bf00      	nop
 800d95e:	bd80      	pop	{r7, pc}

0800d960 <__errno>:
 800d960:	4b01      	ldr	r3, [pc, #4]	; (800d968 <__errno+0x8>)
 800d962:	6818      	ldr	r0, [r3, #0]
 800d964:	4770      	bx	lr
 800d966:	bf00      	nop
 800d968:	20000190 	.word	0x20000190

0800d96c <__libc_init_array>:
 800d96c:	b570      	push	{r4, r5, r6, lr}
 800d96e:	4e0d      	ldr	r6, [pc, #52]	; (800d9a4 <__libc_init_array+0x38>)
 800d970:	4c0d      	ldr	r4, [pc, #52]	; (800d9a8 <__libc_init_array+0x3c>)
 800d972:	1ba4      	subs	r4, r4, r6
 800d974:	10a4      	asrs	r4, r4, #2
 800d976:	2500      	movs	r5, #0
 800d978:	42a5      	cmp	r5, r4
 800d97a:	d109      	bne.n	800d990 <__libc_init_array+0x24>
 800d97c:	4e0b      	ldr	r6, [pc, #44]	; (800d9ac <__libc_init_array+0x40>)
 800d97e:	4c0c      	ldr	r4, [pc, #48]	; (800d9b0 <__libc_init_array+0x44>)
 800d980:	f000 fc42 	bl	800e208 <_init>
 800d984:	1ba4      	subs	r4, r4, r6
 800d986:	10a4      	asrs	r4, r4, #2
 800d988:	2500      	movs	r5, #0
 800d98a:	42a5      	cmp	r5, r4
 800d98c:	d105      	bne.n	800d99a <__libc_init_array+0x2e>
 800d98e:	bd70      	pop	{r4, r5, r6, pc}
 800d990:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d994:	4798      	blx	r3
 800d996:	3501      	adds	r5, #1
 800d998:	e7ee      	b.n	800d978 <__libc_init_array+0xc>
 800d99a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d99e:	4798      	blx	r3
 800d9a0:	3501      	adds	r5, #1
 800d9a2:	e7f2      	b.n	800d98a <__libc_init_array+0x1e>
 800d9a4:	0800e4c8 	.word	0x0800e4c8
 800d9a8:	0800e4c8 	.word	0x0800e4c8
 800d9ac:	0800e4c8 	.word	0x0800e4c8
 800d9b0:	0800e4cc 	.word	0x0800e4cc

0800d9b4 <memcpy>:
 800d9b4:	b510      	push	{r4, lr}
 800d9b6:	1e43      	subs	r3, r0, #1
 800d9b8:	440a      	add	r2, r1
 800d9ba:	4291      	cmp	r1, r2
 800d9bc:	d100      	bne.n	800d9c0 <memcpy+0xc>
 800d9be:	bd10      	pop	{r4, pc}
 800d9c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d9c8:	e7f7      	b.n	800d9ba <memcpy+0x6>

0800d9ca <memset>:
 800d9ca:	4402      	add	r2, r0
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	4293      	cmp	r3, r2
 800d9d0:	d100      	bne.n	800d9d4 <memset+0xa>
 800d9d2:	4770      	bx	lr
 800d9d4:	f803 1b01 	strb.w	r1, [r3], #1
 800d9d8:	e7f9      	b.n	800d9ce <memset+0x4>

0800d9da <_vsniprintf_r>:
 800d9da:	b530      	push	{r4, r5, lr}
 800d9dc:	1e14      	subs	r4, r2, #0
 800d9de:	4605      	mov	r5, r0
 800d9e0:	b09b      	sub	sp, #108	; 0x6c
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	da05      	bge.n	800d9f2 <_vsniprintf_r+0x18>
 800d9e6:	238b      	movs	r3, #139	; 0x8b
 800d9e8:	602b      	str	r3, [r5, #0]
 800d9ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d9ee:	b01b      	add	sp, #108	; 0x6c
 800d9f0:	bd30      	pop	{r4, r5, pc}
 800d9f2:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d9f6:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d9fa:	bf14      	ite	ne
 800d9fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800da00:	4623      	moveq	r3, r4
 800da02:	9302      	str	r3, [sp, #8]
 800da04:	9305      	str	r3, [sp, #20]
 800da06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800da0a:	9100      	str	r1, [sp, #0]
 800da0c:	9104      	str	r1, [sp, #16]
 800da0e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800da12:	4602      	mov	r2, r0
 800da14:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800da16:	4669      	mov	r1, sp
 800da18:	4628      	mov	r0, r5
 800da1a:	f000 f873 	bl	800db04 <_svfiprintf_r>
 800da1e:	1c43      	adds	r3, r0, #1
 800da20:	bfbc      	itt	lt
 800da22:	238b      	movlt	r3, #139	; 0x8b
 800da24:	602b      	strlt	r3, [r5, #0]
 800da26:	2c00      	cmp	r4, #0
 800da28:	d0e1      	beq.n	800d9ee <_vsniprintf_r+0x14>
 800da2a:	9b00      	ldr	r3, [sp, #0]
 800da2c:	2200      	movs	r2, #0
 800da2e:	701a      	strb	r2, [r3, #0]
 800da30:	e7dd      	b.n	800d9ee <_vsniprintf_r+0x14>
	...

0800da34 <vsniprintf>:
 800da34:	b507      	push	{r0, r1, r2, lr}
 800da36:	9300      	str	r3, [sp, #0]
 800da38:	4613      	mov	r3, r2
 800da3a:	460a      	mov	r2, r1
 800da3c:	4601      	mov	r1, r0
 800da3e:	4803      	ldr	r0, [pc, #12]	; (800da4c <vsniprintf+0x18>)
 800da40:	6800      	ldr	r0, [r0, #0]
 800da42:	f7ff ffca 	bl	800d9da <_vsniprintf_r>
 800da46:	b003      	add	sp, #12
 800da48:	f85d fb04 	ldr.w	pc, [sp], #4
 800da4c:	20000190 	.word	0x20000190

0800da50 <__ssputs_r>:
 800da50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da54:	688e      	ldr	r6, [r1, #8]
 800da56:	429e      	cmp	r6, r3
 800da58:	4682      	mov	sl, r0
 800da5a:	460c      	mov	r4, r1
 800da5c:	4690      	mov	r8, r2
 800da5e:	4699      	mov	r9, r3
 800da60:	d837      	bhi.n	800dad2 <__ssputs_r+0x82>
 800da62:	898a      	ldrh	r2, [r1, #12]
 800da64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800da68:	d031      	beq.n	800dace <__ssputs_r+0x7e>
 800da6a:	6825      	ldr	r5, [r4, #0]
 800da6c:	6909      	ldr	r1, [r1, #16]
 800da6e:	1a6f      	subs	r7, r5, r1
 800da70:	6965      	ldr	r5, [r4, #20]
 800da72:	2302      	movs	r3, #2
 800da74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800da78:	fb95 f5f3 	sdiv	r5, r5, r3
 800da7c:	f109 0301 	add.w	r3, r9, #1
 800da80:	443b      	add	r3, r7
 800da82:	429d      	cmp	r5, r3
 800da84:	bf38      	it	cc
 800da86:	461d      	movcc	r5, r3
 800da88:	0553      	lsls	r3, r2, #21
 800da8a:	d530      	bpl.n	800daee <__ssputs_r+0x9e>
 800da8c:	4629      	mov	r1, r5
 800da8e:	f000 fb21 	bl	800e0d4 <_malloc_r>
 800da92:	4606      	mov	r6, r0
 800da94:	b950      	cbnz	r0, 800daac <__ssputs_r+0x5c>
 800da96:	230c      	movs	r3, #12
 800da98:	f8ca 3000 	str.w	r3, [sl]
 800da9c:	89a3      	ldrh	r3, [r4, #12]
 800da9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800daa2:	81a3      	strh	r3, [r4, #12]
 800daa4:	f04f 30ff 	mov.w	r0, #4294967295
 800daa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800daac:	463a      	mov	r2, r7
 800daae:	6921      	ldr	r1, [r4, #16]
 800dab0:	f7ff ff80 	bl	800d9b4 <memcpy>
 800dab4:	89a3      	ldrh	r3, [r4, #12]
 800dab6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800daba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dabe:	81a3      	strh	r3, [r4, #12]
 800dac0:	6126      	str	r6, [r4, #16]
 800dac2:	6165      	str	r5, [r4, #20]
 800dac4:	443e      	add	r6, r7
 800dac6:	1bed      	subs	r5, r5, r7
 800dac8:	6026      	str	r6, [r4, #0]
 800daca:	60a5      	str	r5, [r4, #8]
 800dacc:	464e      	mov	r6, r9
 800dace:	454e      	cmp	r6, r9
 800dad0:	d900      	bls.n	800dad4 <__ssputs_r+0x84>
 800dad2:	464e      	mov	r6, r9
 800dad4:	4632      	mov	r2, r6
 800dad6:	4641      	mov	r1, r8
 800dad8:	6820      	ldr	r0, [r4, #0]
 800dada:	f000 fa93 	bl	800e004 <memmove>
 800dade:	68a3      	ldr	r3, [r4, #8]
 800dae0:	1b9b      	subs	r3, r3, r6
 800dae2:	60a3      	str	r3, [r4, #8]
 800dae4:	6823      	ldr	r3, [r4, #0]
 800dae6:	441e      	add	r6, r3
 800dae8:	6026      	str	r6, [r4, #0]
 800daea:	2000      	movs	r0, #0
 800daec:	e7dc      	b.n	800daa8 <__ssputs_r+0x58>
 800daee:	462a      	mov	r2, r5
 800daf0:	f000 fb4a 	bl	800e188 <_realloc_r>
 800daf4:	4606      	mov	r6, r0
 800daf6:	2800      	cmp	r0, #0
 800daf8:	d1e2      	bne.n	800dac0 <__ssputs_r+0x70>
 800dafa:	6921      	ldr	r1, [r4, #16]
 800dafc:	4650      	mov	r0, sl
 800dafe:	f000 fa9b 	bl	800e038 <_free_r>
 800db02:	e7c8      	b.n	800da96 <__ssputs_r+0x46>

0800db04 <_svfiprintf_r>:
 800db04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db08:	461d      	mov	r5, r3
 800db0a:	898b      	ldrh	r3, [r1, #12]
 800db0c:	061f      	lsls	r7, r3, #24
 800db0e:	b09d      	sub	sp, #116	; 0x74
 800db10:	4680      	mov	r8, r0
 800db12:	460c      	mov	r4, r1
 800db14:	4616      	mov	r6, r2
 800db16:	d50f      	bpl.n	800db38 <_svfiprintf_r+0x34>
 800db18:	690b      	ldr	r3, [r1, #16]
 800db1a:	b96b      	cbnz	r3, 800db38 <_svfiprintf_r+0x34>
 800db1c:	2140      	movs	r1, #64	; 0x40
 800db1e:	f000 fad9 	bl	800e0d4 <_malloc_r>
 800db22:	6020      	str	r0, [r4, #0]
 800db24:	6120      	str	r0, [r4, #16]
 800db26:	b928      	cbnz	r0, 800db34 <_svfiprintf_r+0x30>
 800db28:	230c      	movs	r3, #12
 800db2a:	f8c8 3000 	str.w	r3, [r8]
 800db2e:	f04f 30ff 	mov.w	r0, #4294967295
 800db32:	e0c8      	b.n	800dcc6 <_svfiprintf_r+0x1c2>
 800db34:	2340      	movs	r3, #64	; 0x40
 800db36:	6163      	str	r3, [r4, #20]
 800db38:	2300      	movs	r3, #0
 800db3a:	9309      	str	r3, [sp, #36]	; 0x24
 800db3c:	2320      	movs	r3, #32
 800db3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800db42:	2330      	movs	r3, #48	; 0x30
 800db44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800db48:	9503      	str	r5, [sp, #12]
 800db4a:	f04f 0b01 	mov.w	fp, #1
 800db4e:	4637      	mov	r7, r6
 800db50:	463d      	mov	r5, r7
 800db52:	f815 3b01 	ldrb.w	r3, [r5], #1
 800db56:	b10b      	cbz	r3, 800db5c <_svfiprintf_r+0x58>
 800db58:	2b25      	cmp	r3, #37	; 0x25
 800db5a:	d13e      	bne.n	800dbda <_svfiprintf_r+0xd6>
 800db5c:	ebb7 0a06 	subs.w	sl, r7, r6
 800db60:	d00b      	beq.n	800db7a <_svfiprintf_r+0x76>
 800db62:	4653      	mov	r3, sl
 800db64:	4632      	mov	r2, r6
 800db66:	4621      	mov	r1, r4
 800db68:	4640      	mov	r0, r8
 800db6a:	f7ff ff71 	bl	800da50 <__ssputs_r>
 800db6e:	3001      	adds	r0, #1
 800db70:	f000 80a4 	beq.w	800dcbc <_svfiprintf_r+0x1b8>
 800db74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db76:	4453      	add	r3, sl
 800db78:	9309      	str	r3, [sp, #36]	; 0x24
 800db7a:	783b      	ldrb	r3, [r7, #0]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	f000 809d 	beq.w	800dcbc <_svfiprintf_r+0x1b8>
 800db82:	2300      	movs	r3, #0
 800db84:	f04f 32ff 	mov.w	r2, #4294967295
 800db88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db8c:	9304      	str	r3, [sp, #16]
 800db8e:	9307      	str	r3, [sp, #28]
 800db90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800db94:	931a      	str	r3, [sp, #104]	; 0x68
 800db96:	462f      	mov	r7, r5
 800db98:	2205      	movs	r2, #5
 800db9a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800db9e:	4850      	ldr	r0, [pc, #320]	; (800dce0 <_svfiprintf_r+0x1dc>)
 800dba0:	f7f2 fb1e 	bl	80001e0 <memchr>
 800dba4:	9b04      	ldr	r3, [sp, #16]
 800dba6:	b9d0      	cbnz	r0, 800dbde <_svfiprintf_r+0xda>
 800dba8:	06d9      	lsls	r1, r3, #27
 800dbaa:	bf44      	itt	mi
 800dbac:	2220      	movmi	r2, #32
 800dbae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800dbb2:	071a      	lsls	r2, r3, #28
 800dbb4:	bf44      	itt	mi
 800dbb6:	222b      	movmi	r2, #43	; 0x2b
 800dbb8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800dbbc:	782a      	ldrb	r2, [r5, #0]
 800dbbe:	2a2a      	cmp	r2, #42	; 0x2a
 800dbc0:	d015      	beq.n	800dbee <_svfiprintf_r+0xea>
 800dbc2:	9a07      	ldr	r2, [sp, #28]
 800dbc4:	462f      	mov	r7, r5
 800dbc6:	2000      	movs	r0, #0
 800dbc8:	250a      	movs	r5, #10
 800dbca:	4639      	mov	r1, r7
 800dbcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dbd0:	3b30      	subs	r3, #48	; 0x30
 800dbd2:	2b09      	cmp	r3, #9
 800dbd4:	d94d      	bls.n	800dc72 <_svfiprintf_r+0x16e>
 800dbd6:	b1b8      	cbz	r0, 800dc08 <_svfiprintf_r+0x104>
 800dbd8:	e00f      	b.n	800dbfa <_svfiprintf_r+0xf6>
 800dbda:	462f      	mov	r7, r5
 800dbdc:	e7b8      	b.n	800db50 <_svfiprintf_r+0x4c>
 800dbde:	4a40      	ldr	r2, [pc, #256]	; (800dce0 <_svfiprintf_r+0x1dc>)
 800dbe0:	1a80      	subs	r0, r0, r2
 800dbe2:	fa0b f000 	lsl.w	r0, fp, r0
 800dbe6:	4318      	orrs	r0, r3
 800dbe8:	9004      	str	r0, [sp, #16]
 800dbea:	463d      	mov	r5, r7
 800dbec:	e7d3      	b.n	800db96 <_svfiprintf_r+0x92>
 800dbee:	9a03      	ldr	r2, [sp, #12]
 800dbf0:	1d11      	adds	r1, r2, #4
 800dbf2:	6812      	ldr	r2, [r2, #0]
 800dbf4:	9103      	str	r1, [sp, #12]
 800dbf6:	2a00      	cmp	r2, #0
 800dbf8:	db01      	blt.n	800dbfe <_svfiprintf_r+0xfa>
 800dbfa:	9207      	str	r2, [sp, #28]
 800dbfc:	e004      	b.n	800dc08 <_svfiprintf_r+0x104>
 800dbfe:	4252      	negs	r2, r2
 800dc00:	f043 0302 	orr.w	r3, r3, #2
 800dc04:	9207      	str	r2, [sp, #28]
 800dc06:	9304      	str	r3, [sp, #16]
 800dc08:	783b      	ldrb	r3, [r7, #0]
 800dc0a:	2b2e      	cmp	r3, #46	; 0x2e
 800dc0c:	d10c      	bne.n	800dc28 <_svfiprintf_r+0x124>
 800dc0e:	787b      	ldrb	r3, [r7, #1]
 800dc10:	2b2a      	cmp	r3, #42	; 0x2a
 800dc12:	d133      	bne.n	800dc7c <_svfiprintf_r+0x178>
 800dc14:	9b03      	ldr	r3, [sp, #12]
 800dc16:	1d1a      	adds	r2, r3, #4
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	9203      	str	r2, [sp, #12]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	bfb8      	it	lt
 800dc20:	f04f 33ff 	movlt.w	r3, #4294967295
 800dc24:	3702      	adds	r7, #2
 800dc26:	9305      	str	r3, [sp, #20]
 800dc28:	4d2e      	ldr	r5, [pc, #184]	; (800dce4 <_svfiprintf_r+0x1e0>)
 800dc2a:	7839      	ldrb	r1, [r7, #0]
 800dc2c:	2203      	movs	r2, #3
 800dc2e:	4628      	mov	r0, r5
 800dc30:	f7f2 fad6 	bl	80001e0 <memchr>
 800dc34:	b138      	cbz	r0, 800dc46 <_svfiprintf_r+0x142>
 800dc36:	2340      	movs	r3, #64	; 0x40
 800dc38:	1b40      	subs	r0, r0, r5
 800dc3a:	fa03 f000 	lsl.w	r0, r3, r0
 800dc3e:	9b04      	ldr	r3, [sp, #16]
 800dc40:	4303      	orrs	r3, r0
 800dc42:	3701      	adds	r7, #1
 800dc44:	9304      	str	r3, [sp, #16]
 800dc46:	7839      	ldrb	r1, [r7, #0]
 800dc48:	4827      	ldr	r0, [pc, #156]	; (800dce8 <_svfiprintf_r+0x1e4>)
 800dc4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dc4e:	2206      	movs	r2, #6
 800dc50:	1c7e      	adds	r6, r7, #1
 800dc52:	f7f2 fac5 	bl	80001e0 <memchr>
 800dc56:	2800      	cmp	r0, #0
 800dc58:	d038      	beq.n	800dccc <_svfiprintf_r+0x1c8>
 800dc5a:	4b24      	ldr	r3, [pc, #144]	; (800dcec <_svfiprintf_r+0x1e8>)
 800dc5c:	bb13      	cbnz	r3, 800dca4 <_svfiprintf_r+0x1a0>
 800dc5e:	9b03      	ldr	r3, [sp, #12]
 800dc60:	3307      	adds	r3, #7
 800dc62:	f023 0307 	bic.w	r3, r3, #7
 800dc66:	3308      	adds	r3, #8
 800dc68:	9303      	str	r3, [sp, #12]
 800dc6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc6c:	444b      	add	r3, r9
 800dc6e:	9309      	str	r3, [sp, #36]	; 0x24
 800dc70:	e76d      	b.n	800db4e <_svfiprintf_r+0x4a>
 800dc72:	fb05 3202 	mla	r2, r5, r2, r3
 800dc76:	2001      	movs	r0, #1
 800dc78:	460f      	mov	r7, r1
 800dc7a:	e7a6      	b.n	800dbca <_svfiprintf_r+0xc6>
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	3701      	adds	r7, #1
 800dc80:	9305      	str	r3, [sp, #20]
 800dc82:	4619      	mov	r1, r3
 800dc84:	250a      	movs	r5, #10
 800dc86:	4638      	mov	r0, r7
 800dc88:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc8c:	3a30      	subs	r2, #48	; 0x30
 800dc8e:	2a09      	cmp	r2, #9
 800dc90:	d903      	bls.n	800dc9a <_svfiprintf_r+0x196>
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d0c8      	beq.n	800dc28 <_svfiprintf_r+0x124>
 800dc96:	9105      	str	r1, [sp, #20]
 800dc98:	e7c6      	b.n	800dc28 <_svfiprintf_r+0x124>
 800dc9a:	fb05 2101 	mla	r1, r5, r1, r2
 800dc9e:	2301      	movs	r3, #1
 800dca0:	4607      	mov	r7, r0
 800dca2:	e7f0      	b.n	800dc86 <_svfiprintf_r+0x182>
 800dca4:	ab03      	add	r3, sp, #12
 800dca6:	9300      	str	r3, [sp, #0]
 800dca8:	4622      	mov	r2, r4
 800dcaa:	4b11      	ldr	r3, [pc, #68]	; (800dcf0 <_svfiprintf_r+0x1ec>)
 800dcac:	a904      	add	r1, sp, #16
 800dcae:	4640      	mov	r0, r8
 800dcb0:	f3af 8000 	nop.w
 800dcb4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800dcb8:	4681      	mov	r9, r0
 800dcba:	d1d6      	bne.n	800dc6a <_svfiprintf_r+0x166>
 800dcbc:	89a3      	ldrh	r3, [r4, #12]
 800dcbe:	065b      	lsls	r3, r3, #25
 800dcc0:	f53f af35 	bmi.w	800db2e <_svfiprintf_r+0x2a>
 800dcc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dcc6:	b01d      	add	sp, #116	; 0x74
 800dcc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dccc:	ab03      	add	r3, sp, #12
 800dcce:	9300      	str	r3, [sp, #0]
 800dcd0:	4622      	mov	r2, r4
 800dcd2:	4b07      	ldr	r3, [pc, #28]	; (800dcf0 <_svfiprintf_r+0x1ec>)
 800dcd4:	a904      	add	r1, sp, #16
 800dcd6:	4640      	mov	r0, r8
 800dcd8:	f000 f882 	bl	800dde0 <_printf_i>
 800dcdc:	e7ea      	b.n	800dcb4 <_svfiprintf_r+0x1b0>
 800dcde:	bf00      	nop
 800dce0:	0800e494 	.word	0x0800e494
 800dce4:	0800e49a 	.word	0x0800e49a
 800dce8:	0800e49e 	.word	0x0800e49e
 800dcec:	00000000 	.word	0x00000000
 800dcf0:	0800da51 	.word	0x0800da51

0800dcf4 <_printf_common>:
 800dcf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcf8:	4691      	mov	r9, r2
 800dcfa:	461f      	mov	r7, r3
 800dcfc:	688a      	ldr	r2, [r1, #8]
 800dcfe:	690b      	ldr	r3, [r1, #16]
 800dd00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dd04:	4293      	cmp	r3, r2
 800dd06:	bfb8      	it	lt
 800dd08:	4613      	movlt	r3, r2
 800dd0a:	f8c9 3000 	str.w	r3, [r9]
 800dd0e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dd12:	4606      	mov	r6, r0
 800dd14:	460c      	mov	r4, r1
 800dd16:	b112      	cbz	r2, 800dd1e <_printf_common+0x2a>
 800dd18:	3301      	adds	r3, #1
 800dd1a:	f8c9 3000 	str.w	r3, [r9]
 800dd1e:	6823      	ldr	r3, [r4, #0]
 800dd20:	0699      	lsls	r1, r3, #26
 800dd22:	bf42      	ittt	mi
 800dd24:	f8d9 3000 	ldrmi.w	r3, [r9]
 800dd28:	3302      	addmi	r3, #2
 800dd2a:	f8c9 3000 	strmi.w	r3, [r9]
 800dd2e:	6825      	ldr	r5, [r4, #0]
 800dd30:	f015 0506 	ands.w	r5, r5, #6
 800dd34:	d107      	bne.n	800dd46 <_printf_common+0x52>
 800dd36:	f104 0a19 	add.w	sl, r4, #25
 800dd3a:	68e3      	ldr	r3, [r4, #12]
 800dd3c:	f8d9 2000 	ldr.w	r2, [r9]
 800dd40:	1a9b      	subs	r3, r3, r2
 800dd42:	42ab      	cmp	r3, r5
 800dd44:	dc28      	bgt.n	800dd98 <_printf_common+0xa4>
 800dd46:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800dd4a:	6822      	ldr	r2, [r4, #0]
 800dd4c:	3300      	adds	r3, #0
 800dd4e:	bf18      	it	ne
 800dd50:	2301      	movne	r3, #1
 800dd52:	0692      	lsls	r2, r2, #26
 800dd54:	d42d      	bmi.n	800ddb2 <_printf_common+0xbe>
 800dd56:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dd5a:	4639      	mov	r1, r7
 800dd5c:	4630      	mov	r0, r6
 800dd5e:	47c0      	blx	r8
 800dd60:	3001      	adds	r0, #1
 800dd62:	d020      	beq.n	800dda6 <_printf_common+0xb2>
 800dd64:	6823      	ldr	r3, [r4, #0]
 800dd66:	68e5      	ldr	r5, [r4, #12]
 800dd68:	f8d9 2000 	ldr.w	r2, [r9]
 800dd6c:	f003 0306 	and.w	r3, r3, #6
 800dd70:	2b04      	cmp	r3, #4
 800dd72:	bf08      	it	eq
 800dd74:	1aad      	subeq	r5, r5, r2
 800dd76:	68a3      	ldr	r3, [r4, #8]
 800dd78:	6922      	ldr	r2, [r4, #16]
 800dd7a:	bf0c      	ite	eq
 800dd7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dd80:	2500      	movne	r5, #0
 800dd82:	4293      	cmp	r3, r2
 800dd84:	bfc4      	itt	gt
 800dd86:	1a9b      	subgt	r3, r3, r2
 800dd88:	18ed      	addgt	r5, r5, r3
 800dd8a:	f04f 0900 	mov.w	r9, #0
 800dd8e:	341a      	adds	r4, #26
 800dd90:	454d      	cmp	r5, r9
 800dd92:	d11a      	bne.n	800ddca <_printf_common+0xd6>
 800dd94:	2000      	movs	r0, #0
 800dd96:	e008      	b.n	800ddaa <_printf_common+0xb6>
 800dd98:	2301      	movs	r3, #1
 800dd9a:	4652      	mov	r2, sl
 800dd9c:	4639      	mov	r1, r7
 800dd9e:	4630      	mov	r0, r6
 800dda0:	47c0      	blx	r8
 800dda2:	3001      	adds	r0, #1
 800dda4:	d103      	bne.n	800ddae <_printf_common+0xba>
 800dda6:	f04f 30ff 	mov.w	r0, #4294967295
 800ddaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddae:	3501      	adds	r5, #1
 800ddb0:	e7c3      	b.n	800dd3a <_printf_common+0x46>
 800ddb2:	18e1      	adds	r1, r4, r3
 800ddb4:	1c5a      	adds	r2, r3, #1
 800ddb6:	2030      	movs	r0, #48	; 0x30
 800ddb8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ddbc:	4422      	add	r2, r4
 800ddbe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ddc2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ddc6:	3302      	adds	r3, #2
 800ddc8:	e7c5      	b.n	800dd56 <_printf_common+0x62>
 800ddca:	2301      	movs	r3, #1
 800ddcc:	4622      	mov	r2, r4
 800ddce:	4639      	mov	r1, r7
 800ddd0:	4630      	mov	r0, r6
 800ddd2:	47c0      	blx	r8
 800ddd4:	3001      	adds	r0, #1
 800ddd6:	d0e6      	beq.n	800dda6 <_printf_common+0xb2>
 800ddd8:	f109 0901 	add.w	r9, r9, #1
 800dddc:	e7d8      	b.n	800dd90 <_printf_common+0x9c>
	...

0800dde0 <_printf_i>:
 800dde0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dde4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800dde8:	460c      	mov	r4, r1
 800ddea:	7e09      	ldrb	r1, [r1, #24]
 800ddec:	b085      	sub	sp, #20
 800ddee:	296e      	cmp	r1, #110	; 0x6e
 800ddf0:	4617      	mov	r7, r2
 800ddf2:	4606      	mov	r6, r0
 800ddf4:	4698      	mov	r8, r3
 800ddf6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ddf8:	f000 80b3 	beq.w	800df62 <_printf_i+0x182>
 800ddfc:	d822      	bhi.n	800de44 <_printf_i+0x64>
 800ddfe:	2963      	cmp	r1, #99	; 0x63
 800de00:	d036      	beq.n	800de70 <_printf_i+0x90>
 800de02:	d80a      	bhi.n	800de1a <_printf_i+0x3a>
 800de04:	2900      	cmp	r1, #0
 800de06:	f000 80b9 	beq.w	800df7c <_printf_i+0x19c>
 800de0a:	2958      	cmp	r1, #88	; 0x58
 800de0c:	f000 8083 	beq.w	800df16 <_printf_i+0x136>
 800de10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800de14:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800de18:	e032      	b.n	800de80 <_printf_i+0xa0>
 800de1a:	2964      	cmp	r1, #100	; 0x64
 800de1c:	d001      	beq.n	800de22 <_printf_i+0x42>
 800de1e:	2969      	cmp	r1, #105	; 0x69
 800de20:	d1f6      	bne.n	800de10 <_printf_i+0x30>
 800de22:	6820      	ldr	r0, [r4, #0]
 800de24:	6813      	ldr	r3, [r2, #0]
 800de26:	0605      	lsls	r5, r0, #24
 800de28:	f103 0104 	add.w	r1, r3, #4
 800de2c:	d52a      	bpl.n	800de84 <_printf_i+0xa4>
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	6011      	str	r1, [r2, #0]
 800de32:	2b00      	cmp	r3, #0
 800de34:	da03      	bge.n	800de3e <_printf_i+0x5e>
 800de36:	222d      	movs	r2, #45	; 0x2d
 800de38:	425b      	negs	r3, r3
 800de3a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800de3e:	486f      	ldr	r0, [pc, #444]	; (800dffc <_printf_i+0x21c>)
 800de40:	220a      	movs	r2, #10
 800de42:	e039      	b.n	800deb8 <_printf_i+0xd8>
 800de44:	2973      	cmp	r1, #115	; 0x73
 800de46:	f000 809d 	beq.w	800df84 <_printf_i+0x1a4>
 800de4a:	d808      	bhi.n	800de5e <_printf_i+0x7e>
 800de4c:	296f      	cmp	r1, #111	; 0x6f
 800de4e:	d020      	beq.n	800de92 <_printf_i+0xb2>
 800de50:	2970      	cmp	r1, #112	; 0x70
 800de52:	d1dd      	bne.n	800de10 <_printf_i+0x30>
 800de54:	6823      	ldr	r3, [r4, #0]
 800de56:	f043 0320 	orr.w	r3, r3, #32
 800de5a:	6023      	str	r3, [r4, #0]
 800de5c:	e003      	b.n	800de66 <_printf_i+0x86>
 800de5e:	2975      	cmp	r1, #117	; 0x75
 800de60:	d017      	beq.n	800de92 <_printf_i+0xb2>
 800de62:	2978      	cmp	r1, #120	; 0x78
 800de64:	d1d4      	bne.n	800de10 <_printf_i+0x30>
 800de66:	2378      	movs	r3, #120	; 0x78
 800de68:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800de6c:	4864      	ldr	r0, [pc, #400]	; (800e000 <_printf_i+0x220>)
 800de6e:	e055      	b.n	800df1c <_printf_i+0x13c>
 800de70:	6813      	ldr	r3, [r2, #0]
 800de72:	1d19      	adds	r1, r3, #4
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	6011      	str	r1, [r2, #0]
 800de78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800de7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800de80:	2301      	movs	r3, #1
 800de82:	e08c      	b.n	800df9e <_printf_i+0x1be>
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	6011      	str	r1, [r2, #0]
 800de88:	f010 0f40 	tst.w	r0, #64	; 0x40
 800de8c:	bf18      	it	ne
 800de8e:	b21b      	sxthne	r3, r3
 800de90:	e7cf      	b.n	800de32 <_printf_i+0x52>
 800de92:	6813      	ldr	r3, [r2, #0]
 800de94:	6825      	ldr	r5, [r4, #0]
 800de96:	1d18      	adds	r0, r3, #4
 800de98:	6010      	str	r0, [r2, #0]
 800de9a:	0628      	lsls	r0, r5, #24
 800de9c:	d501      	bpl.n	800dea2 <_printf_i+0xc2>
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	e002      	b.n	800dea8 <_printf_i+0xc8>
 800dea2:	0668      	lsls	r0, r5, #25
 800dea4:	d5fb      	bpl.n	800de9e <_printf_i+0xbe>
 800dea6:	881b      	ldrh	r3, [r3, #0]
 800dea8:	4854      	ldr	r0, [pc, #336]	; (800dffc <_printf_i+0x21c>)
 800deaa:	296f      	cmp	r1, #111	; 0x6f
 800deac:	bf14      	ite	ne
 800deae:	220a      	movne	r2, #10
 800deb0:	2208      	moveq	r2, #8
 800deb2:	2100      	movs	r1, #0
 800deb4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800deb8:	6865      	ldr	r5, [r4, #4]
 800deba:	60a5      	str	r5, [r4, #8]
 800debc:	2d00      	cmp	r5, #0
 800debe:	f2c0 8095 	blt.w	800dfec <_printf_i+0x20c>
 800dec2:	6821      	ldr	r1, [r4, #0]
 800dec4:	f021 0104 	bic.w	r1, r1, #4
 800dec8:	6021      	str	r1, [r4, #0]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d13d      	bne.n	800df4a <_printf_i+0x16a>
 800dece:	2d00      	cmp	r5, #0
 800ded0:	f040 808e 	bne.w	800dff0 <_printf_i+0x210>
 800ded4:	4665      	mov	r5, ip
 800ded6:	2a08      	cmp	r2, #8
 800ded8:	d10b      	bne.n	800def2 <_printf_i+0x112>
 800deda:	6823      	ldr	r3, [r4, #0]
 800dedc:	07db      	lsls	r3, r3, #31
 800dede:	d508      	bpl.n	800def2 <_printf_i+0x112>
 800dee0:	6923      	ldr	r3, [r4, #16]
 800dee2:	6862      	ldr	r2, [r4, #4]
 800dee4:	429a      	cmp	r2, r3
 800dee6:	bfde      	ittt	le
 800dee8:	2330      	movle	r3, #48	; 0x30
 800deea:	f805 3c01 	strble.w	r3, [r5, #-1]
 800deee:	f105 35ff 	addle.w	r5, r5, #4294967295
 800def2:	ebac 0305 	sub.w	r3, ip, r5
 800def6:	6123      	str	r3, [r4, #16]
 800def8:	f8cd 8000 	str.w	r8, [sp]
 800defc:	463b      	mov	r3, r7
 800defe:	aa03      	add	r2, sp, #12
 800df00:	4621      	mov	r1, r4
 800df02:	4630      	mov	r0, r6
 800df04:	f7ff fef6 	bl	800dcf4 <_printf_common>
 800df08:	3001      	adds	r0, #1
 800df0a:	d14d      	bne.n	800dfa8 <_printf_i+0x1c8>
 800df0c:	f04f 30ff 	mov.w	r0, #4294967295
 800df10:	b005      	add	sp, #20
 800df12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df16:	4839      	ldr	r0, [pc, #228]	; (800dffc <_printf_i+0x21c>)
 800df18:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800df1c:	6813      	ldr	r3, [r2, #0]
 800df1e:	6821      	ldr	r1, [r4, #0]
 800df20:	1d1d      	adds	r5, r3, #4
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	6015      	str	r5, [r2, #0]
 800df26:	060a      	lsls	r2, r1, #24
 800df28:	d50b      	bpl.n	800df42 <_printf_i+0x162>
 800df2a:	07ca      	lsls	r2, r1, #31
 800df2c:	bf44      	itt	mi
 800df2e:	f041 0120 	orrmi.w	r1, r1, #32
 800df32:	6021      	strmi	r1, [r4, #0]
 800df34:	b91b      	cbnz	r3, 800df3e <_printf_i+0x15e>
 800df36:	6822      	ldr	r2, [r4, #0]
 800df38:	f022 0220 	bic.w	r2, r2, #32
 800df3c:	6022      	str	r2, [r4, #0]
 800df3e:	2210      	movs	r2, #16
 800df40:	e7b7      	b.n	800deb2 <_printf_i+0xd2>
 800df42:	064d      	lsls	r5, r1, #25
 800df44:	bf48      	it	mi
 800df46:	b29b      	uxthmi	r3, r3
 800df48:	e7ef      	b.n	800df2a <_printf_i+0x14a>
 800df4a:	4665      	mov	r5, ip
 800df4c:	fbb3 f1f2 	udiv	r1, r3, r2
 800df50:	fb02 3311 	mls	r3, r2, r1, r3
 800df54:	5cc3      	ldrb	r3, [r0, r3]
 800df56:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800df5a:	460b      	mov	r3, r1
 800df5c:	2900      	cmp	r1, #0
 800df5e:	d1f5      	bne.n	800df4c <_printf_i+0x16c>
 800df60:	e7b9      	b.n	800ded6 <_printf_i+0xf6>
 800df62:	6813      	ldr	r3, [r2, #0]
 800df64:	6825      	ldr	r5, [r4, #0]
 800df66:	6961      	ldr	r1, [r4, #20]
 800df68:	1d18      	adds	r0, r3, #4
 800df6a:	6010      	str	r0, [r2, #0]
 800df6c:	0628      	lsls	r0, r5, #24
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	d501      	bpl.n	800df76 <_printf_i+0x196>
 800df72:	6019      	str	r1, [r3, #0]
 800df74:	e002      	b.n	800df7c <_printf_i+0x19c>
 800df76:	066a      	lsls	r2, r5, #25
 800df78:	d5fb      	bpl.n	800df72 <_printf_i+0x192>
 800df7a:	8019      	strh	r1, [r3, #0]
 800df7c:	2300      	movs	r3, #0
 800df7e:	6123      	str	r3, [r4, #16]
 800df80:	4665      	mov	r5, ip
 800df82:	e7b9      	b.n	800def8 <_printf_i+0x118>
 800df84:	6813      	ldr	r3, [r2, #0]
 800df86:	1d19      	adds	r1, r3, #4
 800df88:	6011      	str	r1, [r2, #0]
 800df8a:	681d      	ldr	r5, [r3, #0]
 800df8c:	6862      	ldr	r2, [r4, #4]
 800df8e:	2100      	movs	r1, #0
 800df90:	4628      	mov	r0, r5
 800df92:	f7f2 f925 	bl	80001e0 <memchr>
 800df96:	b108      	cbz	r0, 800df9c <_printf_i+0x1bc>
 800df98:	1b40      	subs	r0, r0, r5
 800df9a:	6060      	str	r0, [r4, #4]
 800df9c:	6863      	ldr	r3, [r4, #4]
 800df9e:	6123      	str	r3, [r4, #16]
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dfa6:	e7a7      	b.n	800def8 <_printf_i+0x118>
 800dfa8:	6923      	ldr	r3, [r4, #16]
 800dfaa:	462a      	mov	r2, r5
 800dfac:	4639      	mov	r1, r7
 800dfae:	4630      	mov	r0, r6
 800dfb0:	47c0      	blx	r8
 800dfb2:	3001      	adds	r0, #1
 800dfb4:	d0aa      	beq.n	800df0c <_printf_i+0x12c>
 800dfb6:	6823      	ldr	r3, [r4, #0]
 800dfb8:	079b      	lsls	r3, r3, #30
 800dfba:	d413      	bmi.n	800dfe4 <_printf_i+0x204>
 800dfbc:	68e0      	ldr	r0, [r4, #12]
 800dfbe:	9b03      	ldr	r3, [sp, #12]
 800dfc0:	4298      	cmp	r0, r3
 800dfc2:	bfb8      	it	lt
 800dfc4:	4618      	movlt	r0, r3
 800dfc6:	e7a3      	b.n	800df10 <_printf_i+0x130>
 800dfc8:	2301      	movs	r3, #1
 800dfca:	464a      	mov	r2, r9
 800dfcc:	4639      	mov	r1, r7
 800dfce:	4630      	mov	r0, r6
 800dfd0:	47c0      	blx	r8
 800dfd2:	3001      	adds	r0, #1
 800dfd4:	d09a      	beq.n	800df0c <_printf_i+0x12c>
 800dfd6:	3501      	adds	r5, #1
 800dfd8:	68e3      	ldr	r3, [r4, #12]
 800dfda:	9a03      	ldr	r2, [sp, #12]
 800dfdc:	1a9b      	subs	r3, r3, r2
 800dfde:	42ab      	cmp	r3, r5
 800dfe0:	dcf2      	bgt.n	800dfc8 <_printf_i+0x1e8>
 800dfe2:	e7eb      	b.n	800dfbc <_printf_i+0x1dc>
 800dfe4:	2500      	movs	r5, #0
 800dfe6:	f104 0919 	add.w	r9, r4, #25
 800dfea:	e7f5      	b.n	800dfd8 <_printf_i+0x1f8>
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d1ac      	bne.n	800df4a <_printf_i+0x16a>
 800dff0:	7803      	ldrb	r3, [r0, #0]
 800dff2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dff6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dffa:	e76c      	b.n	800ded6 <_printf_i+0xf6>
 800dffc:	0800e4a5 	.word	0x0800e4a5
 800e000:	0800e4b6 	.word	0x0800e4b6

0800e004 <memmove>:
 800e004:	4288      	cmp	r0, r1
 800e006:	b510      	push	{r4, lr}
 800e008:	eb01 0302 	add.w	r3, r1, r2
 800e00c:	d807      	bhi.n	800e01e <memmove+0x1a>
 800e00e:	1e42      	subs	r2, r0, #1
 800e010:	4299      	cmp	r1, r3
 800e012:	d00a      	beq.n	800e02a <memmove+0x26>
 800e014:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e018:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e01c:	e7f8      	b.n	800e010 <memmove+0xc>
 800e01e:	4283      	cmp	r3, r0
 800e020:	d9f5      	bls.n	800e00e <memmove+0xa>
 800e022:	1881      	adds	r1, r0, r2
 800e024:	1ad2      	subs	r2, r2, r3
 800e026:	42d3      	cmn	r3, r2
 800e028:	d100      	bne.n	800e02c <memmove+0x28>
 800e02a:	bd10      	pop	{r4, pc}
 800e02c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e030:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e034:	e7f7      	b.n	800e026 <memmove+0x22>
	...

0800e038 <_free_r>:
 800e038:	b538      	push	{r3, r4, r5, lr}
 800e03a:	4605      	mov	r5, r0
 800e03c:	2900      	cmp	r1, #0
 800e03e:	d045      	beq.n	800e0cc <_free_r+0x94>
 800e040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e044:	1f0c      	subs	r4, r1, #4
 800e046:	2b00      	cmp	r3, #0
 800e048:	bfb8      	it	lt
 800e04a:	18e4      	addlt	r4, r4, r3
 800e04c:	f000 f8d2 	bl	800e1f4 <__malloc_lock>
 800e050:	4a1f      	ldr	r2, [pc, #124]	; (800e0d0 <_free_r+0x98>)
 800e052:	6813      	ldr	r3, [r2, #0]
 800e054:	4610      	mov	r0, r2
 800e056:	b933      	cbnz	r3, 800e066 <_free_r+0x2e>
 800e058:	6063      	str	r3, [r4, #4]
 800e05a:	6014      	str	r4, [r2, #0]
 800e05c:	4628      	mov	r0, r5
 800e05e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e062:	f000 b8c8 	b.w	800e1f6 <__malloc_unlock>
 800e066:	42a3      	cmp	r3, r4
 800e068:	d90c      	bls.n	800e084 <_free_r+0x4c>
 800e06a:	6821      	ldr	r1, [r4, #0]
 800e06c:	1862      	adds	r2, r4, r1
 800e06e:	4293      	cmp	r3, r2
 800e070:	bf04      	itt	eq
 800e072:	681a      	ldreq	r2, [r3, #0]
 800e074:	685b      	ldreq	r3, [r3, #4]
 800e076:	6063      	str	r3, [r4, #4]
 800e078:	bf04      	itt	eq
 800e07a:	1852      	addeq	r2, r2, r1
 800e07c:	6022      	streq	r2, [r4, #0]
 800e07e:	6004      	str	r4, [r0, #0]
 800e080:	e7ec      	b.n	800e05c <_free_r+0x24>
 800e082:	4613      	mov	r3, r2
 800e084:	685a      	ldr	r2, [r3, #4]
 800e086:	b10a      	cbz	r2, 800e08c <_free_r+0x54>
 800e088:	42a2      	cmp	r2, r4
 800e08a:	d9fa      	bls.n	800e082 <_free_r+0x4a>
 800e08c:	6819      	ldr	r1, [r3, #0]
 800e08e:	1858      	adds	r0, r3, r1
 800e090:	42a0      	cmp	r0, r4
 800e092:	d10b      	bne.n	800e0ac <_free_r+0x74>
 800e094:	6820      	ldr	r0, [r4, #0]
 800e096:	4401      	add	r1, r0
 800e098:	1858      	adds	r0, r3, r1
 800e09a:	4282      	cmp	r2, r0
 800e09c:	6019      	str	r1, [r3, #0]
 800e09e:	d1dd      	bne.n	800e05c <_free_r+0x24>
 800e0a0:	6810      	ldr	r0, [r2, #0]
 800e0a2:	6852      	ldr	r2, [r2, #4]
 800e0a4:	605a      	str	r2, [r3, #4]
 800e0a6:	4401      	add	r1, r0
 800e0a8:	6019      	str	r1, [r3, #0]
 800e0aa:	e7d7      	b.n	800e05c <_free_r+0x24>
 800e0ac:	d902      	bls.n	800e0b4 <_free_r+0x7c>
 800e0ae:	230c      	movs	r3, #12
 800e0b0:	602b      	str	r3, [r5, #0]
 800e0b2:	e7d3      	b.n	800e05c <_free_r+0x24>
 800e0b4:	6820      	ldr	r0, [r4, #0]
 800e0b6:	1821      	adds	r1, r4, r0
 800e0b8:	428a      	cmp	r2, r1
 800e0ba:	bf04      	itt	eq
 800e0bc:	6811      	ldreq	r1, [r2, #0]
 800e0be:	6852      	ldreq	r2, [r2, #4]
 800e0c0:	6062      	str	r2, [r4, #4]
 800e0c2:	bf04      	itt	eq
 800e0c4:	1809      	addeq	r1, r1, r0
 800e0c6:	6021      	streq	r1, [r4, #0]
 800e0c8:	605c      	str	r4, [r3, #4]
 800e0ca:	e7c7      	b.n	800e05c <_free_r+0x24>
 800e0cc:	bd38      	pop	{r3, r4, r5, pc}
 800e0ce:	bf00      	nop
 800e0d0:	20001cf8 	.word	0x20001cf8

0800e0d4 <_malloc_r>:
 800e0d4:	b570      	push	{r4, r5, r6, lr}
 800e0d6:	1ccd      	adds	r5, r1, #3
 800e0d8:	f025 0503 	bic.w	r5, r5, #3
 800e0dc:	3508      	adds	r5, #8
 800e0de:	2d0c      	cmp	r5, #12
 800e0e0:	bf38      	it	cc
 800e0e2:	250c      	movcc	r5, #12
 800e0e4:	2d00      	cmp	r5, #0
 800e0e6:	4606      	mov	r6, r0
 800e0e8:	db01      	blt.n	800e0ee <_malloc_r+0x1a>
 800e0ea:	42a9      	cmp	r1, r5
 800e0ec:	d903      	bls.n	800e0f6 <_malloc_r+0x22>
 800e0ee:	230c      	movs	r3, #12
 800e0f0:	6033      	str	r3, [r6, #0]
 800e0f2:	2000      	movs	r0, #0
 800e0f4:	bd70      	pop	{r4, r5, r6, pc}
 800e0f6:	f000 f87d 	bl	800e1f4 <__malloc_lock>
 800e0fa:	4a21      	ldr	r2, [pc, #132]	; (800e180 <_malloc_r+0xac>)
 800e0fc:	6814      	ldr	r4, [r2, #0]
 800e0fe:	4621      	mov	r1, r4
 800e100:	b991      	cbnz	r1, 800e128 <_malloc_r+0x54>
 800e102:	4c20      	ldr	r4, [pc, #128]	; (800e184 <_malloc_r+0xb0>)
 800e104:	6823      	ldr	r3, [r4, #0]
 800e106:	b91b      	cbnz	r3, 800e110 <_malloc_r+0x3c>
 800e108:	4630      	mov	r0, r6
 800e10a:	f000 f863 	bl	800e1d4 <_sbrk_r>
 800e10e:	6020      	str	r0, [r4, #0]
 800e110:	4629      	mov	r1, r5
 800e112:	4630      	mov	r0, r6
 800e114:	f000 f85e 	bl	800e1d4 <_sbrk_r>
 800e118:	1c43      	adds	r3, r0, #1
 800e11a:	d124      	bne.n	800e166 <_malloc_r+0x92>
 800e11c:	230c      	movs	r3, #12
 800e11e:	6033      	str	r3, [r6, #0]
 800e120:	4630      	mov	r0, r6
 800e122:	f000 f868 	bl	800e1f6 <__malloc_unlock>
 800e126:	e7e4      	b.n	800e0f2 <_malloc_r+0x1e>
 800e128:	680b      	ldr	r3, [r1, #0]
 800e12a:	1b5b      	subs	r3, r3, r5
 800e12c:	d418      	bmi.n	800e160 <_malloc_r+0x8c>
 800e12e:	2b0b      	cmp	r3, #11
 800e130:	d90f      	bls.n	800e152 <_malloc_r+0x7e>
 800e132:	600b      	str	r3, [r1, #0]
 800e134:	50cd      	str	r5, [r1, r3]
 800e136:	18cc      	adds	r4, r1, r3
 800e138:	4630      	mov	r0, r6
 800e13a:	f000 f85c 	bl	800e1f6 <__malloc_unlock>
 800e13e:	f104 000b 	add.w	r0, r4, #11
 800e142:	1d23      	adds	r3, r4, #4
 800e144:	f020 0007 	bic.w	r0, r0, #7
 800e148:	1ac3      	subs	r3, r0, r3
 800e14a:	d0d3      	beq.n	800e0f4 <_malloc_r+0x20>
 800e14c:	425a      	negs	r2, r3
 800e14e:	50e2      	str	r2, [r4, r3]
 800e150:	e7d0      	b.n	800e0f4 <_malloc_r+0x20>
 800e152:	428c      	cmp	r4, r1
 800e154:	684b      	ldr	r3, [r1, #4]
 800e156:	bf16      	itet	ne
 800e158:	6063      	strne	r3, [r4, #4]
 800e15a:	6013      	streq	r3, [r2, #0]
 800e15c:	460c      	movne	r4, r1
 800e15e:	e7eb      	b.n	800e138 <_malloc_r+0x64>
 800e160:	460c      	mov	r4, r1
 800e162:	6849      	ldr	r1, [r1, #4]
 800e164:	e7cc      	b.n	800e100 <_malloc_r+0x2c>
 800e166:	1cc4      	adds	r4, r0, #3
 800e168:	f024 0403 	bic.w	r4, r4, #3
 800e16c:	42a0      	cmp	r0, r4
 800e16e:	d005      	beq.n	800e17c <_malloc_r+0xa8>
 800e170:	1a21      	subs	r1, r4, r0
 800e172:	4630      	mov	r0, r6
 800e174:	f000 f82e 	bl	800e1d4 <_sbrk_r>
 800e178:	3001      	adds	r0, #1
 800e17a:	d0cf      	beq.n	800e11c <_malloc_r+0x48>
 800e17c:	6025      	str	r5, [r4, #0]
 800e17e:	e7db      	b.n	800e138 <_malloc_r+0x64>
 800e180:	20001cf8 	.word	0x20001cf8
 800e184:	20001cfc 	.word	0x20001cfc

0800e188 <_realloc_r>:
 800e188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e18a:	4607      	mov	r7, r0
 800e18c:	4614      	mov	r4, r2
 800e18e:	460e      	mov	r6, r1
 800e190:	b921      	cbnz	r1, 800e19c <_realloc_r+0x14>
 800e192:	4611      	mov	r1, r2
 800e194:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e198:	f7ff bf9c 	b.w	800e0d4 <_malloc_r>
 800e19c:	b922      	cbnz	r2, 800e1a8 <_realloc_r+0x20>
 800e19e:	f7ff ff4b 	bl	800e038 <_free_r>
 800e1a2:	4625      	mov	r5, r4
 800e1a4:	4628      	mov	r0, r5
 800e1a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e1a8:	f000 f826 	bl	800e1f8 <_malloc_usable_size_r>
 800e1ac:	42a0      	cmp	r0, r4
 800e1ae:	d20f      	bcs.n	800e1d0 <_realloc_r+0x48>
 800e1b0:	4621      	mov	r1, r4
 800e1b2:	4638      	mov	r0, r7
 800e1b4:	f7ff ff8e 	bl	800e0d4 <_malloc_r>
 800e1b8:	4605      	mov	r5, r0
 800e1ba:	2800      	cmp	r0, #0
 800e1bc:	d0f2      	beq.n	800e1a4 <_realloc_r+0x1c>
 800e1be:	4631      	mov	r1, r6
 800e1c0:	4622      	mov	r2, r4
 800e1c2:	f7ff fbf7 	bl	800d9b4 <memcpy>
 800e1c6:	4631      	mov	r1, r6
 800e1c8:	4638      	mov	r0, r7
 800e1ca:	f7ff ff35 	bl	800e038 <_free_r>
 800e1ce:	e7e9      	b.n	800e1a4 <_realloc_r+0x1c>
 800e1d0:	4635      	mov	r5, r6
 800e1d2:	e7e7      	b.n	800e1a4 <_realloc_r+0x1c>

0800e1d4 <_sbrk_r>:
 800e1d4:	b538      	push	{r3, r4, r5, lr}
 800e1d6:	4c06      	ldr	r4, [pc, #24]	; (800e1f0 <_sbrk_r+0x1c>)
 800e1d8:	2300      	movs	r3, #0
 800e1da:	4605      	mov	r5, r0
 800e1dc:	4608      	mov	r0, r1
 800e1de:	6023      	str	r3, [r4, #0]
 800e1e0:	f7f3 f81a 	bl	8001218 <_sbrk>
 800e1e4:	1c43      	adds	r3, r0, #1
 800e1e6:	d102      	bne.n	800e1ee <_sbrk_r+0x1a>
 800e1e8:	6823      	ldr	r3, [r4, #0]
 800e1ea:	b103      	cbz	r3, 800e1ee <_sbrk_r+0x1a>
 800e1ec:	602b      	str	r3, [r5, #0]
 800e1ee:	bd38      	pop	{r3, r4, r5, pc}
 800e1f0:	2000b04c 	.word	0x2000b04c

0800e1f4 <__malloc_lock>:
 800e1f4:	4770      	bx	lr

0800e1f6 <__malloc_unlock>:
 800e1f6:	4770      	bx	lr

0800e1f8 <_malloc_usable_size_r>:
 800e1f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1fc:	1f18      	subs	r0, r3, #4
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	bfbc      	itt	lt
 800e202:	580b      	ldrlt	r3, [r1, r0]
 800e204:	18c0      	addlt	r0, r0, r3
 800e206:	4770      	bx	lr

0800e208 <_init>:
 800e208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e20a:	bf00      	nop
 800e20c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e20e:	bc08      	pop	{r3}
 800e210:	469e      	mov	lr, r3
 800e212:	4770      	bx	lr

0800e214 <_fini>:
 800e214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e216:	bf00      	nop
 800e218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e21a:	bc08      	pop	{r3}
 800e21c:	469e      	mov	lr, r3
 800e21e:	4770      	bx	lr
