//
// Generated by Bluespec Compiler, version 2023.07 (build 0eb551dc)
//
// On Tue Jul 29 14:28:06 +04 2025
//
//
// Ports:
// Name                         I/O  size props
// fn_decode_rs2                  O     5
// fn_decode_rs2_inst             I    32
// fn_decode_rs2_csrs             I   242 unused
//
// Combinational paths from inputs to outputs:
//   fn_decode_rs2_inst -> fn_decode_rs2
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module module_fn_decode_rs2(fn_decode_rs2_inst,
			    fn_decode_rs2_csrs,
			    fn_decode_rs2);
  // value method fn_decode_rs2
  input  [31 : 0] fn_decode_rs2_inst;
  input  [241 : 0] fn_decode_rs2_csrs;
  output [4 : 0] fn_decode_rs2;

  // signals for module outputs
  wire [4 : 0] fn_decode_rs2;

  // remaining internal signals
  reg [4 : 0] CASE_fn_decode_rs2_inst_BITS_31_TO_25_0b1001_f_ETC__q1,
	      CASE_fn_decode_rs2_inst_BITS_6_TO_4_0b1_0_0b10_ETC__q2;

  // value method fn_decode_rs2
  assign fn_decode_rs2 =
	     (fn_decode_rs2_inst[6:2] == 5'b11011 ||
	      fn_decode_rs2_inst[6:2] == 5'b11001 ||
	      fn_decode_rs2_inst[6:2] == 5'b01101 ||
	      fn_decode_rs2_inst[6:2] == 5'b00101 ||
	      fn_decode_rs2_inst[6:4] == 3'b0) ?
	       5'd0 :
	       ((fn_decode_rs2_inst[6:2] == 5'b11100) ?
		  ((fn_decode_rs2_inst[14:12] == 3'd0) ?
		     CASE_fn_decode_rs2_inst_BITS_31_TO_25_0b1001_f_ETC__q1 :
		     5'd0) :
		  CASE_fn_decode_rs2_inst_BITS_6_TO_4_0b1_0_0b10_ETC__q2) ;

  // remaining internal signals
  always@(fn_decode_rs2_inst)
  begin
    case (fn_decode_rs2_inst[31:25])
      7'b0001001, 7'b0010001, 7'b0110001:
	  CASE_fn_decode_rs2_inst_BITS_31_TO_25_0b1001_f_ETC__q1 =
	      fn_decode_rs2_inst[24:20];
      default: CASE_fn_decode_rs2_inst_BITS_31_TO_25_0b1001_f_ETC__q1 = 5'd0;
    endcase
  end
  always@(fn_decode_rs2_inst)
  begin
    case (fn_decode_rs2_inst[6:4])
      3'b001: CASE_fn_decode_rs2_inst_BITS_6_TO_4_0b1_0_0b10_ETC__q2 = 5'd0;
      3'b101:
	  CASE_fn_decode_rs2_inst_BITS_6_TO_4_0b1_0_0b10_ETC__q2 =
	      fn_decode_rs2_inst[30] ? 5'd0 : fn_decode_rs2_inst[24:20];
      default: CASE_fn_decode_rs2_inst_BITS_6_TO_4_0b1_0_0b10_ETC__q2 =
		   fn_decode_rs2_inst[24:20];
    endcase
  end
endmodule  // module_fn_decode_rs2

