
===========================
**utils**
===========================

Various Verilog modules used by basil.

- 3_stage_synchronizer
- bus_to_ip
- cdc_pulse_sync
- cdc_pulse_sync_cnt
- cdc_syncfifo
- CG_MOD_neg
- CG_MOD_pos
- clock_divider
- ddr_des
- fifo_32_to_8
- flag_domain_crossing
- flag_domain_crossing_ce
- generic_fifo
- IDDR_s3
- IDDR_sim
- ODDR_s3
- pulse_gen_rising
- RAMB16_S1_S2_sim
- RAMB16_S1_S9_sim
- rbcp_to_bus
- reset_gen
- simple_arbiter
- three_stage_synchronizer_ce