# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projLab1B.srcs/sources_1/new/Lab1B.vhd" \
"../../../../projLab1B.srcs/sim_1/new/Lab1B_tb.vhd" \

# Do not sort compile order
nosort
