// Seed: 2037366431
module module_0 (
    output uwire module_0,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input tri id_6,
    input uwire id_7,
    output supply0 id_8,
    output tri id_9,
    output tri id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input wand id_17,
    output wire id_18,
    output wor id_19,
    output supply0 id_20,
    input supply1 id_21,
    output wand id_22,
    input supply1 id_23,
    output supply0 id_24,
    output supply1 id_25,
    input tri id_26,
    output wor id_27
);
  wire id_29;
  tri1 id_30;
  assign id_27 = id_30;
  assign id_4  = 1;
  assign id_1  = 1 ? ~id_12 : 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7
);
  supply0 id_9, id_10;
  module_0(
      id_0,
      id_0,
      id_4,
      id_1,
      id_3,
      id_5,
      id_6,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_1,
      id_4,
      id_2,
      id_7,
      id_2,
      id_3,
      id_3,
      id_3,
      id_5,
      id_0,
      id_1,
      id_0,
      id_3,
      id_4,
      id_0
  );
  assign id_10 = 1'b0 == 1;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
