<div class="table-wrap"><style>[data-colorid=f23677nodc]{color:#242424} html[data-color-mode=dark] [data-colorid=f23677nodc]{color:#dbdbdb}[data-colorid=p9dvgykj7n]{color:#242424} html[data-color-mode=dark] [data-colorid=p9dvgykj7n]{color:#dbdbdb}[data-colorid=avf8vv4hc4]{color:#242424} html[data-color-mode=dark] [data-colorid=avf8vv4hc4]{color:#dbdbdb}[data-colorid=v5ipuh4pma]{color:#242424} html[data-color-mode=dark] [data-colorid=v5ipuh4pma]{color:#dbdbdb}[data-colorid=nhhq2yie4b]{color:#242424} html[data-color-mode=dark] [data-colorid=nhhq2yie4b]{color:#dbdbdb}[data-colorid=r6vquttl3n]{color:#242424} html[data-color-mode=dark] [data-colorid=r6vquttl3n]{color:#dbdbdb}[data-colorid=gk4ccx1sqc]{color:#242424} html[data-color-mode=dark] [data-colorid=gk4ccx1sqc]{color:#dbdbdb}</style><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 5.22488%;" /><col style="width: 5.84763%;" /><col style="width: 3.47811%;" /><col style="width: 3.2617%;" /><col style="width: 4.47248%;" /><col style="width: 3.25061%;" /><col style="width: 9.68676%;" /><col style="width: 2.98599%;" /><col style="width: 31.5913%;" /><col style="width: 25.533%;" /><col style="width: 4.69516%;" /></colgroup><tbody><tr><th class="confluenceTh">Block</th><th colspan="1" class="confluenceTh">Owner</th><th colspan="1" class="confluenceTh">Coverage coding completed (%)&nbsp;&nbsp;</th><th colspan="1" class="confluenceTh"><p>Review&nbsp;</p><p>status&nbsp; &amp; Date&nbsp;</p></th><th colspan="1" class="confluenceTh">coding finish date</th><th colspan="1" class="confluenceTh"><p>functional&nbsp;</p><p>coverage&nbsp;</p><p>completion</p><p>target date</p></th><th colspan="1" class="confluenceTh">Configurations&nbsp;</th><th colspan="1" class="confluenceTh"><p>functional</p><p>coverage (%)</p></th><th class="confluenceTh">UCDB</th><th colspan="1" class="confluenceTh">Functional Coverage Holes&nbsp; Review&nbsp;</th><th colspan="1" class="confluenceTh">Resolution for coverage Holes&nbsp;</th></tr><tr><td rowspan="7" class="confluenceTd">DCE</td><td rowspan="7" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37e45f63fd0069b55519" href="https://arterisip.atlassian.net/wiki/people/624b37e45f63fd0069b55519?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Niteesh Reddy Varra (Deactivated)</a></p></div></td><td rowspan="7" class="confluenceTd">100%</td><td rowspan="7" class="confluenceTd"><p>&nbsp;completed&nbsp;</p><p>&nbsp;11/16/2021</p></td><td rowspan="7" class="confluenceTd">12/01/2021</td><td rowspan="7" class="confluenceTd">12/31/2021</td><td colspan="1" class="confluenceTd"><p>hw_cfg_2</p></td><td colspan="1" class="confluenceTd"><p>99.94%</p></td><td colspan="1" class="confluenceTd"><p>vsim -viewcov /scratch/nvarra/work_space/event_ws/hw-ncr/regression/2022_01_31_1655/debug/dce/hw_cfg_2/coverage/merged_dce_hw_cfg_2.ucdb</p></td><td colspan="1" class="confluenceTd"><ol><li>event.timeout_thld</li><li>Mrd_req.with Dm hit req_inv_othre_own_share_present</li><li>Mrd with stash&nbsp;</li></ol></td><td colspan="1" class="confluenceTd"><p><strong>MrdReq with DM&nbsp; hit req as Inv and other owner present and sharer present:</strong></p><p>Other than RdUnq where we issue SnpInvDtw other read types get data from Owner, so no MRD for other reads</p><p><strong>Mrd with stash:</strong></p><p>Ignore bins typo</p></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_3</td><td colspan="1" class="confluenceTd">99.49%</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/nvarra/work_space/event_ws/hw-ncr/regression/2022_01_31_2038/debug/dce/hw_cfg_3/coverage/merged_dce_hw_cfg_3.ucdb</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7</td><td colspan="1" class="confluenceTd">98.06%</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/nvarra/work_space/event_ws/hw-ncr/regression/2022_02_01_0838/debug/dce/hw_cfg_7/coverage/merged_dce_hw_cfg_7.ucdb</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_20</td><td colspan="1" class="confluenceTd">99.24%</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/nvarra/work_space/event_ws/hw-ncr/regression/2022_02_01_1947/debug/dce/hw_cfg_20/coverage/merged_dce_hw_cfg_20.ucdb</td><td colspan="1" class="confluenceTd"><p>1.sys_event holes</p><p>2. Mrd with stash&nbsp;</p><p>3. RBR with stash</p><p>4.cmd_ld_cch_sh</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p><strong>MrdReq with DM&nbsp; hit req as Inv and other owner present and sharer present:</strong></p><p>Other than RdUnq where we issue SnpInvDtw other read types get data from Owner, so no MRD for other reads</p><p><strong>Mrd with stash:</strong></p><p>Ignore bins typo</p></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_40</td><td colspan="1" class="confluenceTd">98.15%</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/nvarra/work_space/event_ws/hw-ncr/regression/2022_02_01_2150/debug/dce/hw_cfg_40/coverage/merged_dce_hw_cfg_40.ucdb</td><td colspan="1" class="confluenceTd"><p>1.back_to_back non alloc req</p><p>2.RBR with shash</p><p>3.&nbsp;Mrd_req.with Dm hit req_inv_othre_own_share_presen</p><p>4.cross:lkuprsp_wrunq_aw</p><p>5.Rbused_hdr_uncorr_error</p><p>6.RBUused_ndp_uncorr_error</p></td><td colspan="1" class="confluenceTd"><p><strong>MrdReq with DM&nbsp; hit req as Inv and other owner present and sharer present:</strong></p><p>Other than RdUnq where we issue SnpInvDtw other read types get data from Owner, so no MRD for other reads</p></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_41</td><td colspan="1" class="confluenceTd">97.29</td><td colspan="1" class="confluenceTd">vsim -viewcov /home/nvarra/public_html/code_coverage/dce/hw_cfg_41/raw_coverage/merged_dce_hw_cfg_41.ucdb &amp;</td><td colspan="1" class="confluenceTd"><p>1.back_to_back non alloc req</p><p>2.&nbsp; Mrd_req.with Dm hit req_inv_othre_own_share_present</p><p>3. Mrd with stash&nbsp;</p><p>4. event.timeout_thld</p><p>5. back_to_back non alloc req</p></td><td colspan="1" class="confluenceTd"><p><strong>MrdReq with DM&nbsp; hit req as Inv and other owner present and sharer present:</strong></p><p>Other than RdUnq where we issue SnpInvDtw other read types get data from Owner, so no MRD for other reads</p><p><strong>Mrd with stash:</strong></p><p>Ignore bins typo</p></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_nxpauto</td><td colspan="1" class="confluenceTd">98.91%</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/nvarra/work_space/jiras/hw-ncr/regression/2022_02_22_1721/debug/dce/hw_cfg_nxpauto/coverage/merged_dce_hw_cfg_nxpauto.ucdb</td><td colspan="1" class="confluenceTd"><ol><li>STR Cmstate - SD</li><li>event.timout_thld</li><li>RBs with stash</li><li>Mrd for stash</li><li>Mrd with req_inv and owner/sharer present&nbsp;</li></ol></td><td colspan="1" class="confluenceTd"><p><strong>Mrd with stash:</strong></p><p>Ignore bins typo</p><p><strong>STR Cmstate - SD:</strong></p><p>SD not possible on one coherent AIU</p></td></tr><tr><td rowspan="8" class="confluenceTd">CHI (average of covergroups % totals, not including trace and performance counters)</td><td rowspan="8" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a></p></div></td><td rowspan="8" class="confluenceTd">100%</td><td rowspan="8" class="confluenceTd">In progress</td><td rowspan="8" class="confluenceTd"><br /></td><td rowspan="8" class="confluenceTd">12/31/2021</td><td colspan="1" class="confluenceTd">hw_config_two</td><td colspan="1" class="confluenceTd">94.83</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/kchockshi/db_fcov_4june/hw-ncr/regression/2022_06_07_2149/debug/chi_aiu/hw_config_two/coverage/merged_chi_aiu_hw_config_two.ucdb</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>1) smi seq transition(moved to 3.2.x)<br />2)snp_req(snp_dvm_msg,snp_nitcci,snp_nitcmi,snp_inv_stsh,snp_unq_stsh,snp_inv_dtr,snp_inv_dtw,snp_recall)_x_snp_rsp<br />(moved to 3.2.x).<br />3)<s> req_x_size, req_x_excompack, req_x_exel</s><br />4) <s>wdatacancel</s>, <s>snp_opcode_x_donotdatapull</s>, <s>snp_opcode_x_donotgotosd</s>.<br />5) COMP_SC response, req_x_COMP, req_x_snpsrespdataptl, smi_sysco_state_x_chi_sysco_state(moved to 3.2.x).<br />6) smi : dtw_type, smi_valid_ready_delay, qos, snp_transaction_x_stashnid, snp_transaction_x_snarf, smi_steer, smi_msg_pri, smi_msg_err(moved to 3.2.x).<br />7) Cross of cmd_type and snp_type with various smi fields.(moved to 3.2.x)</p></div></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>config256bit</p></td><td colspan="1" class="confluenceTd">95.44</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/kchockshi/db_fcov_4june/hw-ncr/regression/2022_06_09_0832/debug/chi_aiu/config256bit/coverage/merged_chi_aiu_config256bit.ucdb</td><td colspan="1" class="confluenceTd">1) smi seq transition = cmd_req_str_req_*, snp_req_*(moved to 3.2.x)<br />2) snp_req_x_snp_rsp<br />3) <s>req_x_size, req_x_excompack, req_x_exel</s><br />4)<s>&nbsp;wdatacancel</s>, <s>snp_opcode_x_donotdatapull</s>, <s>snp_opcode_x_donotgotosd</s>.<br />5) COMP_SC response, req_x_COMP, req_x_snpsrespdataptl, smi_sysco_state_x_chi_sysco_state(moved to 3.2.x)<br />6) smi : cmd_type, dtw_type, smi_valid_ready_delay, storage_type, order, cm_status_ss, cm_status_sd, cm_status_st, snp_transaction_x_stashnid, snp_transaction_x_snarf,(moved to 3.2.x)<br />7) Cross of cmd_type and snp_type with various smi fields.(moved to 3.2.x)</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">hw_cfg_20</span></td><td colspan="1" class="confluenceTd">96.1</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/kchockshi/db_fcov_4june/hw-ncr/regression/2022_06_06_1215/debug/chi_aiu/hw_cfg_20/coverage/merged_chi_aiu_hw_cfg_20.ucdb</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><br /><p>1) smi seq transition = cmd_req_str_req_*, snp_req_dtr_req_*, snp_req_dtw_req_*(

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9102">
                <a href="https://arterisip.atlassian.net/browse/CONC-9102?src=confmacro" class="jira-issue-key">CONC-9102</a>
                            </span>
)(moved to 3.2.x)<br />2) snp_req_x_snp_rsp(

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9175">
                <a href="https://arterisip.atlassian.net/browse/CONC-9175?src=confmacro" class="jira-issue-key">CONC-9175</a>
                            </span>
,&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9178">
                <a href="https://arterisip.atlassian.net/browse/CONC-9178?src=confmacro" class="jira-issue-key">CONC-9178</a>
                            </span>
,&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9180">
                <a href="https://arterisip.atlassian.net/browse/CONC-9180?src=confmacro" class="jira-issue-key">CONC-9180</a>
                            </span>
,&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9183">
                <a href="https://arterisip.atlassian.net/browse/CONC-9183?src=confmacro" class="jira-issue-key">CONC-9183</a>
                            </span>
,&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9194">
                <a href="https://arterisip.atlassian.net/browse/CONC-9194?src=confmacro" class="jira-issue-key">CONC-9194</a>
                            </span>
)<br />3) <s>req_x_size, req_x_excompack, req_x_exel</s>(

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9084">
                <a href="https://arterisip.atlassian.net/browse/CONC-9084?src=confmacro" class="jira-issue-key">CONC-9084</a>
                            </span>
,&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9085">
                <a href="https://arterisip.atlassian.net/browse/CONC-9085?src=confmacro" class="jira-issue-key">CONC-9085</a>
                            </span>
)<br />4) <s>wdatacancel,</s> <s>snp_opcode_x_donotdatapull</s>, <s>snp_opcode_x_donotgotosd</s>.(

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9071">
                <a href="https://arterisip.atlassian.net/browse/CONC-9071?src=confmacro" class="jira-issue-key">CONC-9071</a>
                            </span>
)<br />5) req_type_x_compdata_resp, req_type_x_comp_resp, req_x_snpsrespdataptl, req_x_snpsresp, req_x_snpsrespdata, smi_sysco_state_x_chi_sysco_state(

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9115">
                <a href="https://arterisip.atlassian.net/browse/CONC-9115?src=confmacro" class="jira-issue-key">CONC-9115</a>
                            </span>
,&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9132">
                <a href="https://arterisip.atlassian.net/browse/CONC-9132?src=confmacro" class="jira-issue-key">CONC-9132</a>
                            </span>
,&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9146">
                <a href="https://arterisip.atlassian.net/browse/CONC-9146?src=confmacro" class="jira-issue-key">CONC-9146</a>
                            </span>
)(moved to 3.2.x)<br />6) smi : cmd_type, dtw_type, smi_valid_ready_delay, smi_steer, smi_msg_err, smi_msg_tier, cm_status_ss, cm_status_sd, cm_status_st(moved to 3.2.x)<br />7) Cross of cmd_type and snp_type with various smi fields.(moved to 3.2.x)</p></div></td><td colspan="1" class="confluenceTd">1) Added plusarg to cover &quot;writedatacancel&quot; opcode in chi_wdata_port cg.<br />2) Added illegal bins for opcode_cross_donotdatapull, opcode_cross_donotgotosd, opcode_cross_ns in chi_snp_port cg.<br />3) Added illegal/ignore bins for chi_req_opcode_cross_expcompack, chi_req_opcode_cross_size, chi_req_opcode_cross_excl<br />in chi_req_port cg.<br />4) Sample logic updated for atomic_addr_size_alignment cg.<br />5) Sample logic updated for req_cross_resp cg.</td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7</td><td colspan="1" class="confluenceTd">92.88</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/kchockshi/db_fcov_4june/hw-ncr/regression/2022_06_07_0919/debug/chi_aiu/hw_cfg_7/coverage/merged_chi_aiu_hw_cfg_7.ucdb</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7_all_ecc</td><td colspan="1" class="confluenceTd">96.38</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/kchockshi/db_fcov_4june/hw-ncr/regression/2022_06_09_1136/debug/chi_aiu/hw_cfg_7_all_ecc/coverage/merged_chi_aiu_hw_cfg_7_all_ecc.ucdb</td><td colspan="1" class="confluenceTd">1) smi seq transition = cmd_req_str_req_*, snp_req_dtr_req_*, snp_req_dtw_req_*(moved to 3.2.x)<br />2) snp_req_x_snp_rsp<br />3) <s>req_x_size</s>, <s>req_x_excompack</s>,<s> req_x_exel</s><br />4) wdata_opcode(<s>DATALCRDRETURN</s>,SNPRESPDATAPTL), <br />5) <s>snp_addr_match_chi_req</s>, <s>snp_req_x_ns</s>, <s>snp_req_delay</s><br />6) COMP_SC response, cmd_req_latency, req_x_comp_resp, req_x_snpsrespdataptl, req_x_snpsrespdata, req_x_snpsrespdata<br />7) smi : cmd_type, dtw_type, snp_type, smi_valid_ready_delay, smi_steer, smi_msg_err, smi_msg_type, smi_msg_tier, cm_status_ss, cm_status_sd, cm_status_st, smi_msg_direction(moved to 3.2.x)<br />8) Cross of cmd_type and snp_type with various smi fields.(moved to 3.2.x)</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7_all_parity</td><td colspan="1" class="confluenceTd">95.94</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/kchockshi/db_fcov_4june/hw-ncr/regression/2022_06_07_0919/debug/chi_aiu/hw_cfg_7_all_parity/coverage/merged_chi_aiu_hw_cfg_7_all_parity.ucdb</td><td colspan="1" class="confluenceTd">1) smi seq transition = cmd_req_str_req_*, snp_req_dtr_req_*, snp_req_dtw_req_*(moved to 3.2.x)<br />2) snp_req_x_snp_rsp<br />3) <s>req_x_size, req_x_excompack, req_x_exel</s><br />4) wdata_opcode(<s>DATALCRDRETURN</s>,SNPRESPDATAPTL), <br />5)<s> snp_addr_match_chi_req</s>, <s>snp_req_x_ns</s>, snp_req_delay, sys_req_events(moved to 3.2.x)<br />6) smi : cmd_type, dtw_type, snp_type, smi_valid_ready_delay, smi_steer, smi_msg_err, smi_msg_type, smi_msg_tier, cm_status_ss, cm_status_sd, cm_status_st, smi_msg_direction(moved to 3.2.x)<br />7) Cross of cmd_type and snp_type with various smi fields.(moved to 3.2.x)</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>hw_config_resilency_placeholder</p></td><td colspan="1" class="confluenceTd">94.52</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/kchockshi/db_fcov_4june/hw-ncr/regression/2022_06_09_0832/debug/chi_aiu/hw_config_resiliency_placeholder/coverage/merged_chi_aiu_hw_config_resiliency_placeholder.ucdb</td><td colspan="1" class="confluenceTd">1) smi seq transition = cmd_req_str_req_*, snp_req_dtr_req_*, snp_req_dtw_req_*(moved to 3.2.x)<br />2) snp_req_x_snp_rsp<br />3)<s> req_x_size</s>,<s> req_x_excompack</s>, <s>req_x_exel</s><br />4) wdata_opcode(<s>DATALCRDRETURN</s>,SNPRESPDATAPTL), <br />5) <s>snp_addr_match_chi_req</s>, <s>snp_req_x_ns</s>, snp_req_delay, sys_req_events(moved to 3.2.x)<br />6) smi : cmd_type, dtw_type, snp_type, smi_valid_ready_delay, smi_steer, smi_msg_err, smi_msg_type, smi_msg_tier, cm_status_ss, cm_status_sd, cm_status_st, smi_msg_direction(moved to 3.2.x)<br />7) Cross of cmd_type and snp_type with various smi fields.(moved to 3.2.x)</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_nxpauto</td><td colspan="1" class="confluenceTd">96.31</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/kchockshi/db_fcov_4june/hw-ncr/regression/2022_06_07_2149/debug/chi_aiu/hw_cfg_nxpauto/coverage/merged_chi_aiu_hw_cfg_nxpauto.ucdb</td><td colspan="1" class="confluenceTd">1) smi seq transition = cmd_req_str_req_*, snp_req_*(moved to 3.2.x)<br />2) snp_req_x_snp_rsp<br />3) <s>req_x_size, req_x_excompack, req_x_exel</s><br />4) <s>req_type_for wdatacancel</s>, s<s>np_opcode_x_donotdatapull</s>, <s>snp_opcode_x_donotgotosd</s>.<br />5) COMP_SC response, req_x_COMP, req_x_snpsrespdataptl, smi_sysco_state_x_chi_sysco_state, sys_req_events<br />6) smi : cmd_type, dtw_type, smi_msg_type, smi_valid_ready_delay, smi_steer, smi_msg_err, smi_msg_tier, cm_status_ss, cm_status_sd, cm_status_st, smi_msg_direction(moved to 3.2.x)<br />7) Cross of cmd_type and snp_type with various smi fields.(moved to 3.2.x)</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="8" class="confluenceTd">DMI</td><td rowspan="8" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b372bf813eb00692cb1a9" href="https://arterisip.atlassian.net/wiki/people/624b372bf813eb00692cb1a9?ref=confluence" target="_blank" data-linked-resource-id="755392" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Krishna Kanth</a></p></div></td><td rowspan="8" class="confluenceTd">100%</td><td rowspan="8" class="confluenceTd"><p>&nbsp;completed</p><p>10/10/2021</p></td><td rowspan="8" class="confluenceTd">12/17/2021</td><td rowspan="8" class="confluenceTd">12/31/2021</td><td colspan="1" class="confluenceTd">config1</td><td colspan="1" class="confluenceTd">98.19</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/kavish/8JanCodeCov/hw-ncr/regression/2022_01_08_1058/debug/dmi/config1/coverage/merged_dmi_config1.ucdb</td><td colspan="1" class="confluenceTd"><ol><li>Dtw_data_ptl, dtw_data_cln,dtw_no_data, pri=0</li><li>addr_before_data :axi_write</li><li>coh_noncoh_addr_collision&nbsp;</li><li>txn addr collision with diff security bit</li><li>dtw_req_intfsize</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config4</td><td colspan="1" class="confluenceTd">97.34</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/kavish/8JanCodeCov/hw-ncr/regression/2022_01_08_1058/debug/dmi/config4/coverage/merged_dmi_config4.ucdb</td><td colspan="1" class="confluenceTd"><ol><li>Dtw_data_ptl, dtw_data_cln,dtw_no_data, pri=0</li><li>addr_before_data :axi_write</li><li>coh_noncoh_addr_collision&nbsp;</li><li>txn addr collision with diff security bit</li><li>cross - dtr_data_inv &amp; mrd_rd_with_inv</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config5</td><td colspan="1" class="confluenceTd">96.71</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/kavish/8JanCodeCov/hw-ncr/regression/2022_01_08_1058/debug/dmi/config5/coverage/merged_dmi_config5.ucdb</td><td colspan="1" class="confluenceTd"><ol><li>Dtw_data_ptl, dtw_data_cln,dtw_no_data, pri=0</li><li>dtwmrg_mrd_noalloc_cp_waybusy</li><li>addr_before_data :axi_write</li><li>coh_noncoh_addr_collision&nbsp;</li><li>sp_addr_edges hit</li><li>txn addr collision with diff security bit</li><li>axi_read_id</li><li>rbureq_msgid</li><li>h_prot</li><li>dtw_req_intfsize</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config6</td><td colspan="1" class="confluenceTd">98.91</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/kavish/8JanCodeCov/hw-ncr/regression/2022_01_08_1058/debug/dmi/config6/coverage/merged_dmi_config6.ucdb</td><td colspan="1" class="confluenceTd"><ol><li>Dtw_data_ptl, dtw_data_cln,dtw_no_data, pri=0</li><li>addr_before_data :axi_write</li><li>coh_noncoh_addr_collision&nbsp;</li><li>sp_addr_edges hit</li><li>txn addr collision with diff security bit</li><li>read_id</li><li>rbureq_msgid</li><li>dtwreq_rbid</li><li>nc_rbid</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config7</td><td colspan="1" class="confluenceTd">97.77</td><td colspan="1" class="confluenceTd">vsim -viewcov /scratch/scratch/kavish/8JanCodeCov/hw-ncr/regression/2022_01_08_1058/debug/dmi/config7/coverage/merged_dmi_config7.ucdb</td><td colspan="1" class="confluenceTd"><ol><li>Dtw_data_ptl, dtw_data_cln,dtw_no_data, pri=0</li><li>dtwmrg_mrd_noalloc_cp_waybusy</li><li>addr_before_data :axi_write</li><li>coh_noncoh_addr_collision&nbsp;</li><li>sp_addr_edges hit</li><li>txn addr collision with diff security bit</li><li>read_id</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config8</td><td colspan="1" class="confluenceTd">99.87</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/kkanth/ncore3.0.1/new_fc/hw-ncr/regression/2022_02_03_2324/debug/dmi/config8/coverage/merged_dmi_config8.ucdb</td><td colspan="1" class="confluenceTd"><ol><li>Dtw_data_ptl, dtw_data_cln,dtw_no_data, pri=0</li><li><s>dtwmrg_mrd_noalloc_cp_waybusy&nbsp;</s> &nbsp;<strong>Done</strong></li><li><s>addr_before_data :axi_write</s>&nbsp; &nbsp;<strong>Done</strong></li><li>coh_noncoh_addr_collision&nbsp;</li><li>sp_addr_edges hit</li><li><s>txn addr collision with diff security bit</s>&nbsp; <strong>Done</strong></li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config7_snps</td><td colspan="1" class="confluenceTd">97.89</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/kavish/8JanCodeCov/hw-ncr/regression/2022_01_08_1058/debug/dmi/config7_snps/coverage/merged_dmi_config7_snps.ucdb</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config7_snps0</td><td colspan="1" class="confluenceTd">98.36</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/kavish/8JanCodeCov/hw-ncr/regression/2022_01_08_1058debug/dmi/config7_snps0/coverage/merged_dmi_config7_snps0.ucdb</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="6" class="confluenceTd">DVE</td><td rowspan="6" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37db8678e900705d8d9a" href="https://arterisip.atlassian.net/wiki/people/624b37db8678e900705d8d9a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abdelkader Essouri (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a> sysco&nbsp;</p><p><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> tacc</p></div></td><td rowspan="6" class="confluenceTd"><div class="content-wrapper"><ul style="list-style-type: square;"><li>100%</li><li>Sysco Handeled by Kevin</li><li><p><span>Error Handling 100%</span></p></li></ul></div></td><td rowspan="6" class="confluenceTd"><p>completed</p><p>12/21/2021&nbsp;</p><p><br /></p></td><td rowspan="6" class="confluenceTd"><br /></td><td rowspan="6" class="confluenceTd">12/31/2021</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><br /></p></div></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7</td><td colspan="1" class="confluenceTd">96.54</td><td colspan="1" class="confluenceTd">/scratch/ahamadi/2022_02_24_0600/debug/dve/hw_cfg_7/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>1- <s>Snps enb register cp (number of AIU that can make a snoop is never 32 for all configs)</s> <a class="confluence-userlink user-mention" data-account-id="624b376a1da0e100713c9ab3" href="https://arterisip.atlassian.net/wiki/people/624b376a1da0e100713c9ab3?ref=confluence" target="_blank" data-linked-resource-id="788461" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Zied Tlili</a> <strong>Done</strong></p><p>2- <s>dve_sysreq (sysreq detach from detached is a 0%)</s>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a>&nbsp;<strong>Done</strong></p><p>3-dve_sysreq with cmstatus error bins (sysReq_cmstatus is 50%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a></p><p>4-debug_buffer_state cp (buffer_cleared is&nbsp;0%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p><p>5-debug_timestamp_cp (correction is 40%) <a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p></div></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7_all_ecc</td><td colspan="1" class="confluenceTd">93.42</td><td colspan="1" class="confluenceTd">/scratch/ahamadi/2022_02_24_0600/debug/dve/hw_cfg_7_all_ecc/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>1- <s>Snps enb register cp&nbsp;(number of AIU that can make a snoop is never 32 for all configs)</s> <strong>Done</strong></p><p>2- <s>dve_sysreq cp&nbsp;(sysreq detach from detached is a 0%)</s>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a>&nbsp;<strong>Done</strong></p><p>3-dve_sysreq with cmstatus error bins (sysReq_cmstatus is 50%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a>&nbsp;</p><p>4-debug_buffer_state cp&nbsp;(buffer_cleared is&nbsp;0%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p><p>5- debug_timestamp cp&nbsp;(correction is 20%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p><p>6-smi transaction type: <span>DtwDbgRspMsg_type is 0% <a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a> <br /></span></p></div></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_10</td><td colspan="1" class="confluenceTd">96.11</td><td colspan="1" class="confluenceTd">/scratch/ahamadi/2022_02_24_0600/debug/dve/hw_config_10/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>1- <s>Snps enb register cp (number of AIU that can make a snoop is never 32 for all configs)</s> <strong>Done</strong></p><p>2- dve_sysreq (sysreq detach from detached is a 0%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a></p><p>3-<s>dve_sysreq with cmstatus error bins (sysReq_cmstatus is 50%</s>)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a><strong>Done</strong></p><p>4-debug_buffer_state cp (buffer_cleared is&nbsp;0%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p><p>5-debug_timestamp_cp (correction is 40%) <a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p></div></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_resiliency_duplication_pma</td><td colspan="1" class="confluenceTd">93.92</td><td colspan="1" class="confluenceTd">/scratch/ahamadi/2022_02_24_0600/debug/dve/hw_config_resiliency_duplication_pma/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>1- <s>Snps enb register cp (number of AIU that can make a snoop is never 32 for all configs)</s> <strong>Done</strong></p><p>2- <s>dve_sysreq (sysreq detach from detached is a 0%)</s>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a><strong>Done</strong></p><p>3-dve_sysreq with cmstatus error bins (sysReq_cmstatus is 50%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a>&nbsp;<strong>Done</strong></p><p>4-debug_buffer_state cp (buffer_cleared is&nbsp;0%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p><p>5-debug_timestamp_cp (correction is 40%) <a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p></div></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_resiliency_parity</td><td colspan="1" class="confluenceTd">90.16</td><td colspan="1" class="confluenceTd"><p>/scratch/ahamadi/ws_ncr_2022/hw-ncr/regression/2022_03_01_0110/debug/dve/hw_config_resiliency_parity/coverage/html/index.html</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>1- <s>Snps enb register cp (number of AIU that can make a snoop is never 32 for all configs)</s> <strong>Done</strong></p><p>2- <s>dve_sysreq (sysreq detach from detached is a 0%)</s>&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a> <strong>Done</strong></p><p>3-dve_sysreq with cmstatus error bins (sysReq_cmstatus is 50%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a></p><p>4-debug_buffer_state cp (buffer_cleared is&nbsp;0%)&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p><p>5-debug_timestamp_cp (correction is 40%) <a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p><p>6--smi_resiliency_coverage/smi_transaction_type cp&nbsp; not all msg type are covered <a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a></p></div></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="7" class="confluenceTd">DII</td><td rowspan="7" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b378f699649006ae98ff1" href="https://arterisip.atlassian.net/wiki/people/624b378f699649006ae98ff1?ref=confluence" target="_blank" data-linked-resource-id="789132" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Naveen Rajagopal</a></p></div></td><td rowspan="7" class="confluenceTd">100%</td><td rowspan="7" class="confluenceTd"><p>completed&nbsp;</p><p>12/13/2021</p></td><td rowspan="7" class="confluenceTd">01/14/2022</td><td rowspan="7" class="confluenceTd"><br />12/31/2021</td><td colspan="1" class="confluenceTd">32b&nbsp;</td><td colspan="1" class="confluenceTd">78.48</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_32b_coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_32b_coverage/html/#covSummary.html</a></td><td colspan="1" class="confluenceTd">SYS DII instance - invalid coverpoints and bins needed to be ignored&nbsp;</td><td colspan="1" class="confluenceTd">Need to guard the coverpoints with RTL instance names</td></tr><tr><td colspan="1" class="confluenceTd">64b</td><td colspan="1" class="confluenceTd">95.71</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_64b_coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_64b_coverage/html/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><ol><li>tCap Cov holes.</li><li>Cross coverage holes :&nbsp;cmd_type, storage_type, access_size, burst_type, burst_size, burst_length, interface_size, critical_data_beat.</li><li>Endpoint ID coverage hole</li></ol></td><td colspan="1" class="confluenceTd"><ol><li>Configure DII endpoint ID to non Zero value</li><li>UCDB merge for few nightly regressions will cover a few cross coverage holes</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">64b_wXttCtrlEntry</td><td colspan="1" class="confluenceTd">96.16</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_64b_wXttCtrlEntry_coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_64b_wXttCtrlEntry_coverage/html/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><ol><li>tCap Cov holes.</li><li>Cross coverage holes :&nbsp;cmd_type, storage_type, access_size, burst_type, burst_size, burst_length, interface_size, critical_data_beat.</li><li>Endpoint ID coverage hole</li></ol></td><td colspan="1" class="confluenceTd"><ol><li>Configure DII endpoint ID to non Zero value</li><li>UCDB merge for few nightly regressions will cover a few cross coverage holes</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">128b_ecc</td><td colspan="1" class="confluenceTd">96.29</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_128b_ecc_coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_128b_ecc_coverage/html/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><ol><li>tCap Cov holes.</li><li>Cross coverage holes :&nbsp;cmd_type, storage_type, access_size, burst_type, burst_size, burst_length, interface_size, critical_data_beat.</li><li>Endpoint ID coverage hole</li></ol></td><td colspan="1" class="confluenceTd"><ol><li>Configure DII endpoint ID to non Zero value</li><li>UCDB merge for few nightly regressions will cover a few cross coverage holes</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">128b_parity</td><td colspan="1" class="confluenceTd">96.38</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_128b_parity_coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_128b_parity_coverage/html/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><ol><li>Cross coverage holes :&nbsp;cmd_type, storage_type, access_size, burst_type, burst_size, burst_length, interface_size, critical_data_beat.</li><li>Endpoint ID coverage hole</li></ol></td><td colspan="1" class="confluenceTd"><ol><li>Configure DII endpoint ID to non Zero value</li><li>UCDB merge for few nightly regressions will cover a few cross coverage holes</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">256b</td><td colspan="1" class="confluenceTd">96.23</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_256b_coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_256b_coverage/html/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><ol><li>Cross coverage holes :&nbsp;cmd_type, storage_type, access_size, burst_type, burst_size, burst_length, interface_size, critical_data_beat.</li><li>Endpoint ID coverage hole</li></ol></td><td colspan="1" class="confluenceTd"><ol><li>Configure DII endpoint ID to non Zero value</li><li>UCDB merge for few nightly regressions will cover a few cross coverage holes</li></ol></td></tr><tr><td colspan="1" class="confluenceTd">256b_narrow_axid</td><td colspan="1" class="confluenceTd">93.21</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_256b_narrow_axid_coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/code_cov_report/dii_code_cov_220128/dii_256b_narrow_axid_coverage/html/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><ol><li>tCap Cov holes.</li><li>Cross coverage holes :&nbsp;cmd_type, storage_type, access_size, burst_type, burst_size, burst_length, interface_size, critical_data_beat.</li><li>Endpoint ID coverage hole</li><li>SMI addr [43:34]&nbsp;</li></ol></td><td colspan="1" class="confluenceTd"><ol><li>Configure DII endpoint ID to non Zero value</li><li>UCDB merge for few nightly regressions will cover a few cross coverage holes</li><li>SMI addr coverpoint needs to be guarded since with AXID used is a narrow AXID - upper bits wont be used</li></ol></td></tr><tr><td rowspan="7" class="confluenceTd">IOAIU</td><td rowspan="7" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a>,&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca831" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca831?ref=confluence" target="_blank" data-linked-resource-id="786785" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kavish Shah</a>,</p><p><a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a>,</p><p><a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a></p></div></td><td rowspan="7" class="confluenceTd">90%</td><td rowspan="7" class="confluenceTd"><br /></td><td rowspan="7" class="confluenceTd"><br /></td><td rowspan="7" class="confluenceTd">12/31/2021</td><td colspan="1" class="confluenceTd">hw_cfg_nxpauto</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_nxpauto/#covSummary.html" rel="nofollow">88.74</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_nxpauto/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_nxpauto/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ol><li>smi_cmstatus_err -&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a></li><li>smi_cmstatus_err_payload - gated by above cmstatus_err</li><li>snp_req, snp_rsp, sys_req and sys_rsp commands are missing -&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37dc1da0e100713c9b0a" href="https://arterisip.atlassian.net/wiki/people/624b37dc1da0e100713c9b0a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Prayank Trivedi (Deactivated)</a></li><li>snp_req and snp_rsp NDP width related coverpoints are missing. In this config, snps are only valid for DVMs</li><li>trace_debug related coverage missing -&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b38261da0e100713c9b4b" href="https://arterisip.atlassian.net/wiki/people/624b38261da0e100713c9b4b?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Bill Chandler (Deactivated)</a> working on this</li><li>burst_type x (read,write) multiline cache -&nbsp;<a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a> working on this</li><li>awcache 0,1,2,3 missing for atomics -&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a> working on this</li></ol></div></td><td colspan="1" class="confluenceTd"><ul><li>If ACE-Lite-E configuration, we need to update the coverage model for snp_req and rsp</li><li>multiline cache not possible for ACE-Lite</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">config1</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/config1/#covSummary.html" rel="nofollow">84.39</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/config1/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~spavan/funcCov/run_1/config1/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ol><li>access sizes from 2 to 32 bytes - <a class="confluence-userlink user-mention" data-account-id="624b37dc1da0e100713c9b0a" href="https://arterisip.atlassian.net/wiki/people/624b37dc1da0e100713c9b0a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Prayank Trivedi (Deactivated)</a></li><li>smi_cmstatus_err -&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a></li><li>smi_cmstatus_err_payload</li><li>smi_cmstatus_ex_ok -&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37dc1da0e100713c9b0a" href="https://arterisip.atlassian.net/wiki/people/624b37dc1da0e100713c9b0a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Prayank Trivedi (Deactivated)</a></li><li>smi_cmstatus_rv = 1 - not possible&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37dc1da0e100713c9b0a" href="https://arterisip.atlassian.net/wiki/people/624b37dc1da0e100713c9b0a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Prayank Trivedi (Deactivated)</a> - need to update func cov model</li><li>snp_dtr_req_type - none of the 64 bins covered - need to update func cov model&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37dc1da0e100713c9b0a" href="https://arterisip.atlassian.net/wiki/people/624b37dc1da0e100713c9b0a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Prayank Trivedi (Deactivated)</a></li><li>trace_debug related coverage missing&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b38261da0e100713c9b4b" href="https://arterisip.atlassian.net/wiki/people/624b38261da0e100713c9b4b?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Bill Chandler (Deactivated)</a></li></ol></div></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_2_ioc_64b</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_2_ioc_64b/" rel="nofollow">90.54</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_2_ioc_64b/" rel="nofollow">https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_2_ioc_64b/</a></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ol><li>Perf mon related coverage holes</li><li>access_size</li><li>dtr_tgt_id&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9145">
                <a href="https://arterisip.atlassian.net/browse/CONC-9145?src=confmacro" class="jira-issue-key">CONC-9145</a>
                            </span>
</li><li>cmstatus_err,&nbsp;cmstatus_err_payload,&nbsp;msg_err</li><li>cmstatus_exok&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9147">
                <a href="https://arterisip.atlassian.net/browse/CONC-9147?src=confmacro" class="jira-issue-key">CONC-9147</a>
                            </span>
</li><li>wrap x ReadPartial, wrap x ReadMultiple&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9148">
                <a href="https://arterisip.atlassian.net/browse/CONC-9148?src=confmacro" class="jira-issue-key">CONC-9148</a>
                            </span>
</li><li>cross_rd_narrow_transfer</li><li>&nbsp;Snp_Rsp_cmstatus <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a> <strong><span class="legacy-color-text-green4">DONE</span></strong></li><li>ccp_current_state,&nbsp;ccp_next_state, rw x cmd_type x isPartialWrite x ccp_current_state x dtr_type x ccp_next_state <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a> <strong><span class="legacy-color-text-green4">DONE</span></strong></li><li>alloc_ways <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a>&nbsp; <strong><span class="legacy-color-text-green4">DONE</span></strong></li><li>SnpReq_MPF3, SnpReq_mpf1_DtrTgtID,&nbsp;SnpRsp_cmstatus</li><li>&nbsp;allocen CSR to LOOKUPEN &amp; ALLOCEN set to 0 &amp; simulation <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a> <span class="legacy-color-text-orange2"><strong>ONGOING</strong></span></li><li>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9097">
                <a href="https://arterisip.atlassian.net/browse/CONC-9097?src=confmacro" class="jira-issue-key">CONC-9097</a>
                            </span>
&nbsp; <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a><span class="legacy-color-text-orange2"><strong>ONGOING</strong></span></li><li>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9149">
                <a href="https://arterisip.atlassian.net/browse/CONC-9149?src=confmacro" class="jira-issue-key">CONC-9149</a>
                            </span>
 <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a><span class="legacy-color-text-orange2"><strong>ONGOING</strong></span></li></ol></div></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>-8-9&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a> cf <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777684/CCP+Coverage" data-linked-resource-id="16777684" data-linked-resource-version="63" data-linked-resource-type="page">CCP Coverage</a></p><p>-10 <a class="confluence-userlink user-mention" data-account-id="624b36c3699649006ae98f71" href="https://arterisip.atlassian.net/wiki/people/624b36c3699649006ae98f71?ref=confluence" target="_blank" data-linked-resource-id="754035" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Cyrille Ludwig</a>&nbsp; create a new testcase no_ways to allocate=all ways FOR ONE SET has been allocate.</p></div></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_2_ioc_256b</td><td colspan="1" class="confluenceTd">91.68</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/hw_cfg_2_ioc_256b/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~spavan/funcCov/hw_cfg_2_ioc_256b/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config3</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/config3/#covSummary.html" rel="nofollow">85.57</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/config3/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~spavan/funcCov/run_1/config3/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><ol><li>access_size</li><li>msg_type</li><li>cmstatus_err, cmstatus_err_payload, msg_err</li><li>conc_msg_class</li><li>ndp_len</li><li>wrap x ReadPartial</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config_ace_small_ott</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/config_ace_small_ott/#covSummary.html" rel="nofollow">83.61</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_nxpauto/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_nxpauto/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><ol><li>smi_access_size</li><li>smi_msg_type</li><li>smi_cmstatus_err_payload</li><li>smi_conc_msg_class</li><li>smi_ndp_len</li><li>smi_msg_err</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_31</td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_31/#covSummary.html" rel="nofollow">78</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_31/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~spavan/funcCov/run_1/hw_cfg_31/#covSummary.html</a></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><ol><li>smi_access_size&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9086">
                <a href="https://arterisip.atlassian.net/browse/CONC-9086?src=confmacro" class="jira-issue-key">CONC-9086</a>
                            </span>
</li><li>smi_cmstatus_err, smi_cmstatus_err_payload&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9088">
                <a href="https://arterisip.atlassian.net/browse/CONC-9088?src=confmacro" class="jira-issue-key">CONC-9088</a>
                            </span>
</li><li>smi_cmstatus_rv,&nbsp;smi_cmstatus_rs&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9090">
                <a href="https://arterisip.atlassian.net/browse/CONC-9090?src=confmacro" class="jira-issue-key">CONC-9090</a>
                            </span>
</li><li>smi_cmstatus_dc,&nbsp;smi_cmstatus_dt_aiu,&nbsp;smi_cmstatus_dt_dmi&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9090">
                <a href="https://arterisip.atlassian.net/browse/CONC-9090?src=confmacro" class="jira-issue-key">CONC-9090</a>
                            </span>
</li><li>smi_conc_msg_class&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9169">
                <a href="https://arterisip.atlassian.net/browse/CONC-9169?src=confmacro" class="jira-issue-key">CONC-9169</a>
                            </span>
</li><li>smi_ndp_len&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9170">
                <a href="https://arterisip.atlassian.net/browse/CONC-9170?src=confmacro" class="jira-issue-key">CONC-9170</a>
                            </span>
</li><li>smi_msg_err</li><li>targ_id, src_id, src_ncore_unit_id,&nbsp;targ_ncore_unit_id</li><li>wrap_x_read_partial, wrap_x_read_multiple</li></ol></div></td><td colspan="1" class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b37dc1da0e100713c9b0a" href="https://arterisip.atlassian.net/wiki/people/624b37dc1da0e100713c9b0a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Prayank Trivedi (Deactivated)</a> AXI4 w/o proxyCache will not receive SNPreqs, so please guard #2 #3 #4 with the following json script</p><p>if fnNativeInterface == ACE||useCache==1</p><p><br /></p></td></tr><tr><td rowspan="13" class="confluenceTd">Performance&nbsp;counter&nbsp;</td><td rowspan="13" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37db8678e900705d8d9a" href="https://arterisip.atlassian.net/wiki/people/624b37db8678e900705d8d9a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abdelkader Essouri (Deactivated)</a></p></div></td><td rowspan="13" class="confluenceTd">100%</td><td rowspan="13" class="confluenceTd"><p>completed</p><p>11/02/2021</p></td><td rowspan="13" class="confluenceTd"><p>completed</p><p>11/02/2021</p></td><td rowspan="13" class="confluenceTd">12/31/2021</td><td colspan="1" class="confluenceTd"><strong>DMI:</strong> config5b,</td><td colspan="1" class="confluenceTd">97.28&nbsp;</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/dmi/config5b/coverage/html/index.html#cvg.html?cp=78.96&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd">to reach 100% DMI perf monitor, we need merge all&nbsp; cover points of&nbsp; other configs</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>DMI:</strong> config7</td><td colspan="1" class="confluenceTd">51.79</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/dmi/config7/coverage/html/index.html#cvg.html?cp=78.96&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd">Use to simulate one case (AXI R STall)</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>DMI:</strong> config7_axi_assert_off</td><td colspan="1" class="confluenceTd">49.91</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/dmi/config7_axi_assert_off/coverage/html/index.html#cvg.html?cp=78.96&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd">Specific config without assertion to be able to simulate one case (AXI B stall event)</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong>hw_cfg_2_ioc_64b&nbsp;</td><td colspan="1" class="confluenceTd">46.71</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/ioaiu/hw_cfg_2_ioc_64b/coverage/html/index.html#cvg.html?cp=81.68&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd">This configuration is dedicated for qos_starvation event test</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>IOAIU</strong>: config_ace_assert_off,</td><td colspan="1" class="confluenceTd">98.13</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/ioaiu/config_ace_assert_off/coverage/html/index.html#cvg.html?cp=81.68&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd">This configuration covers in addition :<br /><ul style="list-style-type: square;"><li>3 ACE specific events (AC,CD,CR bus signals) ,</li><li>Agent/Noc events</li></ul></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong> hw_cfg_2_axi4,</td><td colspan="1" class="confluenceTd">96,72</td><td colspan="1" class="confluenceTd"><span> /scratch/rfurtado/Ncore3/hw-ncr/regression/2022_02_01_0655/debug/ioaiu/hw_cfg_2_axi4/coverage/html/index.html#cvg.html?cp=85.63&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&nbsp;</span></td><td colspan="1" class="confluenceTd">This configuration covers 12 proxy cache specific events in addition</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong> hw_cfg_2_ace_lite_e</td><td colspan="1" class="confluenceTd">39.33</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/ioaiu/hw_cfg_2_ace_lite_e/coverage/html/index.html#cvg.html?cp=69.46&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd">This configuration is dedicated to check that IRQ occurs when there is counter overflow for ACE-Lite config.<br /><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>DII : </strong>64b</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/dii/64b/coverage/html/index.html#cvg.html?cp=84.57&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>DVE</strong> :&nbsp;hw_config_2</td><td colspan="1" class="confluenceTd">98.43</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/dve/hw_config_2/coverage/html/index.html#cvg.html?cp=74.07&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=1&amp;cpp_page=1&amp;cpp_pageSize=10</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>DCE</strong> : hw_cfg_7</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/dce/hw_cfg_7/coverage/html/index.html#cvg.html?cp=85.53&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>CHI_AIU :&nbsp;</strong>hw_cfg_20</td><td colspan="1" class="confluenceTd">46.87</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/chi_aiu/hw_cfg_20/coverage/html/index.html#cvg.html?cp=50.36&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd">Configuration is dedicated to cover only Number_of_Qos_Stravation event</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>CHI_AIU :&nbsp;</strong>hw_cfg_nxpauto</td><td colspan="1" class="confluenceTd">46.24</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/chi_aiu/hw_cfg_nxpauto/coverage/html/index.html#cvg.html?cp=50.36&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd">Configuration is dedicated to cover only Number_of_Qos_Stravation event</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong>CHI_AIU :&nbsp;</strong>hw_config_two</td><td colspan="1" class="confluenceTd">98.56</td><td colspan="1" class="confluenceTd">/scratch/ztlili/perfmon_coverage_regression/debug/chi_aiu/hw_config_two/coverage/html/index.html#cvg.html?cp=50.36&amp;type=inst&amp;cg_page=1&amp;cg_pageSize=25&amp;cg=4&amp;cpp_page=1&amp;c_page=1</td><td colspan="1" class="confluenceTd"><p>All perfmon parameters are covered in this config excecpting&nbsp;Number_of_Qos_Stravation event as event first or event second</p><p>Number_of_Qos_Stravation is covered as event first or event second in the two previous config &quot;hw_cfg_nxpauto&quot; and &quot;hw_cfg_20&quot;</p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="25" class="confluenceTd">Debug and Trace&nbsp;<br />&nbsp;</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b38261da0e100713c9b4b" href="https://arterisip.atlassian.net/wiki/people/624b38261da0e100713c9b4b?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Bill Chandler (Deactivated)</a>,</p><p>&nbsp;Trace Trigger&nbsp;&nbsp;</p></div></td><td colspan="1" class="confluenceTd">100%</td><td rowspan="25" class="confluenceTd"><p>completed&nbsp;<br /><br /><br /></p><p>12/16/2021</p></td><td colspan="1" class="confluenceTd"><br /></td><td rowspan="25" class="confluenceTd">12/31/2021</td><td colspan="1" class="confluenceTd"><strong>CHI:</strong> config256bit trigger</td><td colspan="1" class="confluenceTd">94.40</td><td rowspan="25" class="confluenceTd"><p>vsim -viewcov /scratch/billc/git/mar/mar03b_fcov_regr/hw-ncr/regression/2022_03_03_1005/debug/chi_aiu/config256bit/coverage/merged_chi_aiu_config256bit.ucdb</p><p><br />vsim -viewcov /scratch/billc/git/jan/jan27c_fcov_regr/hw-ncr/regression/2022_01_27_1408/debug/chi_aiu/hw_cfg_20/coverage/merged_chi_aiu_hw_cfg_20.ucdb <br />vsim -viewcov /scratch/billc/git/jan/jan27c_fcov_regr/hw-ncr/regression/2022_01_27_1409/debug/chi_aiu/hw_cfg_7/coverage/merged_chi_aiu_hw_cfg_7.ucdb <br />vsim -viewcov /scratch/billc/git/jan/jan27c_fcov_regr/hw-ncr/regression/2022_01_27_1410/debug/chi_aiu/hw_cfg_7_all_ecc/coverage/merged_chi_aiu_hw_cfg_7_all_ecc.ucdb <br />vsim -viewcov /scratch/billc/git/jan/jan27c_fcov_regr/hw-ncr/regression/2022_01_27_1453/debug/chi_aiu/hw_cfg_nxpauto/coverage/merged_chi_aiu_hw_cfg_nxpauto.ucdb <br />vsim -viewcov /scratch/billc/git/jan/jan27c_fcov_regr/hw-ncr/regression/2022_01_27_1525/debug/chi_aiu/hw_config_resiliency_placeholder/coverage/merged_chi_aiu_hw_config_resiliency_placeholder.ucdb <br />vsim -viewcov /scratch/billc/git/jan/jan27c_fcov_regr/hw-ncr/regression/2022_01_27_1533/debug/chi_aiu/hw_config_two/coverage/merged_chi_aiu_hw_config_two.ucdb</p><p>vsim -viewcov /scratch/billc/git/jan/jan27c_fcov_regr/hw-ncr/regression/2022_01_28_0936/debug/chi_aiu/hw_cfg_7_all_parity/coverage/merged_chi_aiu_hw_cfg_7_all_parity.ucdb</p><p><br /></p><p>vsim -viewcov /scratch/billc/git/mar/mar03b_fcov_regr/hw-ncr/regression/2022_03_03_1007/debug/ioaiu/config1/coverage/merged_ioaiu_config1.ucdb</p><p><br /></p><p>vsim -viewcov /scratch/billc/git/feb/feb10e_fcov_regr_io/hw-ncr/regression/2022_02_10_1652/debug/ioaiu/config3/coverage/merged_ioaiu_config3.ucdb</p><p>vsim -viewcov /scratch/billc/git/feb/feb10e_fcov_regr_io/hw-ncr/regression/2022_02_10_1654/debug/ioaiu/config_ace_small_ott/coverage/merged_ioaiu_config_ace_small_ott.ucdb</p><p>vsim -viewcov /scratch/billc/git/feb/feb10e_fcov_regr_io/hw-ncr/regression/2022_02_10_1659/debug/ioaiu/hw_cfg_2_ioc_256b/coverage/merged_ioaiu_hw_cfg_2_ioc_256b.ucdb</p><p>vsim -viewcov /scratch/billc/git/feb/feb10e_fcov_regr_io/hw-ncr/regression/2022_02_10_1658/debug/ioaiu/hw_cfg_2_ioc_64b/coverage/merged_ioaiu_hw_cfg_2_ioc_64b.ucdb</p><p>vsim -viewcov /scratch/billc/git/feb/feb10e_fcov_regr_io/hw-ncr/regression/2022_02_10_1657/debug/ioaiu/hw_cfg_31/coverage/merged_ioaiu_hw_cfg_31.ucdb</p><p>vsim -viewcov /scratch/billc/git/feb/feb10e_fcov_regr_io/hw-ncr/regression/2022_02_10_1656/debug/ioaiu/hw_cfg_nxpauto/coverage/merged_ioaiu_hw_cfg_nxpauto.ucdb</p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p><p><strong>CHI_AIU&nbsp;</strong> TCAP::&nbsp; <strong><a class="external-link" href="https://webfile.arteris.com/~hardyp/fCov/chi_aiu/" rel="nofollow">click here</a>&nbsp; &nbsp; &nbsp;</strong></p><p><strong>&nbsp;</strong>vsim -viewcov /home/hardyp/public_html/fCov/chi_aiu/merged_chi_aiu_hw_cfg_20.ucdb</p><p><br /></p><p><strong>IOAIU&nbsp;</strong> TCAP::&nbsp; <strong><a class="external-link" href="https://webfile.arteris.com/~hardyp/fCov/ioaiu/" rel="nofollow">&nbsp;click here</a></strong></p><p><strong>&nbsp;</strong>vsim -viewcov /home/hardyp/public_html/fCov/ioaiu/merged_ioaiu_config4.ucdb</p><p><br /></p><p><br /></p><p><strong>DMI</strong>:: &nbsp;<a class="external-link" href="https://webfile.arteris.com/~hardyp/codeCov/config8/html/#covSummary.html" rel="nofollow">Questa Coverage Report (arteris.com)</a></p><p><strong>DII - 256b</strong>::&nbsp;<a class="external-link" href="https://webfile.arteris.com/~nrajagopal/func_cov_report/dii_220110/" rel="nofollow">https://webfile.arteris.com/~nrajagopal/func_cov_report/dii_220110/</a></p><p><br /></p><p><br /></p><p><br /></p></td><td colspan="1" class="confluenceTd"><ol><li>TCTRLR_#.addr_range</li><li>TCTRLR_#.hui</li><li>TOPCR_#.opcode</li><li>TUBMR_#_masked_user</li><li>cross: cp_native_trig_memattr</li><li>cross: cp_native_trig_opcode</li><li>cross: cp_native_trig_dii_hit and dmi_hit</li><li>cross: cp_native_trig_dii_hui_nunitid</li><li>cross: cp_native_trig_dmi_hui_mig</li><li>cc_matched_native_addr</li><li>cc_matched_addr_mem</li><li>cc_matched_addr_opcode</li><li>cc_matched_addr_target</li><li>cc_matched_mem_targ</li><li>cc_native_trig_ar_memattr</li><li>cc_native_trig_aw_memattr</li></ol></td><td colspan="1" class="confluenceTd"><p>The current functional coverage results are sufficient for 3.2 release.</p><ol><li>fully covered by -i 5</li><li>fully covered by -i 5</li><li>fully covered by -i 5</li><li>needs -i 5</li><li>needs general CHI_AIU and IOAIU stimulus to hit</li><li>needs general CHI_AIU and IOAIU stimulus to hit</li><li>a couple IOAIU configs only have dmi_hit, not dii_hit</li><li>Never hit nunitid &gt;=2, would need config change. CONC-9254</li><li>Never hit mig &gt;=2, would need config or stimulus change. CONC-9255</li><li>Hit across all configs</li><li>Hit across all configs</li><li>Hit across all configs</li><li>Hit across all configs</li><li>Hit across all configs</li><li>needs general IOAIU stimulus to hit</li><li>needs general IOAIU stimulus to hit</li></ol></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>CHI:</strong> hw_cfg_20 trigger</td><td colspan="1" class="confluenceTd">95.35</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b37e9258562006fa692ea" href="https://arterisip.atlassian.net/wiki/people/624b37e9258562006fa692ea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Hardy Prosper (Deactivated)</a></p><p>Trace Capture</p></div></td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd">01/04/2022</td><td class="confluenceTd"><strong>CHI:</strong> hw_cfg_7 trigger</td><td class="confluenceTd">95.76</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention" data-account-id="624b36d6f4079800705922a6" href="https://arterisip.atlassian.net/wiki/people/624b36d6f4079800705922a6?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Andrew Brock (Deactivated)</a></p><p>Trace Accumulator</p></div></td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><time datetime="2022-01-12" class="date-past">12 Jan 2022</time>&nbsp;</p></div></td><td class="confluenceTd"><strong>CHI:</strong> hw_cfg_7_all_ecc trigger</td><td class="confluenceTd">94.23</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>CHI:</strong> hw_cfg_7_all_parity trigger</td><td colspan="1" class="confluenceTd">92.74</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><strong>CHI:&nbsp;</strong> hw_cfg_nxpauto trigger</p></td><td colspan="1" class="confluenceTd">91.45</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>CHI:&nbsp;</strong> hw_config_resiliency_placeholder trigger</td><td colspan="1" class="confluenceTd">92.65</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>CHI:</strong> hw_config_two trigger</td><td colspan="1" class="confluenceTd">91.34</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong> config1 trigger</td><td colspan="1" class="confluenceTd">90.35</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong> config3 trigger</td><td colspan="1" class="confluenceTd">94.46</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong> config_ace_small_ott trigger</td><td colspan="1" class="confluenceTd">97.31</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong>&nbsp;hw_cfg_2_ioc_256b trigger</td><td colspan="1" class="confluenceTd">89.71</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong>&nbsp;hw_cfg_2_ioc_64b trigger</td><td colspan="1" class="confluenceTd">89.64</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong>&nbsp;hw_cfg_31 trigger</td><td colspan="1" class="confluenceTd">93.27</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong>&nbsp;hw_cfg_nxpauto trigger</td><td colspan="1" class="confluenceTd">92.90</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>CHI</strong>:&nbsp; hw_cfg_20&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<strong>tcap</strong></td><td colspan="1" class="confluenceTd">100</td><td class="confluenceTd"><p><br /></p><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>IOAIU:</strong>&nbsp;config4&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <strong>tcap</strong></td><td colspan="1" class="confluenceTd">100</td><td class="confluenceTd"><p><br /></p><p><br /></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>There is a coverpoint missing from that list, but to cover it.. some changes need to be added into the BFM... But I refuse to take such risk at the moment. I will open a ticket and have it implemented in 3.2.x.</p><p><strong>Ticket number::</strong>&nbsp;&nbsp;

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9236">
                <a href="https://arterisip.atlassian.net/browse/CONC-9236?src=confmacro" class="jira-issue-key">CONC-9236</a>
                            </span>
</p></div></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>DMI:</strong>&nbsp;(all config[1-8] combined)&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;<strong>tcap</strong></td><td colspan="1" class="confluenceTd">100</td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>DII:</strong>&nbsp;(all config[1-8] combined)&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;<strong>tcap</strong>&nbsp;</td><td colspan="1" class="confluenceTd">100</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>DVE:</strong>&nbsp;hw_config_resilency_duplication_pma</td><td colspan="1" class="confluenceTd">85.14</td><td class="confluenceTd"><ol><li>buffer status changes: buffer_empty, buffer_cleared</li><li>timestamp corrections: positive, negative,&nbsp;positive_saturated, zero</li><li>timestamp rollover</li><li>ecc errors: ecc_sing, ecc_doub</li></ol></td><td colspan="1" class="confluenceTd"><ol><li>buffer_empty needs to be sampled before buffer begins to fill. buffer_cleared only happens in directed tests, which don't generate functional coverage</li><li>generated timestamps need to track RTL timestamps (currently random)</li><li>initial timestamp needs to be randomized</li><li>Needed to add ECC tests to some configs</li></ol></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>DVE:</strong> hw_config_resiliency_parity</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">as above</td><td colspan="1" class="confluenceTd">as above</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>DVE:</strong> hw_cfg_7_all_ecc</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">as above</td><td colspan="1" class="confluenceTd">as above</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>DVE:</strong> hw_cfg_7</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">as above</td><td colspan="1" class="confluenceTd">as above</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><strong>DVE:</strong> hw_config_10</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">as above</td><td colspan="1" class="confluenceTd">4. disabled ECC f_cov for this config: we can't inject ECC errors in this config</td></tr><tr><td colspan="1" class="confluenceTd">Error +Resiliency&nbsp; coverage&nbsp;</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">12/31/2021</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="21" class="confluenceTd">Exclusive&nbsp; events</td><td rowspan="21" class="confluenceTd"><div class="content-wrapper"><p><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a>, <a class="confluence-userlink user-mention" data-account-id="624b378f699649006ae98ff1" href="https://arterisip.atlassian.net/wiki/people/624b378f699649006ae98ff1?ref=confluence" target="_blank" data-linked-resource-id="789132" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Naveen Rajagopal</a>,@Kavish</p></div></td><td rowspan="21" class="confluenceTd">100%</td><td rowspan="21" class="confluenceTd"><p>Completed</p><p>01/14/2021</p></td><td rowspan="21" class="confluenceTd">10/30/2021</td><td rowspan="21" class="confluenceTd">12/31/2021</td><td colspan="1" class="confluenceTd"><p><strong>IOAIU:</strong></p><p class="auto-cursor-target">config_ace</p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>100</p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/ioaiu/config_ace/coverage/html/index.html</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target">config_ace_64b</p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p>/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/ioaiu/config_ace_64b/coverage/html/index.html</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target">config_ace_256b</p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p>/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/ioaiu/config_ace_256b/coverage/html/index.html</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target">config_ace_small_ott</p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p>/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/ioaiu/config_ace_small_ott/coverage/html/index.html</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target">hw_cfg_2_ioc_64b</p></td><td colspan="1" class="confluenceTd"><p>95.45</p></td><td colspan="1" class="confluenceTd"><p>/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/ioaiu/hw_cfg_2_ioc_64b/coverage/html/index.html</p></td><td colspan="1" class="confluenceTd"><ol><li>timeout_err_valid = 1 in&nbsp; hw_cfg_2_ioc_64b</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_2_ioc_256b</td><td colspan="1" class="confluenceTd"><p>86.36</p></td><td colspan="1" class="confluenceTd"><p>/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/ioaiu/hw_cfg_2_ioc_256b/coverage/html/index.html</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">IOAIU</p><ol style="text-align: left;"><li>timeout_err_en = 1 is missing in hw_cfg_2_ioc_256b</li><li>timeout_err_int = 1 is missing in hw_cfg_2_ioc_256b</li><li>timeout_err_valid = 1 is missing in hw_cfg_2_ioc_256b &amp;&nbsp;hw_cfg_2_ioc_64b</li></ol></td><td colspan="1" class="confluenceTd">The proxy cache configs do not have event out interface so we cannot simulate a timeout or interrupt (event pins are shorted). However, the timeout_err_en=1 should be hit. I'm reviewing it</td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target"><strong>CHI_AIU:</strong></p><p class="auto-cursor-target">hw_cfg_nxpauto</p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>100</p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/chi_aiu/hw_cfg_nxpauto/coverage/html/index.html</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_two</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/chi_aiu/hw_config_two/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_41</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/chi_aiu/hw_cfg_41/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_20</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/chi_aiu/hw_cfg_20/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/chi_aiu/hw_cfg_7/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7_all_ecc</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/chi_aiu/hw_cfg_7_all_ecc/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_cfg_7_all_parity</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/chi_aiu/hw_cfg_7_all_parity/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">config256bit</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">/scratch/spavan/jan18/hw-ncr/regression/2022_01_19_1229/debug/chi_aiu/config256bit/coverage/html/index.html</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target"><strong>DCE:</strong></p><p class="auto-cursor-target"><span data-colorid="gk4ccx1sqc">hw_cfg_2</span></p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_2/coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_2/coverage/html/#covSummary.html</a></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target"><span data-colorid="f23677nodc">hw_cfg_3</span></p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_3/coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_3/coverage/html/#covSummary.html</a></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target"><span data-colorid="avf8vv4hc4">hw_cfg_7</span></p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_7/coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_7/coverage/html/#covSummary.html</a></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target"><span data-colorid="v5ipuh4pma">hw_cfg_20</span></p></td><td colspan="1" class="confluenceTd"><p>84</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_20/coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_20/coverage/html/#covSummary.html</a></p></td><td colspan="1" class="confluenceTd"><ol style="text-align: left;"><li>all timeout_th not covered</li><li>interrupt and error not asserted&nbsp;</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target"><span data-colorid="p9dvgykj7n">hw_cfg_nxpauto</span></p></td><td colspan="1" class="confluenceTd"><p>94</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_nxpauto/coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_nxpauto/coverage/html/#covSummary.html</a></p></td><td colspan="1" class="confluenceTd"><ol style="text-align: left;"><li>all timeout_th not covered</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p class="auto-cursor-target"><span data-colorid="r6vquttl3n">hw_cfg_40</span></p></td><td colspan="1" class="confluenceTd"><p>98</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_40/coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_40/coverage/html/#covSummary.html</a></p></td><td colspan="1" class="confluenceTd"><ol style="text-align: left;"><li>all timeout_th not covered</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="nhhq2yie4b">hw_cfg_41</span></td><td colspan="1" class="confluenceTd">84</td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_41/coverage/html/#covSummary.html" rel="nofollow">https://webfile.arteris.com/~nrajagopal/func_cov_report/dce_220120/hw_cfg_41/coverage/html/#covSummary.html</a></p></td><td colspan="1" class="confluenceTd"><ol style="text-align: left;"><li>all timeout_th not covered</li><li>interrupt and error not asserted&nbsp;</li></ol></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 10.7084%;" /><col style="width: 21.0466%;" /><col style="width: 5.42246%;" /><col style="width: 7.06363%;" /><col style="width: 4.867%;" /><col style="width: 5.42246%;" /><col style="width: 45.4833%;" /></colgroup><tbody><tr><td class="confluenceTd">Block</td><td class="confluenceTd">Configurations&nbsp;</td><td class="confluenceTd"><p>week1</p><p>01/21/22</p></td><td colspan="1" class="confluenceTd"><p>week2</p><p>01/28/22</p></td><td colspan="1" class="confluenceTd"><p>week4</p><p>2/11/22</p></td><td colspan="1" class="confluenceTd"><p>week5</p><p>02/18/22</p></td><td colspan="1" class="confluenceTd"><p>week6</p><p>02/25/22</p></td></tr><tr><td class="confluenceTd">DCE</td><td class="confluenceTd">hw_cfg_2</td><td class="confluenceTd">99.6</td><td colspan="1" class="confluenceTd"><p>99.6</p></td><td colspan="1" class="confluenceTd"><p>99.94</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_3</td><td class="confluenceTd">93.96</td><td colspan="1" class="confluenceTd">99.30</td><td colspan="1" class="confluenceTd">99.49</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">95.14</td><td colspan="1" class="confluenceTd">97.73</td><td colspan="1" class="confluenceTd">98.06</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_20</td><td class="confluenceTd">97.96</td><td colspan="1" class="confluenceTd">97.96</td><td colspan="1" class="confluenceTd">99.24</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_40</td><td class="confluenceTd">97.78</td><td colspan="1" class="confluenceTd">98.90</td><td colspan="1" class="confluenceTd">98.15</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_41</td><td class="confluenceTd">97.29</td><td colspan="1" class="confluenceTd">97.29</td><td colspan="1" class="confluenceTd">97.29</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_nxpauto</td><td class="confluenceTd">97.26</td><td colspan="1" class="confluenceTd">97.26</td><td colspan="1" class="confluenceTd">97.26</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">CHI</td><td class="confluenceTd">hw_config_two</td><td class="confluenceTd">78.7</td><td colspan="1" class="confluenceTd">78.70</td><td colspan="1" class="confluenceTd">78.03</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">config256bit</td><td class="confluenceTd">79.09</td><td colspan="1" class="confluenceTd">79.09</td><td colspan="1" class="confluenceTd">78.16</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_20</td><td class="confluenceTd">79.51</td><td colspan="1" class="confluenceTd">79.51</td><td colspan="1" class="confluenceTd">80.36</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">83.34</td><td colspan="1" class="confluenceTd">83.34</td><td colspan="1" class="confluenceTd">88.94</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7_all_parity</td><td class="confluenceTd">81.62</td><td colspan="1" class="confluenceTd">81.62</td><td colspan="1" class="confluenceTd">82.48</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_config_resilency_placeholder</td><td class="confluenceTd">69.09</td><td colspan="1" class="confluenceTd">69.09</td><td colspan="1" class="confluenceTd">70.67</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_nxpauto</td><td class="confluenceTd">74.13</td><td colspan="1" class="confluenceTd">74.13</td><td colspan="1" class="confluenceTd">75.13</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><strong>DMI</strong></td><td class="confluenceTd"><strong>config1</strong></td><td class="confluenceTd">98.19</td><td colspan="1" class="confluenceTd">98.19</td><td colspan="1" class="confluenceTd">98.19</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><strong>config4</strong></td><td class="confluenceTd">97.34</td><td colspan="1" class="confluenceTd">97.34</td><td colspan="1" class="confluenceTd">97.34</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><strong>config5</strong></td><td class="confluenceTd">96.71</td><td colspan="1" class="confluenceTd">96.71</td><td colspan="1" class="confluenceTd">96.71</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><strong>config6</strong></td><td class="confluenceTd">98.91</td><td colspan="1" class="confluenceTd">98.91</td><td colspan="1" class="confluenceTd">98.91</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><strong>config7</strong></td><td class="confluenceTd">97.77</td><td colspan="1" class="confluenceTd">97.77</td><td colspan="1" class="confluenceTd">97.77</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><strong>config8</strong></td><td class="confluenceTd">98.92</td><td colspan="1" class="confluenceTd">99.16</td><td colspan="1" class="confluenceTd">99.87</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><strong>config7_snps</strong></td><td class="confluenceTd">97.89</td><td colspan="1" class="confluenceTd">97.89</td><td colspan="1" class="confluenceTd">97.89</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><strong>config7_snps0</strong></td><td class="confluenceTd">98.36</td><td colspan="1" class="confluenceTd">98.36</td><td colspan="1" class="confluenceTd">98.36</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">DVE</td><td class="confluenceTd">hw_cfg_20</td><td class="confluenceTd">88.94</td><td colspan="1" class="confluenceTd">88.94</td><td colspan="1" class="confluenceTd">54.75</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">90.82</td><td colspan="1" class="confluenceTd">90.82</td><td colspan="1" class="confluenceTd">89.58</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">91.04</td><td colspan="1" class="confluenceTd">91.04</td><td colspan="1" class="confluenceTd">87.71</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7_all_parity</td><td class="confluenceTd">89.75</td><td colspan="1" class="confluenceTd">89.75</td><td colspan="1" class="confluenceTd">75.61</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7_long_tacc</td><td class="confluenceTd">87.3</td><td colspan="1" class="confluenceTd">87.3</td><td colspan="1" class="confluenceTd">88.01</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7_short_tacc</td><td class="confluenceTd">87.3</td><td colspan="1" class="confluenceTd">87.3</td><td colspan="1" class="confluenceTd">88.33</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_config_2</td><td class="confluenceTd">89.75</td><td colspan="1" class="confluenceTd">89.75</td><td colspan="1" class="confluenceTd">76.21</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_config_9</td><td class="confluenceTd">90.82</td><td colspan="1" class="confluenceTd">90.82</td><td colspan="1" class="confluenceTd">89.58</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_config_resiliency_duplication</td><td class="confluenceTd">90.5</td><td colspan="1" class="confluenceTd">90.5</td><td colspan="1" class="confluenceTd">59.22</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_nxpauto_v10</td><td class="confluenceTd">88.08</td><td colspan="1" class="confluenceTd">88.08</td><td colspan="1" class="confluenceTd">56.22</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">DII</td><td class="confluenceTd">32b&nbsp;</td><td class="confluenceTd">78.08</td><td colspan="1" class="confluenceTd">78.48</td><td colspan="1" class="confluenceTd">78.48</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">64b</td><td class="confluenceTd">93.97</td><td colspan="1" class="confluenceTd">95.71</td><td colspan="1" class="confluenceTd">95.71</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">64b_wXttCtrlEntry</td><td class="confluenceTd">92.87</td><td colspan="1" class="confluenceTd">96.16</td><td colspan="1" class="confluenceTd">96.16</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">128b_ecc</td><td class="confluenceTd">93.46</td><td colspan="1" class="confluenceTd">96.29</td><td colspan="1" class="confluenceTd">96.29</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">128b_parity</td><td class="confluenceTd">93.27</td><td colspan="1" class="confluenceTd">96.38</td><td colspan="1" class="confluenceTd">96.38</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">256b</td><td class="confluenceTd">94.74</td><td colspan="1" class="confluenceTd">96.23</td><td colspan="1" class="confluenceTd">96.23</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">256b_narrow_axid</td><td class="confluenceTd">90.9</td><td colspan="1" class="confluenceTd">93.21</td><td colspan="1" class="confluenceTd">93.21</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">IOAIU</td><td class="confluenceTd">hw_cfg_nxpauto</td><td class="confluenceTd">90.33</td><td colspan="1" class="confluenceTd">98.14</td><td colspan="1" class="confluenceTd">98.14</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">config1</td><td class="confluenceTd">81.56</td><td colspan="1" class="confluenceTd">91.29</td><td colspan="1" class="confluenceTd">91.29</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_2_ioc_64b</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">90.4</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_2_ioc_256b</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">config_ace_small_ott</td><td class="confluenceTd">83.13</td><td colspan="1" class="confluenceTd">83.13</td><td colspan="1" class="confluenceTd">83.13</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_31</td><td class="confluenceTd">77.06</td><td colspan="1" class="confluenceTd">77.06</td><td colspan="1" class="confluenceTd">77.06</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Performance&nbsp;counter&nbsp;</td><td class="confluenceTd">DMI: config5b</td><td class="confluenceTd">97.28</td><td colspan="1" class="confluenceTd">97.28&nbsp;</td><td colspan="1" class="confluenceTd">97.28</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DMI: config7</td><td class="confluenceTd">51.79</td><td colspan="1" class="confluenceTd">51.79</td><td colspan="1" class="confluenceTd">51.79</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DMI: config7_axi_assert_off</td><td class="confluenceTd">49.91</td><td colspan="1" class="confluenceTd">49.91</td><td colspan="1" class="confluenceTd">49.91</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU:hw_cfg_2_ioc_64b&nbsp;</td><td class="confluenceTd">46.71</td><td colspan="1" class="confluenceTd">46.71</td><td colspan="1" class="confluenceTd">46.71</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU: config_ace_assert_off,</td><td class="confluenceTd">98.13</td><td colspan="1" class="confluenceTd">98.13</td><td colspan="1" class="confluenceTd">98.13</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU: hw_cfg_2_axi4,</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">96.72</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU: hw_cfg_2_ace_lite_e</td><td class="confluenceTd">39.33</td><td colspan="1" class="confluenceTd">39.33</td><td colspan="1" class="confluenceTd">39.33</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DII : 64b</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DVE :&nbsp;hw_config_2</td><td class="confluenceTd">98.43</td><td colspan="1" class="confluenceTd">98.43</td><td colspan="1" class="confluenceTd">98.43</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DCE : hw_cfg_7</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI_AIU :&nbsp;hw_cfg_20</td><td class="confluenceTd">46.87</td><td colspan="1" class="confluenceTd">46.87</td><td colspan="1" class="confluenceTd">46.87</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI_AIU :&nbsp;hw_cfg_nxpauto</td><td class="confluenceTd">46.24</td><td colspan="1" class="confluenceTd">46.24</td><td colspan="1" class="confluenceTd">46.24</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI_AIU :&nbsp;hw_config_two</td><td class="confluenceTd">98.56</td><td colspan="1" class="confluenceTd">98.56</td><td colspan="1" class="confluenceTd">98.56</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Debug and Trace&nbsp;</td><td class="confluenceTd">CHI: config256bit trigger</td><td class="confluenceTd">83.04</td><td colspan="1" class="confluenceTd">93.39</td><td colspan="1" class="confluenceTd">93.39</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI: hw_cfg_20 trigger</td><td class="confluenceTd">85.69</td><td colspan="1" class="confluenceTd">95.35</td><td colspan="1" class="confluenceTd">95.35</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI: hw_cfg_7 trigger</td><td class="confluenceTd">90.52</td><td colspan="1" class="confluenceTd">95.76</td><td colspan="1" class="confluenceTd">95.76</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI: hw_cfg_7_all_ecc trigger</td><td class="confluenceTd">85.62</td><td colspan="1" class="confluenceTd">94.23</td><td colspan="1" class="confluenceTd">94.23</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI: hw_cfg_7_all_parity trigger</td><td class="confluenceTd">84.56</td><td colspan="1" class="confluenceTd">92.74</td><td colspan="1" class="confluenceTd">92.74</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI:&nbsp; hw_cfg_nxpauto trigger</td><td class="confluenceTd">82.63</td><td colspan="1" class="confluenceTd">91.45</td><td colspan="1" class="confluenceTd">91.45</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI:&nbsp; hw_config_resiliency_placeholder trigger</td><td class="confluenceTd">85.54</td><td colspan="1" class="confluenceTd">92.65</td><td colspan="1" class="confluenceTd">92.65</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI: hw_config_two trigger</td><td class="confluenceTd">84.24</td><td colspan="1" class="confluenceTd">91.34</td><td colspan="1" class="confluenceTd">91.34</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU: config1 trigger</td><td class="confluenceTd">78.94</td><td colspan="1" class="confluenceTd">87.78</td><td colspan="1" class="confluenceTd">90.07</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU: config4 trigger</td><td class="confluenceTd">84</td><td colspan="1" class="confluenceTd">92.90</td><td colspan="1" class="confluenceTd">94.46</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU: config_ace_small_ott trigger</td><td class="confluenceTd">83.94</td><td colspan="1" class="confluenceTd">93.84</td><td colspan="1" class="confluenceTd">97.31</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU:&nbsp;hw_cfg_2_ioc_256b trigger</td><td class="confluenceTd">79.27</td><td colspan="1" class="confluenceTd">93.26</td><td colspan="1" class="confluenceTd">89.71</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU:&nbsp;hw_cfg_2_ioc_64b trigger</td><td class="confluenceTd">72.94</td><td colspan="1" class="confluenceTd">84.31</td><td colspan="1" class="confluenceTd">89.64</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU:&nbsp;hw_cfg_31 trigger</td><td class="confluenceTd">82.47</td><td colspan="1" class="confluenceTd">86.00</td><td colspan="1" class="confluenceTd">93.27</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU:&nbsp;hw_cfg_nxpauto trigger</td><td class="confluenceTd">79.77</td><td colspan="1" class="confluenceTd">89.19</td><td colspan="1" class="confluenceTd">92.90</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI:&nbsp; (6 chi cnfigs listed above)&nbsp; &nbsp;tcap</td><td class="confluenceTd">57.14</td><td colspan="1" class="confluenceTd">92.51</td><td colspan="1" class="confluenceTd">90.47</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">IOAIU:&nbsp;(6 aiaiu configs listed above)&nbsp; &nbsp; tcap</td><td class="confluenceTd">69.04</td><td colspan="1" class="confluenceTd">57.14</td><td colspan="1" class="confluenceTd">85.72</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DMI:&nbsp;config(1-8)combined&nbsp; &nbsp; &nbsp; &nbsp; tcap</td><td class="confluenceTd">97.81</td><td colspan="1" class="confluenceTd">69.04</td><td colspan="1" class="confluenceTd">97.81</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DII: all config(1-8)&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;tcap</td><td class="confluenceTd">96.52</td><td colspan="1" class="confluenceTd">97.81</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DVE:&nbsp;hw_config_resilency_duplication_pma</td><td class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DVE: hw_config_resiliency_parity</td><td class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DVE: hw_cfg_7_all_ecc</td><td class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DVE: hw_cfg_7</td><td class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DVE: hw_config_10</td><td class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd">85.14</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Exclusive&nbsp; events</td><td class="confluenceTd">IOAIU:</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><br /></p><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">config_ace</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">config_ace_64b</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">config_ace_256b</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">config_ace_small_ott</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_2_ioc_64b</td><td class="confluenceTd">95.45</td><td colspan="1" class="confluenceTd"><p>95.45</p></td><td colspan="1" class="confluenceTd">95.45</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_2_ioc_256b</td><td class="confluenceTd">86.36</td><td colspan="1" class="confluenceTd"><p>86.36</p></td><td colspan="1" class="confluenceTd"><p><br /></p><p>86.36</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">CHI_AIU:</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_nxpauto</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_config_two</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_41</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_20</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7_all_parity</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">config256bit</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">DCE:</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_2</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><p>100</p></td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/nrajagopal/work_20220308/hw-ncr/regression/2022_03_09_1000/debug/dce/hw_cfg_2/coverage/merged_dce_hw_cfg_2.ucdb</td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_3</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/nrajagopal/work_20220308/hw-ncr/regression/2022_03_09_1000/debug/dce/hw_cfg_3/coverage/merged_dce_hw_cfg_3.ucdb</td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/nrajagopal/work_20220308/hw-ncr/regression/2022_03_09_1000/debug/dce/hw_cfg_7/coverage/merged_dce_hw_cfg_7.ucdb</td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_20</td><td class="confluenceTd">84</td><td colspan="1" class="confluenceTd">84</td><td colspan="1" class="confluenceTd">84</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/nrajagopal/work_20220308/hw-ncr/regression/2022_03_09_1345/debug/dce/hw_cfg_20/coverage/merged_dce_hw_cfg_20.ucdb</td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_nxpauto</td><td class="confluenceTd">94</td><td colspan="1" class="confluenceTd">94</td><td colspan="1" class="confluenceTd">94</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/nrajagopal/work_20220308/hw-ncr/regression/2022_03_09_1345/debug/dce/hw_cfg_nxpauto/coverage/merged_dce_hw_cfg_nxpauto.ucdb</td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_40</td><td class="confluenceTd">98</td><td colspan="1" class="confluenceTd">98</td><td colspan="1" class="confluenceTd">98</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/nrajagopal/work_20220308/hw-ncr/regression/2022_03_09_1345/debug/dce/hw_cfg_40/coverage/merged_dce_hw_cfg_40.ucdb</td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd">hw_cfg_41</td><td class="confluenceTd">84</td><td colspan="1" class="confluenceTd">84</td><td colspan="1" class="confluenceTd">84</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd">vsim -viewcov&nbsp;/scratch/nrajagopal/work_20220308/hw-ncr/regression/2022_03_09_1345/debug/dce/hw_cfg_41/coverage/merged_dce_hw_cfg_41.ucdb</td></tr></tbody></table></div><p class="auto-cursor-target"><span style="font-weight: 600;letter-spacing: 0.0px;" class="legacy-color-text-default">CHI Functional Coverage Task (</span><a class="confluence-userlink user-mention" data-account-id="624b36bb7a3f9e006ab52f34" href="https://arterisip.atlassian.net/wiki/people/624b36bb7a3f9e006ab52f34?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Keshav Chockshi (Deactivated)</a><span style="font-weight: 600;letter-spacing: 0.0px;" class="legacy-color-text-default">):</span></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 3.79849%;" /><col style="width: 18.5179%;" /><col style="width: 32.3861%;" /><col style="width: 22.2214%;" /><col style="width: 6.45699%;" /><col style="width: 7.12249%;" /><col style="width: 9.49665%;" /></colgroup><tbody><tr><th style="width: 3.79867%;" class="confluenceTh">Sr No</th><th style="width: 18.5185%;" class="confluenceTh">Covergroup</th><th colspan="1" class="confluenceTh">Coverpoint Type</th><th style="width: 22.2222%;" class="confluenceTh">Coverpoints(Sample name)</th><th style="width: 6.45774%;" class="confluenceTh">Coding Status</th><th style="width: 7.12251%;" class="confluenceTh"><p>Review Status</p></th><th style="width: 9.49668%;" class="confluenceTh">Coverpoints Status (%)</th></tr><tr><td style="width: 3.79867%;" class="confluenceTd" rowspan="26">1.)<br /><br /></td><td style="width: 18.5185%;" class="confluenceTd">atomic_addr_size_alignment(68.75%)</td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_req</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd">Done</td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_compare_req</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_size_0</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">0%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_size_1</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_size_2</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_size_3</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_size_4</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_size_5</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_size_0_addr_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">75%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_size_1_addr_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">75%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_size_2_addr_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">75%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_size_3_addr_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">75%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_size_4_addr_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">75%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_size_5_addr_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">75%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_req_cross_size_0_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">0%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_req_cross_size_1_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">50%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_req_cross_size_2_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">50%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_req_cross_size_3_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">50%</td></tr><tr><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">cp_atomic_req_cross_size_4_alignment</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">0%</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td colspan="1" class="confluenceTd">cp_atomic_compare_req_cross_size_1_alignment</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">50%</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td colspan="1" class="confluenceTd">cp_atomic_compare_req_cross_size_2_alignment</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">50%</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td colspan="1" class="confluenceTd">cp_atomic_compare_req_cross_size_3_alignment</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">50%</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td colspan="1" class="confluenceTd">cp_atomic_compare_req_cross_size_4_alignment</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">50%</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td colspan="1" class="confluenceTd">cp_atomic_compare_req_cross_size_5_alignment</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">100%</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td style="width: 3.79867%;" class="confluenceTd">2.)</td><td style="width: 18.5185%;" class="confluenceTd">req_cross_resp(Updated -66.86%)</td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_snpmakeivalid_opcode</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd">In progress</td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_chi_snp_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">75%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_chi_snp_data_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">14.28%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_chi_snp_dataptl_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">0%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_rd_req_type</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">62.5%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_wr_req_type</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">80%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_dataless_req_type</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">77.77%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_wrcopyback_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">80%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_wr_cresp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_wdata_opcode</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">83.33%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_chi_atomic_req</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">S</td><td style="width: 22.2222%;" class="confluenceTd">cp_chi_atomic_ld_swap_cmpr_req</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">wr_req_type_cross_wr_copyback_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">80%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">wr_req_type_cross_wr_noncopyback_cresp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">44.44%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">rd_req_type_cross_compdata_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">63.15%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">atomic_st_req_type_cross_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">atomic_ld_swap_cmpr_req_type_cross_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">100%</td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td colspan="1" class="confluenceTd">dataless_req_type_cross_comp_resp</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">46.15%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">snp_req_type_cross_snp_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">80%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">snp_req_type_cross_snp_data_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">17.24%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><div class="content-wrapper"><p><br /></p></div></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">snp_req_type_cross_snp_dataptl_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">0%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">X</td><td style="width: 22.2222%;" class="confluenceTd">snpmakeivld_stash_req_type_cross_snp_dataptl_resp</td><td style="width: 6.45774%;" class="confluenceTd">Yes</td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd">50%</td></tr><tr><td style="width: 3.79867%;" class="confluenceTd"><br /></td><td style="width: 18.5185%;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td style="width: 22.2222%;" class="confluenceTd"><br /></td><td style="width: 6.45774%;" class="confluenceTd"><br /></td><td style="width: 7.12251%;" class="confluenceTd"><br /></td><td style="width: 9.49668%;" class="confluenceTd"><br /></td></tr></tbody></table></div><p class="auto-cursor-target">IO-AIU Functional Coverage Tasks on&nbsp;<a class="confluence-userlink user-mention" data-account-id="624b37dc1da0e100713c9b0a" href="https://arterisip.atlassian.net/wiki/people/624b37dc1da0e100713c9b0a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Prayank Trivedi (Deactivated)</a>:&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777266/IOAIU+ACE+Native+Interface+Cover+Points" data-linked-resource-id="16777266" data-linked-resource-version="59" data-linked-resource-type="page">IOAIU ACE Native Interface Cover Points</a></p><p><br /></p><p><br /></p>