

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Sat Jan 23 21:09:20 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.337|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|   88|   88|   88|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%Key_addr_12 = getelementptr [16 x i8]* %Key, i64 0, i64 12" [c_src/aes.c:180]   --->   Operation 90 'getelementptr' 'Key_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.76ns)   --->   "%Key_load_12 = load i8* %Key_addr_12, align 1" [c_src/aes.c:180]   --->   Operation 91 'load' 'Key_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%Key_addr_13 = getelementptr [16 x i8]* %Key, i64 0, i64 13" [c_src/aes.c:181]   --->   Operation 92 'getelementptr' 'Key_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.76ns)   --->   "%Key_load_13 = load i8* %Key_addr_13, align 1" [c_src/aes.c:181]   --->   Operation 93 'load' 'Key_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 2 <SV = 1> <Delay = 4.54>
ST_2 : Operation 94 [1/2] (1.76ns)   --->   "%Key_load_12 = load i8* %Key_addr_12, align 1" [c_src/aes.c:180]   --->   Operation 94 'load' 'Key_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%RoundKey_addr_12 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 12" [c_src/aes.c:180]   --->   Operation 95 'getelementptr' 'RoundKey_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.77ns)   --->   "store i8 %Key_load_12, i8* %RoundKey_addr_12, align 1" [c_src/aes.c:180]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 97 [1/2] (1.76ns)   --->   "%Key_load_13 = load i8* %Key_addr_13, align 1" [c_src/aes.c:181]   --->   Operation 97 'load' 'Key_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%RoundKey_addr_13 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 13" [c_src/aes.c:181]   --->   Operation 98 'getelementptr' 'RoundKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.77ns)   --->   "store i8 %Key_load_13, i8* %RoundKey_addr_13, align 1" [c_src/aes.c:181]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%Key_addr_14 = getelementptr [16 x i8]* %Key, i64 0, i64 14" [c_src/aes.c:182]   --->   Operation 100 'getelementptr' 'Key_addr_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (1.76ns)   --->   "%Key_load_14 = load i8* %Key_addr_14, align 1" [c_src/aes.c:182]   --->   Operation 101 'load' 'Key_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%Key_addr_15 = getelementptr [16 x i8]* %Key, i64 0, i64 15" [c_src/aes.c:183]   --->   Operation 102 'getelementptr' 'Key_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (1.76ns)   --->   "%Key_load_15 = load i8* %Key_addr_15, align 1" [c_src/aes.c:183]   --->   Operation 103 'load' 'Key_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 3 <SV = 2> <Delay = 4.54>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%Key_addr = getelementptr [16 x i8]* %Key, i64 0, i64 0" [c_src/aes.c:180]   --->   Operation 104 'getelementptr' 'Key_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (1.76ns)   --->   "%Key_load = load i8* %Key_addr, align 1" [c_src/aes.c:180]   --->   Operation 105 'load' 'Key_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%Key_addr_1 = getelementptr [16 x i8]* %Key, i64 0, i64 1" [c_src/aes.c:181]   --->   Operation 106 'getelementptr' 'Key_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (1.76ns)   --->   "%Key_load_1 = load i8* %Key_addr_1, align 1" [c_src/aes.c:181]   --->   Operation 107 'load' 'Key_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 108 [1/2] (1.76ns)   --->   "%Key_load_14 = load i8* %Key_addr_14, align 1" [c_src/aes.c:182]   --->   Operation 108 'load' 'Key_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%RoundKey_addr_14 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 14" [c_src/aes.c:182]   --->   Operation 109 'getelementptr' 'RoundKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.77ns)   --->   "store i8 %Key_load_14, i8* %RoundKey_addr_14, align 1" [c_src/aes.c:182]   --->   Operation 110 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 111 [1/2] (1.76ns)   --->   "%Key_load_15 = load i8* %Key_addr_15, align 1" [c_src/aes.c:183]   --->   Operation 111 'load' 'Key_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%RoundKey_addr_15 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 15" [c_src/aes.c:183]   --->   Operation 112 'getelementptr' 'RoundKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.77ns)   --->   "store i8 %Key_load_15, i8* %RoundKey_addr_15, align 1" [c_src/aes.c:183]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 4 <SV = 3> <Delay = 4.54>
ST_4 : Operation 114 [1/2] (1.76ns)   --->   "%Key_load = load i8* %Key_addr, align 1" [c_src/aes.c:180]   --->   Operation 114 'load' 'Key_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr [176 x i8]* %RoundKey, i64 0, i64 0" [c_src/aes.c:180]   --->   Operation 115 'getelementptr' 'RoundKey_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (2.77ns)   --->   "store i8 %Key_load, i8* %RoundKey_addr, align 1" [c_src/aes.c:180]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 117 [1/2] (1.76ns)   --->   "%Key_load_1 = load i8* %Key_addr_1, align 1" [c_src/aes.c:181]   --->   Operation 117 'load' 'Key_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%RoundKey_addr_1 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 1" [c_src/aes.c:181]   --->   Operation 118 'getelementptr' 'RoundKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.77ns)   --->   "store i8 %Key_load_1, i8* %RoundKey_addr_1, align 1" [c_src/aes.c:181]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%Key_addr_2 = getelementptr [16 x i8]* %Key, i64 0, i64 2" [c_src/aes.c:182]   --->   Operation 120 'getelementptr' 'Key_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (1.76ns)   --->   "%Key_load_2 = load i8* %Key_addr_2, align 1" [c_src/aes.c:182]   --->   Operation 121 'load' 'Key_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%Key_addr_3 = getelementptr [16 x i8]* %Key, i64 0, i64 3" [c_src/aes.c:183]   --->   Operation 122 'getelementptr' 'Key_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (1.76ns)   --->   "%Key_load_3 = load i8* %Key_addr_3, align 1" [c_src/aes.c:183]   --->   Operation 123 'load' 'Key_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 5 <SV = 4> <Delay = 4.54>
ST_5 : Operation 124 [1/2] (1.76ns)   --->   "%Key_load_2 = load i8* %Key_addr_2, align 1" [c_src/aes.c:182]   --->   Operation 124 'load' 'Key_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%RoundKey_addr_2 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 2" [c_src/aes.c:182]   --->   Operation 125 'getelementptr' 'RoundKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (2.77ns)   --->   "store i8 %Key_load_2, i8* %RoundKey_addr_2, align 1" [c_src/aes.c:182]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 127 [1/2] (1.76ns)   --->   "%Key_load_3 = load i8* %Key_addr_3, align 1" [c_src/aes.c:183]   --->   Operation 127 'load' 'Key_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%RoundKey_addr_3 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 3" [c_src/aes.c:183]   --->   Operation 128 'getelementptr' 'RoundKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (2.77ns)   --->   "store i8 %Key_load_3, i8* %RoundKey_addr_3, align 1" [c_src/aes.c:183]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%Key_addr_4 = getelementptr [16 x i8]* %Key, i64 0, i64 4" [c_src/aes.c:180]   --->   Operation 130 'getelementptr' 'Key_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (1.76ns)   --->   "%Key_load_4 = load i8* %Key_addr_4, align 1" [c_src/aes.c:180]   --->   Operation 131 'load' 'Key_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%Key_addr_5 = getelementptr [16 x i8]* %Key, i64 0, i64 5" [c_src/aes.c:181]   --->   Operation 132 'getelementptr' 'Key_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (1.76ns)   --->   "%Key_load_5 = load i8* %Key_addr_5, align 1" [c_src/aes.c:181]   --->   Operation 133 'load' 'Key_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 6 <SV = 5> <Delay = 4.54>
ST_6 : Operation 134 [1/2] (1.76ns)   --->   "%Key_load_4 = load i8* %Key_addr_4, align 1" [c_src/aes.c:180]   --->   Operation 134 'load' 'Key_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%RoundKey_addr_4 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 4" [c_src/aes.c:180]   --->   Operation 135 'getelementptr' 'RoundKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (2.77ns)   --->   "store i8 %Key_load_4, i8* %RoundKey_addr_4, align 1" [c_src/aes.c:180]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 137 [1/2] (1.76ns)   --->   "%Key_load_5 = load i8* %Key_addr_5, align 1" [c_src/aes.c:181]   --->   Operation 137 'load' 'Key_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%RoundKey_addr_5 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 5" [c_src/aes.c:181]   --->   Operation 138 'getelementptr' 'RoundKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (2.77ns)   --->   "store i8 %Key_load_5, i8* %RoundKey_addr_5, align 1" [c_src/aes.c:181]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%Key_addr_6 = getelementptr [16 x i8]* %Key, i64 0, i64 6" [c_src/aes.c:182]   --->   Operation 140 'getelementptr' 'Key_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (1.76ns)   --->   "%Key_load_6 = load i8* %Key_addr_6, align 1" [c_src/aes.c:182]   --->   Operation 141 'load' 'Key_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%Key_addr_7 = getelementptr [16 x i8]* %Key, i64 0, i64 7" [c_src/aes.c:183]   --->   Operation 142 'getelementptr' 'Key_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (1.76ns)   --->   "%Key_load_7 = load i8* %Key_addr_7, align 1" [c_src/aes.c:183]   --->   Operation 143 'load' 'Key_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 7 <SV = 6> <Delay = 4.54>
ST_7 : Operation 144 [1/2] (1.76ns)   --->   "%Key_load_6 = load i8* %Key_addr_6, align 1" [c_src/aes.c:182]   --->   Operation 144 'load' 'Key_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%RoundKey_addr_6 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 6" [c_src/aes.c:182]   --->   Operation 145 'getelementptr' 'RoundKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (2.77ns)   --->   "store i8 %Key_load_6, i8* %RoundKey_addr_6, align 1" [c_src/aes.c:182]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 147 [1/2] (1.76ns)   --->   "%Key_load_7 = load i8* %Key_addr_7, align 1" [c_src/aes.c:183]   --->   Operation 147 'load' 'Key_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%RoundKey_addr_7 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 7" [c_src/aes.c:183]   --->   Operation 148 'getelementptr' 'RoundKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (2.77ns)   --->   "store i8 %Key_load_7, i8* %RoundKey_addr_7, align 1" [c_src/aes.c:183]   --->   Operation 149 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%Key_addr_8 = getelementptr [16 x i8]* %Key, i64 0, i64 8" [c_src/aes.c:180]   --->   Operation 150 'getelementptr' 'Key_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [2/2] (1.76ns)   --->   "%Key_load_8 = load i8* %Key_addr_8, align 1" [c_src/aes.c:180]   --->   Operation 151 'load' 'Key_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%Key_addr_9 = getelementptr [16 x i8]* %Key, i64 0, i64 9" [c_src/aes.c:181]   --->   Operation 152 'getelementptr' 'Key_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (1.76ns)   --->   "%Key_load_9 = load i8* %Key_addr_9, align 1" [c_src/aes.c:181]   --->   Operation 153 'load' 'Key_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 8 <SV = 7> <Delay = 4.54>
ST_8 : Operation 154 [1/2] (1.76ns)   --->   "%Key_load_8 = load i8* %Key_addr_8, align 1" [c_src/aes.c:180]   --->   Operation 154 'load' 'Key_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%RoundKey_addr_8 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 8" [c_src/aes.c:180]   --->   Operation 155 'getelementptr' 'RoundKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (2.77ns)   --->   "store i8 %Key_load_8, i8* %RoundKey_addr_8, align 1" [c_src/aes.c:180]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 157 [1/2] (1.76ns)   --->   "%Key_load_9 = load i8* %Key_addr_9, align 1" [c_src/aes.c:181]   --->   Operation 157 'load' 'Key_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%RoundKey_addr_9 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 9" [c_src/aes.c:181]   --->   Operation 158 'getelementptr' 'RoundKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (2.77ns)   --->   "store i8 %Key_load_9, i8* %RoundKey_addr_9, align 1" [c_src/aes.c:181]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%Key_addr_10 = getelementptr [16 x i8]* %Key, i64 0, i64 10" [c_src/aes.c:182]   --->   Operation 160 'getelementptr' 'Key_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (1.76ns)   --->   "%Key_load_10 = load i8* %Key_addr_10, align 1" [c_src/aes.c:182]   --->   Operation 161 'load' 'Key_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%Key_addr_11 = getelementptr [16 x i8]* %Key, i64 0, i64 11" [c_src/aes.c:183]   --->   Operation 162 'getelementptr' 'Key_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (1.76ns)   --->   "%Key_load_11 = load i8* %Key_addr_11, align 1" [c_src/aes.c:183]   --->   Operation 163 'load' 'Key_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 9 <SV = 8> <Delay = 4.54>
ST_9 : Operation 164 [1/2] (1.76ns)   --->   "%Key_load_10 = load i8* %Key_addr_10, align 1" [c_src/aes.c:182]   --->   Operation 164 'load' 'Key_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%RoundKey_addr_10 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 10" [c_src/aes.c:182]   --->   Operation 165 'getelementptr' 'RoundKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (2.77ns)   --->   "store i8 %Key_load_10, i8* %RoundKey_addr_10, align 1" [c_src/aes.c:182]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 167 [1/2] (1.76ns)   --->   "%Key_load_11 = load i8* %Key_addr_11, align 1" [c_src/aes.c:183]   --->   Operation 167 'load' 'Key_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%RoundKey_addr_11 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 11" [c_src/aes.c:183]   --->   Operation 168 'getelementptr' 'RoundKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (2.77ns)   --->   "store i8 %Key_load_11, i8* %RoundKey_addr_11, align 1" [c_src/aes.c:183]   --->   Operation 169 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i8 %Key_load_13 to i64" [c_src/aes.c:214]   --->   Operation 170 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214" [c_src/aes.c:214]   --->   Operation 171 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [2/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:214]   --->   Operation 172 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %Key_load_14 to i64" [c_src/aes.c:215]   --->   Operation 173 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215" [c_src/aes.c:215]   --->   Operation 174 'getelementptr' 'sbox_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [2/2] (2.77ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [c_src/aes.c:215]   --->   Operation 175 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 6.33>
ST_10 : Operation 176 [1/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:214]   --->   Operation 176 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 177 [1/2] (2.77ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [c_src/aes.c:215]   --->   Operation 177 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i8 %Key_load_15 to i64" [c_src/aes.c:216]   --->   Operation 178 'zext' 'zext_ln216' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216" [c_src/aes.c:216]   --->   Operation 179 'getelementptr' 'sbox_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [2/2] (2.77ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [c_src/aes.c:216]   --->   Operation 180 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i8 %Key_load_12 to i64" [c_src/aes.c:217]   --->   Operation 181 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217" [c_src/aes.c:217]   --->   Operation 182 'getelementptr' 'sbox_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [2/2] (2.77ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [c_src/aes.c:217]   --->   Operation 183 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235)   --->   "%xor_ln235_40 = xor i8 %Key_load, 1" [c_src/aes.c:235]   --->   Operation 184 'xor' 'xor_ln235_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln235 = xor i8 %xor_ln235_40, %sbox_load" [c_src/aes.c:235]   --->   Operation 185 'xor' 'xor_ln235' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%RoundKey_addr_16 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 16" [c_src/aes.c:235]   --->   Operation 186 'getelementptr' 'RoundKey_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (2.77ns)   --->   "store i8 %xor_ln235, i8* %RoundKey_addr_16, align 1" [c_src/aes.c:235]   --->   Operation 187 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 188 [1/1] (0.79ns)   --->   "%xor_ln236 = xor i8 %sbox_load_17, %Key_load_1" [c_src/aes.c:236]   --->   Operation 188 'xor' 'xor_ln236' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%RoundKey_addr_17 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 17" [c_src/aes.c:236]   --->   Operation 189 'getelementptr' 'RoundKey_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (2.77ns)   --->   "store i8 %xor_ln236, i8* %RoundKey_addr_17, align 1" [c_src/aes.c:236]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 11 <SV = 10> <Delay = 6.33>
ST_11 : Operation 191 [1/2] (2.77ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [c_src/aes.c:216]   --->   Operation 191 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 192 [1/2] (2.77ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [c_src/aes.c:217]   --->   Operation 192 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 193 [1/1] (0.79ns)   --->   "%xor_ln237 = xor i8 %sbox_load_18, %Key_load_2" [c_src/aes.c:237]   --->   Operation 193 'xor' 'xor_ln237' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%RoundKey_addr_18 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 18" [c_src/aes.c:237]   --->   Operation 194 'getelementptr' 'RoundKey_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (2.77ns)   --->   "store i8 %xor_ln237, i8* %RoundKey_addr_18, align 1" [c_src/aes.c:237]   --->   Operation 195 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 196 [1/1] (0.79ns)   --->   "%xor_ln238 = xor i8 %sbox_load_19, %Key_load_3" [c_src/aes.c:238]   --->   Operation 196 'xor' 'xor_ln238' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%RoundKey_addr_19 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 19" [c_src/aes.c:238]   --->   Operation 197 'getelementptr' 'RoundKey_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (2.77ns)   --->   "store i8 %xor_ln238, i8* %RoundKey_addr_19, align 1" [c_src/aes.c:238]   --->   Operation 198 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 12 <SV = 11> <Delay = 3.56>
ST_12 : Operation 199 [1/1] (0.79ns)   --->   "%xor_ln235_1 = xor i8 %Key_load_4, %xor_ln235" [c_src/aes.c:235]   --->   Operation 199 'xor' 'xor_ln235_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%RoundKey_addr_20 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 20" [c_src/aes.c:235]   --->   Operation 200 'getelementptr' 'RoundKey_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_1, i8* %RoundKey_addr_20, align 1" [c_src/aes.c:235]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 202 [1/1] (0.79ns)   --->   "%xor_ln236_1 = xor i8 %Key_load_5, %xor_ln236" [c_src/aes.c:236]   --->   Operation 202 'xor' 'xor_ln236_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%RoundKey_addr_21 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 21" [c_src/aes.c:236]   --->   Operation 203 'getelementptr' 'RoundKey_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_1, i8* %RoundKey_addr_21, align 1" [c_src/aes.c:236]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 205 [1/1] (0.79ns)   --->   "%xor_ln235_2 = xor i8 %Key_load_8, %xor_ln235_1" [c_src/aes.c:235]   --->   Operation 205 'xor' 'xor_ln235_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.79ns)   --->   "%xor_ln236_2 = xor i8 %Key_load_9, %xor_ln236_1" [c_src/aes.c:236]   --->   Operation 206 'xor' 'xor_ln236_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.56>
ST_13 : Operation 207 [1/1] (0.79ns)   --->   "%xor_ln237_1 = xor i8 %Key_load_6, %xor_ln237" [c_src/aes.c:237]   --->   Operation 207 'xor' 'xor_ln237_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%RoundKey_addr_22 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 22" [c_src/aes.c:237]   --->   Operation 208 'getelementptr' 'RoundKey_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_1, i8* %RoundKey_addr_22, align 1" [c_src/aes.c:237]   --->   Operation 209 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 210 [1/1] (0.79ns)   --->   "%xor_ln238_1 = xor i8 %Key_load_7, %xor_ln238" [c_src/aes.c:238]   --->   Operation 210 'xor' 'xor_ln238_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%RoundKey_addr_23 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 23" [c_src/aes.c:238]   --->   Operation 211 'getelementptr' 'RoundKey_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_1, i8* %RoundKey_addr_23, align 1" [c_src/aes.c:238]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 213 [1/1] (0.79ns)   --->   "%xor_ln237_2 = xor i8 %Key_load_10, %xor_ln237_1" [c_src/aes.c:237]   --->   Operation 213 'xor' 'xor_ln237_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.79ns)   --->   "%xor_ln238_2 = xor i8 %Key_load_11, %xor_ln238_1" [c_src/aes.c:238]   --->   Operation 214 'xor' 'xor_ln238_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%RoundKey_addr_24 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 24" [c_src/aes.c:235]   --->   Operation 215 'getelementptr' 'RoundKey_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_2, i8* %RoundKey_addr_24, align 1" [c_src/aes.c:235]   --->   Operation 216 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%RoundKey_addr_25 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 25" [c_src/aes.c:236]   --->   Operation 217 'getelementptr' 'RoundKey_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_2, i8* %RoundKey_addr_25, align 1" [c_src/aes.c:236]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 15 <SV = 14> <Delay = 2.77>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%RoundKey_addr_26 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 26" [c_src/aes.c:237]   --->   Operation 219 'getelementptr' 'RoundKey_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_2, i8* %RoundKey_addr_26, align 1" [c_src/aes.c:237]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%RoundKey_addr_27 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 27" [c_src/aes.c:238]   --->   Operation 221 'getelementptr' 'RoundKey_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_2, i8* %RoundKey_addr_27, align 1" [c_src/aes.c:238]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 16 <SV = 15> <Delay = 3.56>
ST_16 : Operation 223 [1/1] (0.79ns)   --->   "%xor_ln235_3 = xor i8 %Key_load_12, %xor_ln235_2" [c_src/aes.c:235]   --->   Operation 223 'xor' 'xor_ln235_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%RoundKey_addr_28 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 28" [c_src/aes.c:235]   --->   Operation 224 'getelementptr' 'RoundKey_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_3, i8* %RoundKey_addr_28, align 1" [c_src/aes.c:235]   --->   Operation 225 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 226 [1/1] (0.79ns)   --->   "%xor_ln236_3 = xor i8 %Key_load_13, %xor_ln236_2" [c_src/aes.c:236]   --->   Operation 226 'xor' 'xor_ln236_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%RoundKey_addr_29 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 29" [c_src/aes.c:236]   --->   Operation 227 'getelementptr' 'RoundKey_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_3, i8* %RoundKey_addr_29, align 1" [c_src/aes.c:236]   --->   Operation 228 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i8 %xor_ln236_3 to i64" [c_src/aes.c:214]   --->   Operation 229 'zext' 'zext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214_1" [c_src/aes.c:214]   --->   Operation 230 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [2/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:214]   --->   Operation 231 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i8 %xor_ln235_3 to i64" [c_src/aes.c:217]   --->   Operation 232 'zext' 'zext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%sbox_addr_23 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217_1" [c_src/aes.c:217]   --->   Operation 233 'getelementptr' 'sbox_addr_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [2/2] (2.77ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [c_src/aes.c:217]   --->   Operation 234 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 4.36>
ST_17 : Operation 235 [1/1] (0.79ns)   --->   "%xor_ln237_3 = xor i8 %Key_load_14, %xor_ln237_2" [c_src/aes.c:237]   --->   Operation 235 'xor' 'xor_ln237_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%RoundKey_addr_30 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 30" [c_src/aes.c:237]   --->   Operation 236 'getelementptr' 'RoundKey_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_3, i8* %RoundKey_addr_30, align 1" [c_src/aes.c:237]   --->   Operation 237 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 238 [1/1] (0.79ns)   --->   "%xor_ln238_3 = xor i8 %Key_load_15, %xor_ln238_2" [c_src/aes.c:238]   --->   Operation 238 'xor' 'xor_ln238_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%RoundKey_addr_31 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 31" [c_src/aes.c:238]   --->   Operation 239 'getelementptr' 'RoundKey_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_3, i8* %RoundKey_addr_31, align 1" [c_src/aes.c:238]   --->   Operation 240 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 241 [1/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:214]   --->   Operation 241 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %xor_ln237_3 to i64" [c_src/aes.c:215]   --->   Operation 242 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215_1" [c_src/aes.c:215]   --->   Operation 243 'getelementptr' 'sbox_addr_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [2/2] (2.77ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [c_src/aes.c:215]   --->   Operation 244 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i8 %xor_ln238_3 to i64" [c_src/aes.c:216]   --->   Operation 245 'zext' 'zext_ln216_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216_1" [c_src/aes.c:216]   --->   Operation 246 'getelementptr' 'sbox_addr_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 247 [2/2] (2.77ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [c_src/aes.c:216]   --->   Operation 247 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 248 [1/2] (2.77ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [c_src/aes.c:217]   --->   Operation 248 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 249 [1/1] (0.79ns)   --->   "%xor_ln220 = xor i8 %sbox_load_4, 2" [c_src/aes.c:220]   --->   Operation 249 'xor' 'xor_ln220' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [1/1] (0.79ns)   --->   "%xor_ln235_4 = xor i8 %xor_ln220, %xor_ln235" [c_src/aes.c:235]   --->   Operation 250 'xor' 'xor_ln235_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [1/1] (0.79ns)   --->   "%xor_ln238_4 = xor i8 %sbox_load_23, %xor_ln238" [c_src/aes.c:238]   --->   Operation 251 'xor' 'xor_ln238_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [1/1] (0.79ns)   --->   "%xor_ln235_5 = xor i8 %Key_load_4, %xor_ln220" [c_src/aes.c:235]   --->   Operation 252 'xor' 'xor_ln235_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.79ns)   --->   "%xor_ln238_5 = xor i8 %sbox_load_23, %Key_load_7" [c_src/aes.c:238]   --->   Operation 253 'xor' 'xor_ln238_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.33>
ST_18 : Operation 254 [1/2] (2.77ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [c_src/aes.c:215]   --->   Operation 254 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 255 [1/2] (2.77ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [c_src/aes.c:216]   --->   Operation 255 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%RoundKey_addr_32 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 32" [c_src/aes.c:235]   --->   Operation 256 'getelementptr' 'RoundKey_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_4, i8* %RoundKey_addr_32, align 1" [c_src/aes.c:235]   --->   Operation 257 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_18 : Operation 258 [1/1] (0.79ns)   --->   "%xor_ln236_4 = xor i8 %sbox_load_21, %xor_ln236" [c_src/aes.c:236]   --->   Operation 258 'xor' 'xor_ln236_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%RoundKey_addr_33 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 33" [c_src/aes.c:236]   --->   Operation 259 'getelementptr' 'RoundKey_addr_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_4, i8* %RoundKey_addr_33, align 1" [c_src/aes.c:236]   --->   Operation 260 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_18 : Operation 261 [1/1] (0.79ns)   --->   "%xor_ln237_4 = xor i8 %sbox_load_22, %xor_ln237" [c_src/aes.c:237]   --->   Operation 261 'xor' 'xor_ln237_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 262 [1/1] (0.79ns)   --->   "%xor_ln236_5 = xor i8 %sbox_load_21, %Key_load_5" [c_src/aes.c:236]   --->   Operation 262 'xor' 'xor_ln236_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [1/1] (0.79ns)   --->   "%xor_ln237_5 = xor i8 %sbox_load_22, %Key_load_6" [c_src/aes.c:237]   --->   Operation 263 'xor' 'xor_ln237_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.77>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%RoundKey_addr_34 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 34" [c_src/aes.c:237]   --->   Operation 264 'getelementptr' 'RoundKey_addr_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_4, i8* %RoundKey_addr_34, align 1" [c_src/aes.c:237]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%RoundKey_addr_35 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 35" [c_src/aes.c:238]   --->   Operation 266 'getelementptr' 'RoundKey_addr_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_4, i8* %RoundKey_addr_35, align 1" [c_src/aes.c:238]   --->   Operation 267 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 20 <SV = 19> <Delay = 2.77>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%RoundKey_addr_36 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 36" [c_src/aes.c:235]   --->   Operation 268 'getelementptr' 'RoundKey_addr_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_5, i8* %RoundKey_addr_36, align 1" [c_src/aes.c:235]   --->   Operation 269 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%RoundKey_addr_37 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 37" [c_src/aes.c:236]   --->   Operation 270 'getelementptr' 'RoundKey_addr_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_5, i8* %RoundKey_addr_37, align 1" [c_src/aes.c:236]   --->   Operation 271 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 21 <SV = 20> <Delay = 2.77>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%RoundKey_addr_38 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 38" [c_src/aes.c:237]   --->   Operation 272 'getelementptr' 'RoundKey_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_5, i8* %RoundKey_addr_38, align 1" [c_src/aes.c:237]   --->   Operation 273 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%RoundKey_addr_39 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 39" [c_src/aes.c:238]   --->   Operation 274 'getelementptr' 'RoundKey_addr_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_5, i8* %RoundKey_addr_39, align 1" [c_src/aes.c:238]   --->   Operation 275 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 22 <SV = 21> <Delay = 3.56>
ST_22 : Operation 276 [1/1] (0.79ns)   --->   "%xor_ln235_6 = xor i8 %xor_ln235_5, %xor_ln235_2" [c_src/aes.c:235]   --->   Operation 276 'xor' 'xor_ln235_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%RoundKey_addr_40 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 40" [c_src/aes.c:235]   --->   Operation 277 'getelementptr' 'RoundKey_addr_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_6, i8* %RoundKey_addr_40, align 1" [c_src/aes.c:235]   --->   Operation 278 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_22 : Operation 279 [1/1] (0.79ns)   --->   "%xor_ln236_6 = xor i8 %xor_ln236_5, %xor_ln236_2" [c_src/aes.c:236]   --->   Operation 279 'xor' 'xor_ln236_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%RoundKey_addr_41 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 41" [c_src/aes.c:236]   --->   Operation 280 'getelementptr' 'RoundKey_addr_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_6, i8* %RoundKey_addr_41, align 1" [c_src/aes.c:236]   --->   Operation 281 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 23 <SV = 22> <Delay = 3.56>
ST_23 : Operation 282 [1/1] (0.79ns)   --->   "%xor_ln237_6 = xor i8 %xor_ln237_5, %xor_ln237_2" [c_src/aes.c:237]   --->   Operation 282 'xor' 'xor_ln237_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%RoundKey_addr_42 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 42" [c_src/aes.c:237]   --->   Operation 283 'getelementptr' 'RoundKey_addr_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_6, i8* %RoundKey_addr_42, align 1" [c_src/aes.c:237]   --->   Operation 284 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_23 : Operation 285 [1/1] (0.79ns)   --->   "%xor_ln238_6 = xor i8 %xor_ln238_5, %xor_ln238_2" [c_src/aes.c:238]   --->   Operation 285 'xor' 'xor_ln238_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "%RoundKey_addr_43 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 43" [c_src/aes.c:238]   --->   Operation 286 'getelementptr' 'RoundKey_addr_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 287 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_6, i8* %RoundKey_addr_43, align 1" [c_src/aes.c:238]   --->   Operation 287 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 24 <SV = 23> <Delay = 3.56>
ST_24 : Operation 288 [1/1] (0.79ns)   --->   "%xor_ln235_7 = xor i8 %Key_load_12, %xor_ln235_5" [c_src/aes.c:235]   --->   Operation 288 'xor' 'xor_ln235_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 289 [1/1] (0.00ns)   --->   "%RoundKey_addr_44 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 44" [c_src/aes.c:235]   --->   Operation 289 'getelementptr' 'RoundKey_addr_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 290 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_7, i8* %RoundKey_addr_44, align 1" [c_src/aes.c:235]   --->   Operation 290 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_24 : Operation 291 [1/1] (0.79ns)   --->   "%xor_ln236_7 = xor i8 %Key_load_13, %xor_ln236_5" [c_src/aes.c:236]   --->   Operation 291 'xor' 'xor_ln236_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 292 [1/1] (0.00ns)   --->   "%RoundKey_addr_45 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 45" [c_src/aes.c:236]   --->   Operation 292 'getelementptr' 'RoundKey_addr_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 293 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_7, i8* %RoundKey_addr_45, align 1" [c_src/aes.c:236]   --->   Operation 293 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 25 <SV = 24> <Delay = 3.56>
ST_25 : Operation 294 [1/1] (0.79ns)   --->   "%xor_ln237_7 = xor i8 %Key_load_14, %xor_ln237_5" [c_src/aes.c:237]   --->   Operation 294 'xor' 'xor_ln237_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%RoundKey_addr_46 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 46" [c_src/aes.c:237]   --->   Operation 295 'getelementptr' 'RoundKey_addr_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_7, i8* %RoundKey_addr_46, align 1" [c_src/aes.c:237]   --->   Operation 296 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_25 : Operation 297 [1/1] (0.79ns)   --->   "%xor_ln238_7 = xor i8 %Key_load_15, %xor_ln238_5" [c_src/aes.c:238]   --->   Operation 297 'xor' 'xor_ln238_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%RoundKey_addr_47 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 47" [c_src/aes.c:238]   --->   Operation 298 'getelementptr' 'RoundKey_addr_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_7, i8* %RoundKey_addr_47, align 1" [c_src/aes.c:238]   --->   Operation 299 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln214_2 = zext i8 %xor_ln236_7 to i64" [c_src/aes.c:214]   --->   Operation 300 'zext' 'zext_ln214_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214_2" [c_src/aes.c:214]   --->   Operation 301 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 302 [2/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:214]   --->   Operation 302 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %xor_ln237_7 to i64" [c_src/aes.c:215]   --->   Operation 303 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (0.00ns)   --->   "%sbox_addr_25 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215_2" [c_src/aes.c:215]   --->   Operation 304 'getelementptr' 'sbox_addr_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 305 [2/2] (2.77ns)   --->   "%sbox_load_25 = load i8* %sbox_addr_25, align 1" [c_src/aes.c:215]   --->   Operation 305 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 26 <SV = 25> <Delay = 6.33>
ST_26 : Operation 306 [1/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:214]   --->   Operation 306 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 307 [1/2] (2.77ns)   --->   "%sbox_load_25 = load i8* %sbox_addr_25, align 1" [c_src/aes.c:215]   --->   Operation 307 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln216_2 = zext i8 %xor_ln238_7 to i64" [c_src/aes.c:216]   --->   Operation 308 'zext' 'zext_ln216_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%sbox_addr_26 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216_2" [c_src/aes.c:216]   --->   Operation 309 'getelementptr' 'sbox_addr_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 310 [2/2] (2.77ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [c_src/aes.c:216]   --->   Operation 310 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln217_2 = zext i8 %xor_ln235_7 to i64" [c_src/aes.c:217]   --->   Operation 311 'zext' 'zext_ln217_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%sbox_addr_27 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217_2" [c_src/aes.c:217]   --->   Operation 312 'getelementptr' 'sbox_addr_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 313 [2/2] (2.77ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [c_src/aes.c:217]   --->   Operation 313 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_8)   --->   "%xor_ln235_41 = xor i8 %xor_ln235_4, 4" [c_src/aes.c:235]   --->   Operation 314 'xor' 'xor_ln235_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 315 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln235_8 = xor i8 %xor_ln235_41, %sbox_load_8" [c_src/aes.c:235]   --->   Operation 315 'xor' 'xor_ln235_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%RoundKey_addr_48 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 48" [c_src/aes.c:235]   --->   Operation 316 'getelementptr' 'RoundKey_addr_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_8, i8* %RoundKey_addr_48, align 1" [c_src/aes.c:235]   --->   Operation 317 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_26 : Operation 318 [1/1] (0.79ns)   --->   "%xor_ln236_8 = xor i8 %sbox_load_25, %xor_ln236_4" [c_src/aes.c:236]   --->   Operation 318 'xor' 'xor_ln236_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%RoundKey_addr_49 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 49" [c_src/aes.c:236]   --->   Operation 319 'getelementptr' 'RoundKey_addr_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_8, i8* %RoundKey_addr_49, align 1" [c_src/aes.c:236]   --->   Operation 320 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 27 <SV = 26> <Delay = 6.33>
ST_27 : Operation 321 [1/2] (2.77ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [c_src/aes.c:216]   --->   Operation 321 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 322 [1/2] (2.77ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [c_src/aes.c:217]   --->   Operation 322 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 323 [1/1] (0.79ns)   --->   "%xor_ln237_8 = xor i8 %sbox_load_26, %xor_ln237_4" [c_src/aes.c:237]   --->   Operation 323 'xor' 'xor_ln237_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 324 [1/1] (0.00ns)   --->   "%RoundKey_addr_50 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 50" [c_src/aes.c:237]   --->   Operation 324 'getelementptr' 'RoundKey_addr_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 325 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_8, i8* %RoundKey_addr_50, align 1" [c_src/aes.c:237]   --->   Operation 325 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_27 : Operation 326 [1/1] (0.79ns)   --->   "%xor_ln238_8 = xor i8 %sbox_load_27, %xor_ln238_4" [c_src/aes.c:238]   --->   Operation 326 'xor' 'xor_ln238_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 327 [1/1] (0.00ns)   --->   "%RoundKey_addr_51 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 51" [c_src/aes.c:238]   --->   Operation 327 'getelementptr' 'RoundKey_addr_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 328 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_8, i8* %RoundKey_addr_51, align 1" [c_src/aes.c:238]   --->   Operation 328 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 28 <SV = 27> <Delay = 3.56>
ST_28 : Operation 329 [1/1] (0.79ns)   --->   "%xor_ln235_9 = xor i8 %xor_ln235_8, %xor_ln235_5" [c_src/aes.c:235]   --->   Operation 329 'xor' 'xor_ln235_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "%RoundKey_addr_52 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 52" [c_src/aes.c:235]   --->   Operation 330 'getelementptr' 'RoundKey_addr_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_9, i8* %RoundKey_addr_52, align 1" [c_src/aes.c:235]   --->   Operation 331 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_28 : Operation 332 [1/1] (0.79ns)   --->   "%xor_ln236_9 = xor i8 %xor_ln236_8, %xor_ln236_5" [c_src/aes.c:236]   --->   Operation 332 'xor' 'xor_ln236_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 333 [1/1] (0.00ns)   --->   "%RoundKey_addr_53 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 53" [c_src/aes.c:236]   --->   Operation 333 'getelementptr' 'RoundKey_addr_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 334 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_9, i8* %RoundKey_addr_53, align 1" [c_src/aes.c:236]   --->   Operation 334 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 29 <SV = 28> <Delay = 3.56>
ST_29 : Operation 335 [1/1] (0.79ns)   --->   "%xor_ln237_9 = xor i8 %xor_ln237_8, %xor_ln237_5" [c_src/aes.c:237]   --->   Operation 335 'xor' 'xor_ln237_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "%RoundKey_addr_54 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 54" [c_src/aes.c:237]   --->   Operation 336 'getelementptr' 'RoundKey_addr_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_9, i8* %RoundKey_addr_54, align 1" [c_src/aes.c:237]   --->   Operation 337 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_29 : Operation 338 [1/1] (0.79ns)   --->   "%xor_ln238_9 = xor i8 %xor_ln238_8, %xor_ln238_5" [c_src/aes.c:238]   --->   Operation 338 'xor' 'xor_ln238_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%RoundKey_addr_55 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 55" [c_src/aes.c:238]   --->   Operation 339 'getelementptr' 'RoundKey_addr_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 340 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_9, i8* %RoundKey_addr_55, align 1" [c_src/aes.c:238]   --->   Operation 340 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 30 <SV = 29> <Delay = 3.56>
ST_30 : Operation 341 [1/1] (0.79ns)   --->   "%xor_ln235_10 = xor i8 %xor_ln235_8, %xor_ln235_2" [c_src/aes.c:235]   --->   Operation 341 'xor' 'xor_ln235_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 342 [1/1] (0.00ns)   --->   "%RoundKey_addr_56 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 56" [c_src/aes.c:235]   --->   Operation 342 'getelementptr' 'RoundKey_addr_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 343 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_10, i8* %RoundKey_addr_56, align 1" [c_src/aes.c:235]   --->   Operation 343 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_30 : Operation 344 [1/1] (0.79ns)   --->   "%xor_ln236_10 = xor i8 %xor_ln236_8, %xor_ln236_2" [c_src/aes.c:236]   --->   Operation 344 'xor' 'xor_ln236_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 345 [1/1] (0.00ns)   --->   "%RoundKey_addr_57 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 57" [c_src/aes.c:236]   --->   Operation 345 'getelementptr' 'RoundKey_addr_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 346 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_10, i8* %RoundKey_addr_57, align 1" [c_src/aes.c:236]   --->   Operation 346 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 31 <SV = 30> <Delay = 3.56>
ST_31 : Operation 347 [1/1] (0.79ns)   --->   "%xor_ln237_10 = xor i8 %xor_ln237_8, %xor_ln237_2" [c_src/aes.c:237]   --->   Operation 347 'xor' 'xor_ln237_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 348 [1/1] (0.00ns)   --->   "%RoundKey_addr_58 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 58" [c_src/aes.c:237]   --->   Operation 348 'getelementptr' 'RoundKey_addr_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 349 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_10, i8* %RoundKey_addr_58, align 1" [c_src/aes.c:237]   --->   Operation 349 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_31 : Operation 350 [1/1] (0.79ns)   --->   "%xor_ln238_10 = xor i8 %xor_ln238_8, %xor_ln238_2" [c_src/aes.c:238]   --->   Operation 350 'xor' 'xor_ln238_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 351 [1/1] (0.00ns)   --->   "%RoundKey_addr_59 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 59" [c_src/aes.c:238]   --->   Operation 351 'getelementptr' 'RoundKey_addr_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 352 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_10, i8* %RoundKey_addr_59, align 1" [c_src/aes.c:238]   --->   Operation 352 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 32 <SV = 31> <Delay = 3.56>
ST_32 : Operation 353 [1/1] (0.79ns)   --->   "%xor_ln235_11 = xor i8 %xor_ln235_10, %xor_ln235_7" [c_src/aes.c:235]   --->   Operation 353 'xor' 'xor_ln235_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%RoundKey_addr_60 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 60" [c_src/aes.c:235]   --->   Operation 354 'getelementptr' 'RoundKey_addr_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_11, i8* %RoundKey_addr_60, align 1" [c_src/aes.c:235]   --->   Operation 355 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_32 : Operation 356 [1/1] (0.79ns)   --->   "%xor_ln236_11 = xor i8 %xor_ln236_10, %xor_ln236_7" [c_src/aes.c:236]   --->   Operation 356 'xor' 'xor_ln236_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%RoundKey_addr_61 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 61" [c_src/aes.c:236]   --->   Operation 357 'getelementptr' 'RoundKey_addr_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_11, i8* %RoundKey_addr_61, align 1" [c_src/aes.c:236]   --->   Operation 358 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_32 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln214_3 = zext i8 %xor_ln236_11 to i64" [c_src/aes.c:214]   --->   Operation 359 'zext' 'zext_ln214_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 360 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214_3" [c_src/aes.c:214]   --->   Operation 360 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 361 [2/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:214]   --->   Operation 361 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln217_3 = zext i8 %xor_ln235_11 to i64" [c_src/aes.c:217]   --->   Operation 362 'zext' 'zext_ln217_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 363 [1/1] (0.00ns)   --->   "%sbox_addr_31 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217_3" [c_src/aes.c:217]   --->   Operation 363 'getelementptr' 'sbox_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 364 [2/2] (2.77ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [c_src/aes.c:217]   --->   Operation 364 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 33 <SV = 32> <Delay = 4.36>
ST_33 : Operation 365 [1/1] (0.79ns)   --->   "%xor_ln237_11 = xor i8 %xor_ln237_10, %xor_ln237_7" [c_src/aes.c:237]   --->   Operation 365 'xor' 'xor_ln237_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "%RoundKey_addr_62 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 62" [c_src/aes.c:237]   --->   Operation 366 'getelementptr' 'RoundKey_addr_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_11, i8* %RoundKey_addr_62, align 1" [c_src/aes.c:237]   --->   Operation 367 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_33 : Operation 368 [1/1] (0.79ns)   --->   "%xor_ln238_11 = xor i8 %xor_ln238_10, %xor_ln238_7" [c_src/aes.c:238]   --->   Operation 368 'xor' 'xor_ln238_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%RoundKey_addr_63 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 63" [c_src/aes.c:238]   --->   Operation 369 'getelementptr' 'RoundKey_addr_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_11, i8* %RoundKey_addr_63, align 1" [c_src/aes.c:238]   --->   Operation 370 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_33 : Operation 371 [1/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:214]   --->   Operation 371 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %xor_ln237_11 to i64" [c_src/aes.c:215]   --->   Operation 372 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 373 [1/1] (0.00ns)   --->   "%sbox_addr_29 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215_3" [c_src/aes.c:215]   --->   Operation 373 'getelementptr' 'sbox_addr_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 374 [2/2] (2.77ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [c_src/aes.c:215]   --->   Operation 374 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln216_3 = zext i8 %xor_ln238_11 to i64" [c_src/aes.c:216]   --->   Operation 375 'zext' 'zext_ln216_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 376 [1/1] (0.00ns)   --->   "%sbox_addr_30 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216_3" [c_src/aes.c:216]   --->   Operation 376 'getelementptr' 'sbox_addr_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 377 [2/2] (2.77ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [c_src/aes.c:216]   --->   Operation 377 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 378 [1/2] (2.77ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [c_src/aes.c:217]   --->   Operation 378 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 379 [1/1] (0.79ns)   --->   "%xor_ln220_1 = xor i8 %sbox_load_12, 8" [c_src/aes.c:220]   --->   Operation 379 'xor' 'xor_ln220_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 380 [1/1] (0.79ns)   --->   "%xor_ln235_12 = xor i8 %xor_ln220_1, %xor_ln235_8" [c_src/aes.c:235]   --->   Operation 380 'xor' 'xor_ln235_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 381 [1/1] (0.79ns)   --->   "%xor_ln238_12 = xor i8 %sbox_load_31, %xor_ln238_8" [c_src/aes.c:238]   --->   Operation 381 'xor' 'xor_ln238_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 382 [1/1] (0.79ns)   --->   "%xor_ln235_13 = xor i8 %xor_ln220_1, %xor_ln235_5" [c_src/aes.c:235]   --->   Operation 382 'xor' 'xor_ln235_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 383 [1/1] (0.79ns)   --->   "%xor_ln238_13 = xor i8 %sbox_load_31, %xor_ln238_5" [c_src/aes.c:238]   --->   Operation 383 'xor' 'xor_ln238_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 384 [1/1] (0.79ns)   --->   "%xor_ln235_15 = xor i8 %Key_load_12, %xor_ln220_1" [c_src/aes.c:235]   --->   Operation 384 'xor' 'xor_ln235_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 385 [1/1] (0.79ns)   --->   "%xor_ln238_15 = xor i8 %sbox_load_31, %Key_load_15" [c_src/aes.c:238]   --->   Operation 385 'xor' 'xor_ln238_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.33>
ST_34 : Operation 386 [1/2] (2.77ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [c_src/aes.c:215]   --->   Operation 386 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 387 [1/2] (2.77ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [c_src/aes.c:216]   --->   Operation 387 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 388 [1/1] (0.00ns)   --->   "%RoundKey_addr_64 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 64" [c_src/aes.c:235]   --->   Operation 388 'getelementptr' 'RoundKey_addr_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 389 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_12, i8* %RoundKey_addr_64, align 1" [c_src/aes.c:235]   --->   Operation 389 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_34 : Operation 390 [1/1] (0.79ns)   --->   "%xor_ln236_12 = xor i8 %sbox_load_29, %xor_ln236_8" [c_src/aes.c:236]   --->   Operation 390 'xor' 'xor_ln236_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 391 [1/1] (0.00ns)   --->   "%RoundKey_addr_65 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 65" [c_src/aes.c:236]   --->   Operation 391 'getelementptr' 'RoundKey_addr_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_12, i8* %RoundKey_addr_65, align 1" [c_src/aes.c:236]   --->   Operation 392 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_34 : Operation 393 [1/1] (0.79ns)   --->   "%xor_ln237_12 = xor i8 %sbox_load_30, %xor_ln237_8" [c_src/aes.c:237]   --->   Operation 393 'xor' 'xor_ln237_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 394 [1/1] (0.79ns)   --->   "%xor_ln236_13 = xor i8 %sbox_load_29, %xor_ln236_5" [c_src/aes.c:236]   --->   Operation 394 'xor' 'xor_ln236_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 395 [1/1] (0.79ns)   --->   "%xor_ln237_13 = xor i8 %sbox_load_30, %xor_ln237_5" [c_src/aes.c:237]   --->   Operation 395 'xor' 'xor_ln237_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 396 [1/1] (0.79ns)   --->   "%xor_ln236_15 = xor i8 %sbox_load_29, %Key_load_13" [c_src/aes.c:236]   --->   Operation 396 'xor' 'xor_ln236_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 397 [1/1] (0.79ns)   --->   "%xor_ln237_15 = xor i8 %sbox_load_30, %Key_load_14" [c_src/aes.c:237]   --->   Operation 397 'xor' 'xor_ln237_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.77>
ST_35 : Operation 398 [1/1] (0.00ns)   --->   "%RoundKey_addr_66 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 66" [c_src/aes.c:237]   --->   Operation 398 'getelementptr' 'RoundKey_addr_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 399 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_12, i8* %RoundKey_addr_66, align 1" [c_src/aes.c:237]   --->   Operation 399 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_35 : Operation 400 [1/1] (0.00ns)   --->   "%RoundKey_addr_67 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 67" [c_src/aes.c:238]   --->   Operation 400 'getelementptr' 'RoundKey_addr_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 401 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_12, i8* %RoundKey_addr_67, align 1" [c_src/aes.c:238]   --->   Operation 401 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 36 <SV = 35> <Delay = 2.77>
ST_36 : Operation 402 [1/1] (0.00ns)   --->   "%RoundKey_addr_68 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 68" [c_src/aes.c:235]   --->   Operation 402 'getelementptr' 'RoundKey_addr_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 403 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_13, i8* %RoundKey_addr_68, align 1" [c_src/aes.c:235]   --->   Operation 403 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_36 : Operation 404 [1/1] (0.00ns)   --->   "%RoundKey_addr_69 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 69" [c_src/aes.c:236]   --->   Operation 404 'getelementptr' 'RoundKey_addr_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 405 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_13, i8* %RoundKey_addr_69, align 1" [c_src/aes.c:236]   --->   Operation 405 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 37 <SV = 36> <Delay = 2.77>
ST_37 : Operation 406 [1/1] (0.00ns)   --->   "%RoundKey_addr_70 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 70" [c_src/aes.c:237]   --->   Operation 406 'getelementptr' 'RoundKey_addr_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 407 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_13, i8* %RoundKey_addr_70, align 1" [c_src/aes.c:237]   --->   Operation 407 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_37 : Operation 408 [1/1] (0.00ns)   --->   "%RoundKey_addr_71 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 71" [c_src/aes.c:238]   --->   Operation 408 'getelementptr' 'RoundKey_addr_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 409 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_13, i8* %RoundKey_addr_71, align 1" [c_src/aes.c:238]   --->   Operation 409 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 38 <SV = 37> <Delay = 3.56>
ST_38 : Operation 410 [1/1] (0.79ns)   --->   "%xor_ln235_14 = xor i8 %xor_ln235_13, %xor_ln235_10" [c_src/aes.c:235]   --->   Operation 410 'xor' 'xor_ln235_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 411 [1/1] (0.00ns)   --->   "%RoundKey_addr_72 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 72" [c_src/aes.c:235]   --->   Operation 411 'getelementptr' 'RoundKey_addr_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 412 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_14, i8* %RoundKey_addr_72, align 1" [c_src/aes.c:235]   --->   Operation 412 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_38 : Operation 413 [1/1] (0.79ns)   --->   "%xor_ln236_14 = xor i8 %xor_ln236_13, %xor_ln236_10" [c_src/aes.c:236]   --->   Operation 413 'xor' 'xor_ln236_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 414 [1/1] (0.00ns)   --->   "%RoundKey_addr_73 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 73" [c_src/aes.c:236]   --->   Operation 414 'getelementptr' 'RoundKey_addr_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 415 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_14, i8* %RoundKey_addr_73, align 1" [c_src/aes.c:236]   --->   Operation 415 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 39 <SV = 38> <Delay = 3.56>
ST_39 : Operation 416 [1/1] (0.79ns)   --->   "%xor_ln237_14 = xor i8 %xor_ln237_13, %xor_ln237_10" [c_src/aes.c:237]   --->   Operation 416 'xor' 'xor_ln237_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 417 [1/1] (0.00ns)   --->   "%RoundKey_addr_74 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 74" [c_src/aes.c:237]   --->   Operation 417 'getelementptr' 'RoundKey_addr_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 418 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_14, i8* %RoundKey_addr_74, align 1" [c_src/aes.c:237]   --->   Operation 418 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_39 : Operation 419 [1/1] (0.79ns)   --->   "%xor_ln238_14 = xor i8 %xor_ln238_13, %xor_ln238_10" [c_src/aes.c:238]   --->   Operation 419 'xor' 'xor_ln238_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 420 [1/1] (0.00ns)   --->   "%RoundKey_addr_75 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 75" [c_src/aes.c:238]   --->   Operation 420 'getelementptr' 'RoundKey_addr_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 421 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_14, i8* %RoundKey_addr_75, align 1" [c_src/aes.c:238]   --->   Operation 421 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 40 <SV = 39> <Delay = 2.77>
ST_40 : Operation 422 [1/1] (0.00ns)   --->   "%RoundKey_addr_76 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 76" [c_src/aes.c:235]   --->   Operation 422 'getelementptr' 'RoundKey_addr_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 423 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_15, i8* %RoundKey_addr_76, align 1" [c_src/aes.c:235]   --->   Operation 423 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_40 : Operation 424 [1/1] (0.00ns)   --->   "%RoundKey_addr_77 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 77" [c_src/aes.c:236]   --->   Operation 424 'getelementptr' 'RoundKey_addr_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 425 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_15, i8* %RoundKey_addr_77, align 1" [c_src/aes.c:236]   --->   Operation 425 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 41 <SV = 40> <Delay = 2.77>
ST_41 : Operation 426 [1/1] (0.00ns)   --->   "%RoundKey_addr_78 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 78" [c_src/aes.c:237]   --->   Operation 426 'getelementptr' 'RoundKey_addr_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 427 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_15, i8* %RoundKey_addr_78, align 1" [c_src/aes.c:237]   --->   Operation 427 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_41 : Operation 428 [1/1] (0.00ns)   --->   "%RoundKey_addr_79 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 79" [c_src/aes.c:238]   --->   Operation 428 'getelementptr' 'RoundKey_addr_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 429 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_15, i8* %RoundKey_addr_79, align 1" [c_src/aes.c:238]   --->   Operation 429 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_41 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln214_4 = zext i8 %xor_ln236_15 to i64" [c_src/aes.c:214]   --->   Operation 430 'zext' 'zext_ln214_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 431 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214_4" [c_src/aes.c:214]   --->   Operation 431 'getelementptr' 'sbox_addr_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 432 [2/2] (2.77ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [c_src/aes.c:214]   --->   Operation 432 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i8 %xor_ln237_15 to i64" [c_src/aes.c:215]   --->   Operation 433 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 434 [1/1] (0.00ns)   --->   "%sbox_addr_33 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215_4" [c_src/aes.c:215]   --->   Operation 434 'getelementptr' 'sbox_addr_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 435 [2/2] (2.77ns)   --->   "%sbox_load_33 = load i8* %sbox_addr_33, align 1" [c_src/aes.c:215]   --->   Operation 435 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 42 <SV = 41> <Delay = 6.33>
ST_42 : Operation 436 [1/2] (2.77ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [c_src/aes.c:214]   --->   Operation 436 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 437 [1/2] (2.77ns)   --->   "%sbox_load_33 = load i8* %sbox_addr_33, align 1" [c_src/aes.c:215]   --->   Operation 437 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln216_4 = zext i8 %xor_ln238_15 to i64" [c_src/aes.c:216]   --->   Operation 438 'zext' 'zext_ln216_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 439 [1/1] (0.00ns)   --->   "%sbox_addr_34 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216_4" [c_src/aes.c:216]   --->   Operation 439 'getelementptr' 'sbox_addr_34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 440 [2/2] (2.77ns)   --->   "%sbox_load_34 = load i8* %sbox_addr_34, align 1" [c_src/aes.c:216]   --->   Operation 440 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln217_4 = zext i8 %xor_ln235_15 to i64" [c_src/aes.c:217]   --->   Operation 441 'zext' 'zext_ln217_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 442 [1/1] (0.00ns)   --->   "%sbox_addr_35 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217_4" [c_src/aes.c:217]   --->   Operation 442 'getelementptr' 'sbox_addr_35' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 443 [2/2] (2.77ns)   --->   "%sbox_load_35 = load i8* %sbox_addr_35, align 1" [c_src/aes.c:217]   --->   Operation 443 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_16)   --->   "%xor_ln235_42 = xor i8 %xor_ln235_12, 16" [c_src/aes.c:235]   --->   Operation 444 'xor' 'xor_ln235_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 445 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln235_16 = xor i8 %xor_ln235_42, %sbox_load_16" [c_src/aes.c:235]   --->   Operation 445 'xor' 'xor_ln235_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 446 [1/1] (0.00ns)   --->   "%RoundKey_addr_80 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 80" [c_src/aes.c:235]   --->   Operation 446 'getelementptr' 'RoundKey_addr_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 447 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_16, i8* %RoundKey_addr_80, align 1" [c_src/aes.c:235]   --->   Operation 447 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_42 : Operation 448 [1/1] (0.79ns)   --->   "%xor_ln236_16 = xor i8 %sbox_load_33, %xor_ln236_12" [c_src/aes.c:236]   --->   Operation 448 'xor' 'xor_ln236_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 449 [1/1] (0.00ns)   --->   "%RoundKey_addr_81 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 81" [c_src/aes.c:236]   --->   Operation 449 'getelementptr' 'RoundKey_addr_81' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 450 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_16, i8* %RoundKey_addr_81, align 1" [c_src/aes.c:236]   --->   Operation 450 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 43 <SV = 42> <Delay = 6.33>
ST_43 : Operation 451 [1/2] (2.77ns)   --->   "%sbox_load_34 = load i8* %sbox_addr_34, align 1" [c_src/aes.c:216]   --->   Operation 451 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 452 [1/2] (2.77ns)   --->   "%sbox_load_35 = load i8* %sbox_addr_35, align 1" [c_src/aes.c:217]   --->   Operation 452 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 453 [1/1] (0.79ns)   --->   "%xor_ln237_16 = xor i8 %sbox_load_34, %xor_ln237_12" [c_src/aes.c:237]   --->   Operation 453 'xor' 'xor_ln237_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 454 [1/1] (0.00ns)   --->   "%RoundKey_addr_82 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 82" [c_src/aes.c:237]   --->   Operation 454 'getelementptr' 'RoundKey_addr_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 455 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_16, i8* %RoundKey_addr_82, align 1" [c_src/aes.c:237]   --->   Operation 455 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_43 : Operation 456 [1/1] (0.79ns)   --->   "%xor_ln238_16 = xor i8 %sbox_load_35, %xor_ln238_12" [c_src/aes.c:238]   --->   Operation 456 'xor' 'xor_ln238_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 457 [1/1] (0.00ns)   --->   "%RoundKey_addr_83 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 83" [c_src/aes.c:238]   --->   Operation 457 'getelementptr' 'RoundKey_addr_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 458 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_16, i8* %RoundKey_addr_83, align 1" [c_src/aes.c:238]   --->   Operation 458 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 44 <SV = 43> <Delay = 3.56>
ST_44 : Operation 459 [1/1] (0.79ns)   --->   "%xor_ln235_17 = xor i8 %xor_ln235_16, %xor_ln235_13" [c_src/aes.c:235]   --->   Operation 459 'xor' 'xor_ln235_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 460 [1/1] (0.00ns)   --->   "%RoundKey_addr_84 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 84" [c_src/aes.c:235]   --->   Operation 460 'getelementptr' 'RoundKey_addr_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 461 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_17, i8* %RoundKey_addr_84, align 1" [c_src/aes.c:235]   --->   Operation 461 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_44 : Operation 462 [1/1] (0.79ns)   --->   "%xor_ln236_17 = xor i8 %xor_ln236_16, %xor_ln236_13" [c_src/aes.c:236]   --->   Operation 462 'xor' 'xor_ln236_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 463 [1/1] (0.00ns)   --->   "%RoundKey_addr_85 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 85" [c_src/aes.c:236]   --->   Operation 463 'getelementptr' 'RoundKey_addr_85' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 464 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_17, i8* %RoundKey_addr_85, align 1" [c_src/aes.c:236]   --->   Operation 464 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 45 <SV = 44> <Delay = 3.56>
ST_45 : Operation 465 [1/1] (0.79ns)   --->   "%xor_ln237_17 = xor i8 %xor_ln237_16, %xor_ln237_13" [c_src/aes.c:237]   --->   Operation 465 'xor' 'xor_ln237_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 466 [1/1] (0.00ns)   --->   "%RoundKey_addr_86 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 86" [c_src/aes.c:237]   --->   Operation 466 'getelementptr' 'RoundKey_addr_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 467 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_17, i8* %RoundKey_addr_86, align 1" [c_src/aes.c:237]   --->   Operation 467 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_45 : Operation 468 [1/1] (0.79ns)   --->   "%xor_ln238_17 = xor i8 %xor_ln238_16, %xor_ln238_13" [c_src/aes.c:238]   --->   Operation 468 'xor' 'xor_ln238_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 469 [1/1] (0.00ns)   --->   "%RoundKey_addr_87 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 87" [c_src/aes.c:238]   --->   Operation 469 'getelementptr' 'RoundKey_addr_87' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 470 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_17, i8* %RoundKey_addr_87, align 1" [c_src/aes.c:238]   --->   Operation 470 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 46 <SV = 45> <Delay = 3.56>
ST_46 : Operation 471 [1/1] (0.79ns)   --->   "%xor_ln235_18 = xor i8 %xor_ln235_16, %xor_ln235_10" [c_src/aes.c:235]   --->   Operation 471 'xor' 'xor_ln235_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 472 [1/1] (0.00ns)   --->   "%RoundKey_addr_88 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 88" [c_src/aes.c:235]   --->   Operation 472 'getelementptr' 'RoundKey_addr_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 473 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_18, i8* %RoundKey_addr_88, align 1" [c_src/aes.c:235]   --->   Operation 473 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_46 : Operation 474 [1/1] (0.79ns)   --->   "%xor_ln236_18 = xor i8 %xor_ln236_16, %xor_ln236_10" [c_src/aes.c:236]   --->   Operation 474 'xor' 'xor_ln236_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 475 [1/1] (0.00ns)   --->   "%RoundKey_addr_89 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 89" [c_src/aes.c:236]   --->   Operation 475 'getelementptr' 'RoundKey_addr_89' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 476 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_18, i8* %RoundKey_addr_89, align 1" [c_src/aes.c:236]   --->   Operation 476 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 47 <SV = 46> <Delay = 3.56>
ST_47 : Operation 477 [1/1] (0.79ns)   --->   "%xor_ln237_18 = xor i8 %xor_ln237_16, %xor_ln237_10" [c_src/aes.c:237]   --->   Operation 477 'xor' 'xor_ln237_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 478 [1/1] (0.00ns)   --->   "%RoundKey_addr_90 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 90" [c_src/aes.c:237]   --->   Operation 478 'getelementptr' 'RoundKey_addr_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 479 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_18, i8* %RoundKey_addr_90, align 1" [c_src/aes.c:237]   --->   Operation 479 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_47 : Operation 480 [1/1] (0.79ns)   --->   "%xor_ln238_18 = xor i8 %xor_ln238_16, %xor_ln238_10" [c_src/aes.c:238]   --->   Operation 480 'xor' 'xor_ln238_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 481 [1/1] (0.00ns)   --->   "%RoundKey_addr_91 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 91" [c_src/aes.c:238]   --->   Operation 481 'getelementptr' 'RoundKey_addr_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 482 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_18, i8* %RoundKey_addr_91, align 1" [c_src/aes.c:238]   --->   Operation 482 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 48 <SV = 47> <Delay = 3.56>
ST_48 : Operation 483 [1/1] (0.79ns)   --->   "%xor_ln235_19 = xor i8 %xor_ln235_18, %xor_ln235_15" [c_src/aes.c:235]   --->   Operation 483 'xor' 'xor_ln235_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 484 [1/1] (0.00ns)   --->   "%RoundKey_addr_92 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 92" [c_src/aes.c:235]   --->   Operation 484 'getelementptr' 'RoundKey_addr_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 485 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_19, i8* %RoundKey_addr_92, align 1" [c_src/aes.c:235]   --->   Operation 485 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_48 : Operation 486 [1/1] (0.79ns)   --->   "%xor_ln236_19 = xor i8 %xor_ln236_18, %xor_ln236_15" [c_src/aes.c:236]   --->   Operation 486 'xor' 'xor_ln236_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 487 [1/1] (0.00ns)   --->   "%RoundKey_addr_93 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 93" [c_src/aes.c:236]   --->   Operation 487 'getelementptr' 'RoundKey_addr_93' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 488 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_19, i8* %RoundKey_addr_93, align 1" [c_src/aes.c:236]   --->   Operation 488 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_48 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln214_5 = zext i8 %xor_ln236_19 to i64" [c_src/aes.c:214]   --->   Operation 489 'zext' 'zext_ln214_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 490 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214_5" [c_src/aes.c:214]   --->   Operation 490 'getelementptr' 'sbox_addr_20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 491 [2/2] (2.77ns)   --->   "%sbox_load_20 = load i8* %sbox_addr_20, align 1" [c_src/aes.c:214]   --->   Operation 491 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_48 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln217_5 = zext i8 %xor_ln235_19 to i64" [c_src/aes.c:217]   --->   Operation 492 'zext' 'zext_ln217_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 493 [1/1] (0.00ns)   --->   "%sbox_addr_39 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217_5" [c_src/aes.c:217]   --->   Operation 493 'getelementptr' 'sbox_addr_39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 494 [2/2] (2.77ns)   --->   "%sbox_load_39 = load i8* %sbox_addr_39, align 1" [c_src/aes.c:217]   --->   Operation 494 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 49 <SV = 48> <Delay = 4.36>
ST_49 : Operation 495 [1/1] (0.79ns)   --->   "%xor_ln237_19 = xor i8 %xor_ln237_18, %xor_ln237_15" [c_src/aes.c:237]   --->   Operation 495 'xor' 'xor_ln237_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 496 [1/1] (0.00ns)   --->   "%RoundKey_addr_94 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 94" [c_src/aes.c:237]   --->   Operation 496 'getelementptr' 'RoundKey_addr_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 497 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_19, i8* %RoundKey_addr_94, align 1" [c_src/aes.c:237]   --->   Operation 497 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_49 : Operation 498 [1/1] (0.79ns)   --->   "%xor_ln238_19 = xor i8 %xor_ln238_18, %xor_ln238_15" [c_src/aes.c:238]   --->   Operation 498 'xor' 'xor_ln238_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 499 [1/1] (0.00ns)   --->   "%RoundKey_addr_95 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 95" [c_src/aes.c:238]   --->   Operation 499 'getelementptr' 'RoundKey_addr_95' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 500 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_19, i8* %RoundKey_addr_95, align 1" [c_src/aes.c:238]   --->   Operation 500 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_49 : Operation 501 [1/2] (2.77ns)   --->   "%sbox_load_20 = load i8* %sbox_addr_20, align 1" [c_src/aes.c:214]   --->   Operation 501 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i8 %xor_ln237_19 to i64" [c_src/aes.c:215]   --->   Operation 502 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 503 [1/1] (0.00ns)   --->   "%sbox_addr_37 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215_5" [c_src/aes.c:215]   --->   Operation 503 'getelementptr' 'sbox_addr_37' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 504 [2/2] (2.77ns)   --->   "%sbox_load_37 = load i8* %sbox_addr_37, align 1" [c_src/aes.c:215]   --->   Operation 504 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln216_5 = zext i8 %xor_ln238_19 to i64" [c_src/aes.c:216]   --->   Operation 505 'zext' 'zext_ln216_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 506 [1/1] (0.00ns)   --->   "%sbox_addr_38 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216_5" [c_src/aes.c:216]   --->   Operation 506 'getelementptr' 'sbox_addr_38' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 507 [2/2] (2.77ns)   --->   "%sbox_load_38 = load i8* %sbox_addr_38, align 1" [c_src/aes.c:216]   --->   Operation 507 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 508 [1/2] (2.77ns)   --->   "%sbox_load_39 = load i8* %sbox_addr_39, align 1" [c_src/aes.c:217]   --->   Operation 508 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 509 [1/1] (0.79ns)   --->   "%xor_ln220_2 = xor i8 %sbox_load_20, 32" [c_src/aes.c:220]   --->   Operation 509 'xor' 'xor_ln220_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 510 [1/1] (0.79ns)   --->   "%xor_ln235_20 = xor i8 %xor_ln220_2, %xor_ln235_16" [c_src/aes.c:235]   --->   Operation 510 'xor' 'xor_ln235_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 511 [1/1] (0.79ns)   --->   "%xor_ln238_20 = xor i8 %sbox_load_39, %xor_ln238_16" [c_src/aes.c:238]   --->   Operation 511 'xor' 'xor_ln238_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 512 [1/1] (0.79ns)   --->   "%xor_ln235_21 = xor i8 %xor_ln220_2, %xor_ln235_13" [c_src/aes.c:235]   --->   Operation 512 'xor' 'xor_ln235_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 513 [1/1] (0.79ns)   --->   "%xor_ln238_21 = xor i8 %sbox_load_39, %xor_ln238_13" [c_src/aes.c:238]   --->   Operation 513 'xor' 'xor_ln238_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.33>
ST_50 : Operation 514 [1/2] (2.77ns)   --->   "%sbox_load_37 = load i8* %sbox_addr_37, align 1" [c_src/aes.c:215]   --->   Operation 514 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 515 [1/2] (2.77ns)   --->   "%sbox_load_38 = load i8* %sbox_addr_38, align 1" [c_src/aes.c:216]   --->   Operation 515 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 516 [1/1] (0.00ns)   --->   "%RoundKey_addr_96 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 96" [c_src/aes.c:235]   --->   Operation 516 'getelementptr' 'RoundKey_addr_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 517 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_20, i8* %RoundKey_addr_96, align 1" [c_src/aes.c:235]   --->   Operation 517 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_50 : Operation 518 [1/1] (0.79ns)   --->   "%xor_ln236_20 = xor i8 %sbox_load_37, %xor_ln236_16" [c_src/aes.c:236]   --->   Operation 518 'xor' 'xor_ln236_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 519 [1/1] (0.00ns)   --->   "%RoundKey_addr_97 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 97" [c_src/aes.c:236]   --->   Operation 519 'getelementptr' 'RoundKey_addr_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 520 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_20, i8* %RoundKey_addr_97, align 1" [c_src/aes.c:236]   --->   Operation 520 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_50 : Operation 521 [1/1] (0.79ns)   --->   "%xor_ln237_20 = xor i8 %sbox_load_38, %xor_ln237_16" [c_src/aes.c:237]   --->   Operation 521 'xor' 'xor_ln237_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 522 [1/1] (0.79ns)   --->   "%xor_ln236_21 = xor i8 %sbox_load_37, %xor_ln236_13" [c_src/aes.c:236]   --->   Operation 522 'xor' 'xor_ln236_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 523 [1/1] (0.79ns)   --->   "%xor_ln237_21 = xor i8 %sbox_load_38, %xor_ln237_13" [c_src/aes.c:237]   --->   Operation 523 'xor' 'xor_ln237_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.77>
ST_51 : Operation 524 [1/1] (0.00ns)   --->   "%RoundKey_addr_98 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 98" [c_src/aes.c:237]   --->   Operation 524 'getelementptr' 'RoundKey_addr_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 525 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_20, i8* %RoundKey_addr_98, align 1" [c_src/aes.c:237]   --->   Operation 525 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_51 : Operation 526 [1/1] (0.00ns)   --->   "%RoundKey_addr_99 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 99" [c_src/aes.c:238]   --->   Operation 526 'getelementptr' 'RoundKey_addr_99' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 527 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_20, i8* %RoundKey_addr_99, align 1" [c_src/aes.c:238]   --->   Operation 527 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 52 <SV = 51> <Delay = 2.77>
ST_52 : Operation 528 [1/1] (0.00ns)   --->   "%RoundKey_addr_100 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 100" [c_src/aes.c:235]   --->   Operation 528 'getelementptr' 'RoundKey_addr_100' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 529 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_21, i8* %RoundKey_addr_100, align 1" [c_src/aes.c:235]   --->   Operation 529 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_52 : Operation 530 [1/1] (0.00ns)   --->   "%RoundKey_addr_101 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 101" [c_src/aes.c:236]   --->   Operation 530 'getelementptr' 'RoundKey_addr_101' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 531 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_21, i8* %RoundKey_addr_101, align 1" [c_src/aes.c:236]   --->   Operation 531 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 53 <SV = 52> <Delay = 2.77>
ST_53 : Operation 532 [1/1] (0.00ns)   --->   "%RoundKey_addr_102 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 102" [c_src/aes.c:237]   --->   Operation 532 'getelementptr' 'RoundKey_addr_102' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 533 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_21, i8* %RoundKey_addr_102, align 1" [c_src/aes.c:237]   --->   Operation 533 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_53 : Operation 534 [1/1] (0.00ns)   --->   "%RoundKey_addr_103 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 103" [c_src/aes.c:238]   --->   Operation 534 'getelementptr' 'RoundKey_addr_103' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 535 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_21, i8* %RoundKey_addr_103, align 1" [c_src/aes.c:238]   --->   Operation 535 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 54 <SV = 53> <Delay = 3.56>
ST_54 : Operation 536 [1/1] (0.79ns)   --->   "%xor_ln235_22 = xor i8 %xor_ln235_21, %xor_ln235_18" [c_src/aes.c:235]   --->   Operation 536 'xor' 'xor_ln235_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 537 [1/1] (0.00ns)   --->   "%RoundKey_addr_104 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 104" [c_src/aes.c:235]   --->   Operation 537 'getelementptr' 'RoundKey_addr_104' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 538 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_22, i8* %RoundKey_addr_104, align 1" [c_src/aes.c:235]   --->   Operation 538 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_54 : Operation 539 [1/1] (0.79ns)   --->   "%xor_ln236_22 = xor i8 %xor_ln236_21, %xor_ln236_18" [c_src/aes.c:236]   --->   Operation 539 'xor' 'xor_ln236_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 540 [1/1] (0.00ns)   --->   "%RoundKey_addr_105 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 105" [c_src/aes.c:236]   --->   Operation 540 'getelementptr' 'RoundKey_addr_105' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 541 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_22, i8* %RoundKey_addr_105, align 1" [c_src/aes.c:236]   --->   Operation 541 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 55 <SV = 54> <Delay = 3.56>
ST_55 : Operation 542 [1/1] (0.79ns)   --->   "%xor_ln237_22 = xor i8 %xor_ln237_21, %xor_ln237_18" [c_src/aes.c:237]   --->   Operation 542 'xor' 'xor_ln237_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 543 [1/1] (0.00ns)   --->   "%RoundKey_addr_106 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 106" [c_src/aes.c:237]   --->   Operation 543 'getelementptr' 'RoundKey_addr_106' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 544 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_22, i8* %RoundKey_addr_106, align 1" [c_src/aes.c:237]   --->   Operation 544 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_55 : Operation 545 [1/1] (0.79ns)   --->   "%xor_ln238_22 = xor i8 %xor_ln238_21, %xor_ln238_18" [c_src/aes.c:238]   --->   Operation 545 'xor' 'xor_ln238_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 546 [1/1] (0.00ns)   --->   "%RoundKey_addr_107 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 107" [c_src/aes.c:238]   --->   Operation 546 'getelementptr' 'RoundKey_addr_107' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 547 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_22, i8* %RoundKey_addr_107, align 1" [c_src/aes.c:238]   --->   Operation 547 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 56 <SV = 55> <Delay = 3.56>
ST_56 : Operation 548 [1/1] (0.79ns)   --->   "%xor_ln235_23 = xor i8 %xor_ln235_21, %xor_ln235_15" [c_src/aes.c:235]   --->   Operation 548 'xor' 'xor_ln235_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 549 [1/1] (0.00ns)   --->   "%RoundKey_addr_108 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 108" [c_src/aes.c:235]   --->   Operation 549 'getelementptr' 'RoundKey_addr_108' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 550 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_23, i8* %RoundKey_addr_108, align 1" [c_src/aes.c:235]   --->   Operation 550 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_56 : Operation 551 [1/1] (0.79ns)   --->   "%xor_ln236_23 = xor i8 %xor_ln236_21, %xor_ln236_15" [c_src/aes.c:236]   --->   Operation 551 'xor' 'xor_ln236_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 552 [1/1] (0.00ns)   --->   "%RoundKey_addr_109 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 109" [c_src/aes.c:236]   --->   Operation 552 'getelementptr' 'RoundKey_addr_109' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 553 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_23, i8* %RoundKey_addr_109, align 1" [c_src/aes.c:236]   --->   Operation 553 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 57 <SV = 56> <Delay = 3.56>
ST_57 : Operation 554 [1/1] (0.79ns)   --->   "%xor_ln237_23 = xor i8 %xor_ln237_21, %xor_ln237_15" [c_src/aes.c:237]   --->   Operation 554 'xor' 'xor_ln237_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 555 [1/1] (0.00ns)   --->   "%RoundKey_addr_110 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 110" [c_src/aes.c:237]   --->   Operation 555 'getelementptr' 'RoundKey_addr_110' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 556 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_23, i8* %RoundKey_addr_110, align 1" [c_src/aes.c:237]   --->   Operation 556 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_57 : Operation 557 [1/1] (0.79ns)   --->   "%xor_ln238_23 = xor i8 %xor_ln238_21, %xor_ln238_15" [c_src/aes.c:238]   --->   Operation 557 'xor' 'xor_ln238_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 558 [1/1] (0.00ns)   --->   "%RoundKey_addr_111 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 111" [c_src/aes.c:238]   --->   Operation 558 'getelementptr' 'RoundKey_addr_111' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 559 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_23, i8* %RoundKey_addr_111, align 1" [c_src/aes.c:238]   --->   Operation 559 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_57 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln214_6 = zext i8 %xor_ln236_23 to i64" [c_src/aes.c:214]   --->   Operation 560 'zext' 'zext_ln214_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 561 [1/1] (0.00ns)   --->   "%sbox_addr_24 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214_6" [c_src/aes.c:214]   --->   Operation 561 'getelementptr' 'sbox_addr_24' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 562 [2/2] (2.77ns)   --->   "%sbox_load_24 = load i8* %sbox_addr_24, align 1" [c_src/aes.c:214]   --->   Operation 562 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i8 %xor_ln237_23 to i64" [c_src/aes.c:215]   --->   Operation 563 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 564 [1/1] (0.00ns)   --->   "%sbox_addr_40 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215_6" [c_src/aes.c:215]   --->   Operation 564 'getelementptr' 'sbox_addr_40' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 565 [2/2] (2.77ns)   --->   "%sbox_load_40 = load i8* %sbox_addr_40, align 1" [c_src/aes.c:215]   --->   Operation 565 'load' 'sbox_load_40' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 58 <SV = 57> <Delay = 6.33>
ST_58 : Operation 566 [1/2] (2.77ns)   --->   "%sbox_load_24 = load i8* %sbox_addr_24, align 1" [c_src/aes.c:214]   --->   Operation 566 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 567 [1/2] (2.77ns)   --->   "%sbox_load_40 = load i8* %sbox_addr_40, align 1" [c_src/aes.c:215]   --->   Operation 567 'load' 'sbox_load_40' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln216_6 = zext i8 %xor_ln238_23 to i64" [c_src/aes.c:216]   --->   Operation 568 'zext' 'zext_ln216_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 569 [1/1] (0.00ns)   --->   "%sbox_addr_41 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216_6" [c_src/aes.c:216]   --->   Operation 569 'getelementptr' 'sbox_addr_41' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 570 [2/2] (2.77ns)   --->   "%sbox_load_41 = load i8* %sbox_addr_41, align 1" [c_src/aes.c:216]   --->   Operation 570 'load' 'sbox_load_41' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln217_6 = zext i8 %xor_ln235_23 to i64" [c_src/aes.c:217]   --->   Operation 571 'zext' 'zext_ln217_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 572 [1/1] (0.00ns)   --->   "%sbox_addr_42 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217_6" [c_src/aes.c:217]   --->   Operation 572 'getelementptr' 'sbox_addr_42' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 573 [2/2] (2.77ns)   --->   "%sbox_load_42 = load i8* %sbox_addr_42, align 1" [c_src/aes.c:217]   --->   Operation 573 'load' 'sbox_load_42' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_24)   --->   "%xor_ln235_43 = xor i8 %xor_ln235_20, 64" [c_src/aes.c:235]   --->   Operation 574 'xor' 'xor_ln235_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 575 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln235_24 = xor i8 %xor_ln235_43, %sbox_load_24" [c_src/aes.c:235]   --->   Operation 575 'xor' 'xor_ln235_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 576 [1/1] (0.00ns)   --->   "%RoundKey_addr_112 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 112" [c_src/aes.c:235]   --->   Operation 576 'getelementptr' 'RoundKey_addr_112' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 577 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_24, i8* %RoundKey_addr_112, align 1" [c_src/aes.c:235]   --->   Operation 577 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_58 : Operation 578 [1/1] (0.79ns)   --->   "%xor_ln236_24 = xor i8 %sbox_load_40, %xor_ln236_20" [c_src/aes.c:236]   --->   Operation 578 'xor' 'xor_ln236_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 579 [1/1] (0.00ns)   --->   "%RoundKey_addr_113 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 113" [c_src/aes.c:236]   --->   Operation 579 'getelementptr' 'RoundKey_addr_113' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 580 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_24, i8* %RoundKey_addr_113, align 1" [c_src/aes.c:236]   --->   Operation 580 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 59 <SV = 58> <Delay = 6.33>
ST_59 : Operation 581 [1/2] (2.77ns)   --->   "%sbox_load_41 = load i8* %sbox_addr_41, align 1" [c_src/aes.c:216]   --->   Operation 581 'load' 'sbox_load_41' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 582 [1/2] (2.77ns)   --->   "%sbox_load_42 = load i8* %sbox_addr_42, align 1" [c_src/aes.c:217]   --->   Operation 582 'load' 'sbox_load_42' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 583 [1/1] (0.79ns)   --->   "%xor_ln237_24 = xor i8 %sbox_load_41, %xor_ln237_20" [c_src/aes.c:237]   --->   Operation 583 'xor' 'xor_ln237_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 584 [1/1] (0.00ns)   --->   "%RoundKey_addr_114 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 114" [c_src/aes.c:237]   --->   Operation 584 'getelementptr' 'RoundKey_addr_114' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 585 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_24, i8* %RoundKey_addr_114, align 1" [c_src/aes.c:237]   --->   Operation 585 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_59 : Operation 586 [1/1] (0.79ns)   --->   "%xor_ln238_24 = xor i8 %sbox_load_42, %xor_ln238_20" [c_src/aes.c:238]   --->   Operation 586 'xor' 'xor_ln238_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 587 [1/1] (0.00ns)   --->   "%RoundKey_addr_115 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 115" [c_src/aes.c:238]   --->   Operation 587 'getelementptr' 'RoundKey_addr_115' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 588 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_24, i8* %RoundKey_addr_115, align 1" [c_src/aes.c:238]   --->   Operation 588 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 60 <SV = 59> <Delay = 3.56>
ST_60 : Operation 589 [1/1] (0.79ns)   --->   "%xor_ln235_25 = xor i8 %xor_ln235_24, %xor_ln235_21" [c_src/aes.c:235]   --->   Operation 589 'xor' 'xor_ln235_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 590 [1/1] (0.00ns)   --->   "%RoundKey_addr_116 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 116" [c_src/aes.c:235]   --->   Operation 590 'getelementptr' 'RoundKey_addr_116' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 591 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_25, i8* %RoundKey_addr_116, align 1" [c_src/aes.c:235]   --->   Operation 591 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_60 : Operation 592 [1/1] (0.79ns)   --->   "%xor_ln236_25 = xor i8 %xor_ln236_24, %xor_ln236_21" [c_src/aes.c:236]   --->   Operation 592 'xor' 'xor_ln236_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 593 [1/1] (0.00ns)   --->   "%RoundKey_addr_117 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 117" [c_src/aes.c:236]   --->   Operation 593 'getelementptr' 'RoundKey_addr_117' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 594 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_25, i8* %RoundKey_addr_117, align 1" [c_src/aes.c:236]   --->   Operation 594 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 61 <SV = 60> <Delay = 3.56>
ST_61 : Operation 595 [1/1] (0.79ns)   --->   "%xor_ln237_25 = xor i8 %xor_ln237_24, %xor_ln237_21" [c_src/aes.c:237]   --->   Operation 595 'xor' 'xor_ln237_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 596 [1/1] (0.00ns)   --->   "%RoundKey_addr_118 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 118" [c_src/aes.c:237]   --->   Operation 596 'getelementptr' 'RoundKey_addr_118' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 597 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_25, i8* %RoundKey_addr_118, align 1" [c_src/aes.c:237]   --->   Operation 597 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_61 : Operation 598 [1/1] (0.79ns)   --->   "%xor_ln238_25 = xor i8 %xor_ln238_24, %xor_ln238_21" [c_src/aes.c:238]   --->   Operation 598 'xor' 'xor_ln238_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 599 [1/1] (0.00ns)   --->   "%RoundKey_addr_119 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 119" [c_src/aes.c:238]   --->   Operation 599 'getelementptr' 'RoundKey_addr_119' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 600 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_25, i8* %RoundKey_addr_119, align 1" [c_src/aes.c:238]   --->   Operation 600 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 62 <SV = 61> <Delay = 3.56>
ST_62 : Operation 601 [1/1] (0.79ns)   --->   "%xor_ln235_26 = xor i8 %xor_ln235_24, %xor_ln235_18" [c_src/aes.c:235]   --->   Operation 601 'xor' 'xor_ln235_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 602 [1/1] (0.00ns)   --->   "%RoundKey_addr_120 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 120" [c_src/aes.c:235]   --->   Operation 602 'getelementptr' 'RoundKey_addr_120' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 603 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_26, i8* %RoundKey_addr_120, align 1" [c_src/aes.c:235]   --->   Operation 603 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_62 : Operation 604 [1/1] (0.79ns)   --->   "%xor_ln236_26 = xor i8 %xor_ln236_24, %xor_ln236_18" [c_src/aes.c:236]   --->   Operation 604 'xor' 'xor_ln236_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 605 [1/1] (0.00ns)   --->   "%RoundKey_addr_121 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 121" [c_src/aes.c:236]   --->   Operation 605 'getelementptr' 'RoundKey_addr_121' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 606 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_26, i8* %RoundKey_addr_121, align 1" [c_src/aes.c:236]   --->   Operation 606 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 63 <SV = 62> <Delay = 3.56>
ST_63 : Operation 607 [1/1] (0.79ns)   --->   "%xor_ln237_26 = xor i8 %xor_ln237_24, %xor_ln237_18" [c_src/aes.c:237]   --->   Operation 607 'xor' 'xor_ln237_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 608 [1/1] (0.00ns)   --->   "%RoundKey_addr_122 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 122" [c_src/aes.c:237]   --->   Operation 608 'getelementptr' 'RoundKey_addr_122' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 609 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_26, i8* %RoundKey_addr_122, align 1" [c_src/aes.c:237]   --->   Operation 609 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_63 : Operation 610 [1/1] (0.79ns)   --->   "%xor_ln238_26 = xor i8 %xor_ln238_24, %xor_ln238_18" [c_src/aes.c:238]   --->   Operation 610 'xor' 'xor_ln238_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 611 [1/1] (0.00ns)   --->   "%RoundKey_addr_123 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 123" [c_src/aes.c:238]   --->   Operation 611 'getelementptr' 'RoundKey_addr_123' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 612 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_26, i8* %RoundKey_addr_123, align 1" [c_src/aes.c:238]   --->   Operation 612 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 64 <SV = 63> <Delay = 3.56>
ST_64 : Operation 613 [1/1] (0.79ns)   --->   "%xor_ln235_27 = xor i8 %xor_ln235_26, %xor_ln235_23" [c_src/aes.c:235]   --->   Operation 613 'xor' 'xor_ln235_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 614 [1/1] (0.00ns)   --->   "%RoundKey_addr_124 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 124" [c_src/aes.c:235]   --->   Operation 614 'getelementptr' 'RoundKey_addr_124' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 615 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_27, i8* %RoundKey_addr_124, align 1" [c_src/aes.c:235]   --->   Operation 615 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_64 : Operation 616 [1/1] (0.79ns)   --->   "%xor_ln236_27 = xor i8 %xor_ln236_26, %xor_ln236_23" [c_src/aes.c:236]   --->   Operation 616 'xor' 'xor_ln236_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 617 [1/1] (0.00ns)   --->   "%RoundKey_addr_125 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 125" [c_src/aes.c:236]   --->   Operation 617 'getelementptr' 'RoundKey_addr_125' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 618 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_27, i8* %RoundKey_addr_125, align 1" [c_src/aes.c:236]   --->   Operation 618 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_64 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln214_7 = zext i8 %xor_ln236_27 to i64" [c_src/aes.c:214]   --->   Operation 619 'zext' 'zext_ln214_7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 620 [1/1] (0.00ns)   --->   "%sbox_addr_28 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214_7" [c_src/aes.c:214]   --->   Operation 620 'getelementptr' 'sbox_addr_28' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 621 [2/2] (2.77ns)   --->   "%sbox_load_28 = load i8* %sbox_addr_28, align 1" [c_src/aes.c:214]   --->   Operation 621 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln217_7 = zext i8 %xor_ln235_27 to i64" [c_src/aes.c:217]   --->   Operation 622 'zext' 'zext_ln217_7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 623 [1/1] (0.00ns)   --->   "%sbox_addr_45 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217_7" [c_src/aes.c:217]   --->   Operation 623 'getelementptr' 'sbox_addr_45' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 624 [2/2] (2.77ns)   --->   "%sbox_load_45 = load i8* %sbox_addr_45, align 1" [c_src/aes.c:217]   --->   Operation 624 'load' 'sbox_load_45' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 65 <SV = 64> <Delay = 4.36>
ST_65 : Operation 625 [1/1] (0.79ns)   --->   "%xor_ln237_27 = xor i8 %xor_ln237_26, %xor_ln237_23" [c_src/aes.c:237]   --->   Operation 625 'xor' 'xor_ln237_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 626 [1/1] (0.00ns)   --->   "%RoundKey_addr_126 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 126" [c_src/aes.c:237]   --->   Operation 626 'getelementptr' 'RoundKey_addr_126' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 627 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_27, i8* %RoundKey_addr_126, align 1" [c_src/aes.c:237]   --->   Operation 627 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_65 : Operation 628 [1/1] (0.79ns)   --->   "%xor_ln238_27 = xor i8 %xor_ln238_26, %xor_ln238_23" [c_src/aes.c:238]   --->   Operation 628 'xor' 'xor_ln238_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 629 [1/1] (0.00ns)   --->   "%RoundKey_addr_127 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 127" [c_src/aes.c:238]   --->   Operation 629 'getelementptr' 'RoundKey_addr_127' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 630 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_27, i8* %RoundKey_addr_127, align 1" [c_src/aes.c:238]   --->   Operation 630 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_65 : Operation 631 [1/2] (2.77ns)   --->   "%sbox_load_28 = load i8* %sbox_addr_28, align 1" [c_src/aes.c:214]   --->   Operation 631 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %xor_ln237_27 to i64" [c_src/aes.c:215]   --->   Operation 632 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 633 [1/1] (0.00ns)   --->   "%sbox_addr_43 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215_7" [c_src/aes.c:215]   --->   Operation 633 'getelementptr' 'sbox_addr_43' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 634 [2/2] (2.77ns)   --->   "%sbox_load_43 = load i8* %sbox_addr_43, align 1" [c_src/aes.c:215]   --->   Operation 634 'load' 'sbox_load_43' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln216_7 = zext i8 %xor_ln238_27 to i64" [c_src/aes.c:216]   --->   Operation 635 'zext' 'zext_ln216_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 636 [1/1] (0.00ns)   --->   "%sbox_addr_44 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216_7" [c_src/aes.c:216]   --->   Operation 636 'getelementptr' 'sbox_addr_44' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 637 [2/2] (2.77ns)   --->   "%sbox_load_44 = load i8* %sbox_addr_44, align 1" [c_src/aes.c:216]   --->   Operation 637 'load' 'sbox_load_44' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 638 [1/2] (2.77ns)   --->   "%sbox_load_45 = load i8* %sbox_addr_45, align 1" [c_src/aes.c:217]   --->   Operation 638 'load' 'sbox_load_45' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 639 [1/1] (0.79ns)   --->   "%xor_ln220_3 = xor i8 %sbox_load_28, -128" [c_src/aes.c:220]   --->   Operation 639 'xor' 'xor_ln220_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 640 [1/1] (0.79ns)   --->   "%xor_ln235_28 = xor i8 %xor_ln220_3, %xor_ln235_24" [c_src/aes.c:235]   --->   Operation 640 'xor' 'xor_ln235_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 641 [1/1] (0.79ns)   --->   "%xor_ln238_28 = xor i8 %sbox_load_45, %xor_ln238_24" [c_src/aes.c:238]   --->   Operation 641 'xor' 'xor_ln238_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 642 [1/1] (0.79ns)   --->   "%xor_ln235_29 = xor i8 %xor_ln220_3, %xor_ln235_21" [c_src/aes.c:235]   --->   Operation 642 'xor' 'xor_ln235_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 643 [1/1] (0.79ns)   --->   "%xor_ln238_29 = xor i8 %sbox_load_45, %xor_ln238_21" [c_src/aes.c:238]   --->   Operation 643 'xor' 'xor_ln238_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 644 [1/1] (0.79ns)   --->   "%xor_ln235_31 = xor i8 %xor_ln220_3, %xor_ln235_15" [c_src/aes.c:235]   --->   Operation 644 'xor' 'xor_ln235_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 645 [1/1] (0.79ns)   --->   "%xor_ln238_31 = xor i8 %sbox_load_45, %xor_ln238_15" [c_src/aes.c:238]   --->   Operation 645 'xor' 'xor_ln238_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.33>
ST_66 : Operation 646 [1/2] (2.77ns)   --->   "%sbox_load_43 = load i8* %sbox_addr_43, align 1" [c_src/aes.c:215]   --->   Operation 646 'load' 'sbox_load_43' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 647 [1/2] (2.77ns)   --->   "%sbox_load_44 = load i8* %sbox_addr_44, align 1" [c_src/aes.c:216]   --->   Operation 647 'load' 'sbox_load_44' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 648 [1/1] (0.00ns)   --->   "%RoundKey_addr_128 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 128" [c_src/aes.c:235]   --->   Operation 648 'getelementptr' 'RoundKey_addr_128' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 649 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_28, i8* %RoundKey_addr_128, align 1" [c_src/aes.c:235]   --->   Operation 649 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_66 : Operation 650 [1/1] (0.79ns)   --->   "%xor_ln236_28 = xor i8 %sbox_load_43, %xor_ln236_24" [c_src/aes.c:236]   --->   Operation 650 'xor' 'xor_ln236_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 651 [1/1] (0.00ns)   --->   "%RoundKey_addr_129 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 129" [c_src/aes.c:236]   --->   Operation 651 'getelementptr' 'RoundKey_addr_129' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 652 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_28, i8* %RoundKey_addr_129, align 1" [c_src/aes.c:236]   --->   Operation 652 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_66 : Operation 653 [1/1] (0.79ns)   --->   "%xor_ln237_28 = xor i8 %sbox_load_44, %xor_ln237_24" [c_src/aes.c:237]   --->   Operation 653 'xor' 'xor_ln237_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 654 [1/1] (0.79ns)   --->   "%xor_ln236_29 = xor i8 %sbox_load_43, %xor_ln236_21" [c_src/aes.c:236]   --->   Operation 654 'xor' 'xor_ln236_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 655 [1/1] (0.79ns)   --->   "%xor_ln237_29 = xor i8 %sbox_load_44, %xor_ln237_21" [c_src/aes.c:237]   --->   Operation 655 'xor' 'xor_ln237_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 656 [1/1] (0.79ns)   --->   "%xor_ln236_31 = xor i8 %sbox_load_43, %xor_ln236_15" [c_src/aes.c:236]   --->   Operation 656 'xor' 'xor_ln236_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 657 [1/1] (0.79ns)   --->   "%xor_ln237_31 = xor i8 %sbox_load_44, %xor_ln237_15" [c_src/aes.c:237]   --->   Operation 657 'xor' 'xor_ln237_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.77>
ST_67 : Operation 658 [1/1] (0.00ns)   --->   "%RoundKey_addr_130 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 130" [c_src/aes.c:237]   --->   Operation 658 'getelementptr' 'RoundKey_addr_130' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 659 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_28, i8* %RoundKey_addr_130, align 1" [c_src/aes.c:237]   --->   Operation 659 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_67 : Operation 660 [1/1] (0.00ns)   --->   "%RoundKey_addr_131 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 131" [c_src/aes.c:238]   --->   Operation 660 'getelementptr' 'RoundKey_addr_131' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 661 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_28, i8* %RoundKey_addr_131, align 1" [c_src/aes.c:238]   --->   Operation 661 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 68 <SV = 67> <Delay = 2.77>
ST_68 : Operation 662 [1/1] (0.00ns)   --->   "%RoundKey_addr_132 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 132" [c_src/aes.c:235]   --->   Operation 662 'getelementptr' 'RoundKey_addr_132' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 663 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_29, i8* %RoundKey_addr_132, align 1" [c_src/aes.c:235]   --->   Operation 663 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_68 : Operation 664 [1/1] (0.00ns)   --->   "%RoundKey_addr_133 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 133" [c_src/aes.c:236]   --->   Operation 664 'getelementptr' 'RoundKey_addr_133' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 665 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_29, i8* %RoundKey_addr_133, align 1" [c_src/aes.c:236]   --->   Operation 665 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 69 <SV = 68> <Delay = 2.77>
ST_69 : Operation 666 [1/1] (0.00ns)   --->   "%RoundKey_addr_134 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 134" [c_src/aes.c:237]   --->   Operation 666 'getelementptr' 'RoundKey_addr_134' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 667 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_29, i8* %RoundKey_addr_134, align 1" [c_src/aes.c:237]   --->   Operation 667 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_69 : Operation 668 [1/1] (0.00ns)   --->   "%RoundKey_addr_135 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 135" [c_src/aes.c:238]   --->   Operation 668 'getelementptr' 'RoundKey_addr_135' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 669 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_29, i8* %RoundKey_addr_135, align 1" [c_src/aes.c:238]   --->   Operation 669 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 70 <SV = 69> <Delay = 3.56>
ST_70 : Operation 670 [1/1] (0.79ns)   --->   "%xor_ln235_30 = xor i8 %xor_ln235_29, %xor_ln235_26" [c_src/aes.c:235]   --->   Operation 670 'xor' 'xor_ln235_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 671 [1/1] (0.00ns)   --->   "%RoundKey_addr_136 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 136" [c_src/aes.c:235]   --->   Operation 671 'getelementptr' 'RoundKey_addr_136' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 672 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_30, i8* %RoundKey_addr_136, align 1" [c_src/aes.c:235]   --->   Operation 672 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_70 : Operation 673 [1/1] (0.79ns)   --->   "%xor_ln236_30 = xor i8 %xor_ln236_29, %xor_ln236_26" [c_src/aes.c:236]   --->   Operation 673 'xor' 'xor_ln236_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 674 [1/1] (0.00ns)   --->   "%RoundKey_addr_137 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 137" [c_src/aes.c:236]   --->   Operation 674 'getelementptr' 'RoundKey_addr_137' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 675 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_30, i8* %RoundKey_addr_137, align 1" [c_src/aes.c:236]   --->   Operation 675 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 71 <SV = 70> <Delay = 3.56>
ST_71 : Operation 676 [1/1] (0.79ns)   --->   "%xor_ln237_30 = xor i8 %xor_ln237_29, %xor_ln237_26" [c_src/aes.c:237]   --->   Operation 676 'xor' 'xor_ln237_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 677 [1/1] (0.00ns)   --->   "%RoundKey_addr_138 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 138" [c_src/aes.c:237]   --->   Operation 677 'getelementptr' 'RoundKey_addr_138' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 678 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_30, i8* %RoundKey_addr_138, align 1" [c_src/aes.c:237]   --->   Operation 678 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_71 : Operation 679 [1/1] (0.79ns)   --->   "%xor_ln238_30 = xor i8 %xor_ln238_29, %xor_ln238_26" [c_src/aes.c:238]   --->   Operation 679 'xor' 'xor_ln238_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 680 [1/1] (0.00ns)   --->   "%RoundKey_addr_139 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 139" [c_src/aes.c:238]   --->   Operation 680 'getelementptr' 'RoundKey_addr_139' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 681 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_30, i8* %RoundKey_addr_139, align 1" [c_src/aes.c:238]   --->   Operation 681 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 72 <SV = 71> <Delay = 2.77>
ST_72 : Operation 682 [1/1] (0.00ns)   --->   "%RoundKey_addr_140 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 140" [c_src/aes.c:235]   --->   Operation 682 'getelementptr' 'RoundKey_addr_140' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 683 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_31, i8* %RoundKey_addr_140, align 1" [c_src/aes.c:235]   --->   Operation 683 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_72 : Operation 684 [1/1] (0.00ns)   --->   "%RoundKey_addr_141 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 141" [c_src/aes.c:236]   --->   Operation 684 'getelementptr' 'RoundKey_addr_141' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 685 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_31, i8* %RoundKey_addr_141, align 1" [c_src/aes.c:236]   --->   Operation 685 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 73 <SV = 72> <Delay = 2.77>
ST_73 : Operation 686 [1/1] (0.00ns)   --->   "%RoundKey_addr_142 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 142" [c_src/aes.c:237]   --->   Operation 686 'getelementptr' 'RoundKey_addr_142' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 687 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_31, i8* %RoundKey_addr_142, align 1" [c_src/aes.c:237]   --->   Operation 687 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_73 : Operation 688 [1/1] (0.00ns)   --->   "%RoundKey_addr_143 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 143" [c_src/aes.c:238]   --->   Operation 688 'getelementptr' 'RoundKey_addr_143' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 689 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_31, i8* %RoundKey_addr_143, align 1" [c_src/aes.c:238]   --->   Operation 689 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_73 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln214_8 = zext i8 %xor_ln236_31 to i64" [c_src/aes.c:214]   --->   Operation 690 'zext' 'zext_ln214_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 691 [1/1] (0.00ns)   --->   "%sbox_addr_32 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214_8" [c_src/aes.c:214]   --->   Operation 691 'getelementptr' 'sbox_addr_32' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 692 [2/2] (2.77ns)   --->   "%sbox_load_32 = load i8* %sbox_addr_32, align 1" [c_src/aes.c:214]   --->   Operation 692 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i8 %xor_ln237_31 to i64" [c_src/aes.c:215]   --->   Operation 693 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 694 [1/1] (0.00ns)   --->   "%sbox_addr_46 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215_8" [c_src/aes.c:215]   --->   Operation 694 'getelementptr' 'sbox_addr_46' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 695 [2/2] (2.77ns)   --->   "%sbox_load_46 = load i8* %sbox_addr_46, align 1" [c_src/aes.c:215]   --->   Operation 695 'load' 'sbox_load_46' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 74 <SV = 73> <Delay = 6.33>
ST_74 : Operation 696 [1/2] (2.77ns)   --->   "%sbox_load_32 = load i8* %sbox_addr_32, align 1" [c_src/aes.c:214]   --->   Operation 696 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 697 [1/2] (2.77ns)   --->   "%sbox_load_46 = load i8* %sbox_addr_46, align 1" [c_src/aes.c:215]   --->   Operation 697 'load' 'sbox_load_46' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln216_8 = zext i8 %xor_ln238_31 to i64" [c_src/aes.c:216]   --->   Operation 698 'zext' 'zext_ln216_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 699 [1/1] (0.00ns)   --->   "%sbox_addr_47 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216_8" [c_src/aes.c:216]   --->   Operation 699 'getelementptr' 'sbox_addr_47' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 700 [2/2] (2.77ns)   --->   "%sbox_load_47 = load i8* %sbox_addr_47, align 1" [c_src/aes.c:216]   --->   Operation 700 'load' 'sbox_load_47' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln217_8 = zext i8 %xor_ln235_31 to i64" [c_src/aes.c:217]   --->   Operation 701 'zext' 'zext_ln217_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 702 [1/1] (0.00ns)   --->   "%sbox_addr_48 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217_8" [c_src/aes.c:217]   --->   Operation 702 'getelementptr' 'sbox_addr_48' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 703 [2/2] (2.77ns)   --->   "%sbox_load_48 = load i8* %sbox_addr_48, align 1" [c_src/aes.c:217]   --->   Operation 703 'load' 'sbox_load_48' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_32)   --->   "%xor_ln235_44 = xor i8 %xor_ln235_28, 27" [c_src/aes.c:235]   --->   Operation 704 'xor' 'xor_ln235_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 705 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln235_32 = xor i8 %xor_ln235_44, %sbox_load_32" [c_src/aes.c:235]   --->   Operation 705 'xor' 'xor_ln235_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 706 [1/1] (0.00ns)   --->   "%RoundKey_addr_144 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 144" [c_src/aes.c:235]   --->   Operation 706 'getelementptr' 'RoundKey_addr_144' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 707 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_32, i8* %RoundKey_addr_144, align 1" [c_src/aes.c:235]   --->   Operation 707 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_74 : Operation 708 [1/1] (0.79ns)   --->   "%xor_ln236_32 = xor i8 %sbox_load_46, %xor_ln236_28" [c_src/aes.c:236]   --->   Operation 708 'xor' 'xor_ln236_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 709 [1/1] (0.00ns)   --->   "%RoundKey_addr_145 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 145" [c_src/aes.c:236]   --->   Operation 709 'getelementptr' 'RoundKey_addr_145' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 710 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_32, i8* %RoundKey_addr_145, align 1" [c_src/aes.c:236]   --->   Operation 710 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 75 <SV = 74> <Delay = 6.33>
ST_75 : Operation 711 [1/2] (2.77ns)   --->   "%sbox_load_47 = load i8* %sbox_addr_47, align 1" [c_src/aes.c:216]   --->   Operation 711 'load' 'sbox_load_47' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 712 [1/2] (2.77ns)   --->   "%sbox_load_48 = load i8* %sbox_addr_48, align 1" [c_src/aes.c:217]   --->   Operation 712 'load' 'sbox_load_48' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 713 [1/1] (0.79ns)   --->   "%xor_ln237_32 = xor i8 %sbox_load_47, %xor_ln237_28" [c_src/aes.c:237]   --->   Operation 713 'xor' 'xor_ln237_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 714 [1/1] (0.00ns)   --->   "%RoundKey_addr_146 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 146" [c_src/aes.c:237]   --->   Operation 714 'getelementptr' 'RoundKey_addr_146' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 715 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_32, i8* %RoundKey_addr_146, align 1" [c_src/aes.c:237]   --->   Operation 715 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_75 : Operation 716 [1/1] (0.79ns)   --->   "%xor_ln238_32 = xor i8 %sbox_load_48, %xor_ln238_28" [c_src/aes.c:238]   --->   Operation 716 'xor' 'xor_ln238_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 717 [1/1] (0.00ns)   --->   "%RoundKey_addr_147 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 147" [c_src/aes.c:238]   --->   Operation 717 'getelementptr' 'RoundKey_addr_147' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 718 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_32, i8* %RoundKey_addr_147, align 1" [c_src/aes.c:238]   --->   Operation 718 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 76 <SV = 75> <Delay = 3.56>
ST_76 : Operation 719 [1/1] (0.79ns)   --->   "%xor_ln235_33 = xor i8 %xor_ln235_32, %xor_ln235_29" [c_src/aes.c:235]   --->   Operation 719 'xor' 'xor_ln235_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 720 [1/1] (0.00ns)   --->   "%RoundKey_addr_148 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 148" [c_src/aes.c:235]   --->   Operation 720 'getelementptr' 'RoundKey_addr_148' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 721 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_33, i8* %RoundKey_addr_148, align 1" [c_src/aes.c:235]   --->   Operation 721 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_76 : Operation 722 [1/1] (0.79ns)   --->   "%xor_ln236_33 = xor i8 %xor_ln236_32, %xor_ln236_29" [c_src/aes.c:236]   --->   Operation 722 'xor' 'xor_ln236_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 723 [1/1] (0.00ns)   --->   "%RoundKey_addr_149 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 149" [c_src/aes.c:236]   --->   Operation 723 'getelementptr' 'RoundKey_addr_149' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 724 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_33, i8* %RoundKey_addr_149, align 1" [c_src/aes.c:236]   --->   Operation 724 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 77 <SV = 76> <Delay = 3.56>
ST_77 : Operation 725 [1/1] (0.79ns)   --->   "%xor_ln237_33 = xor i8 %xor_ln237_32, %xor_ln237_29" [c_src/aes.c:237]   --->   Operation 725 'xor' 'xor_ln237_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 726 [1/1] (0.00ns)   --->   "%RoundKey_addr_150 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 150" [c_src/aes.c:237]   --->   Operation 726 'getelementptr' 'RoundKey_addr_150' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 727 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_33, i8* %RoundKey_addr_150, align 1" [c_src/aes.c:237]   --->   Operation 727 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_77 : Operation 728 [1/1] (0.79ns)   --->   "%xor_ln238_33 = xor i8 %xor_ln238_32, %xor_ln238_29" [c_src/aes.c:238]   --->   Operation 728 'xor' 'xor_ln238_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 729 [1/1] (0.00ns)   --->   "%RoundKey_addr_151 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 151" [c_src/aes.c:238]   --->   Operation 729 'getelementptr' 'RoundKey_addr_151' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 730 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_33, i8* %RoundKey_addr_151, align 1" [c_src/aes.c:238]   --->   Operation 730 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 78 <SV = 77> <Delay = 3.56>
ST_78 : Operation 731 [1/1] (0.79ns)   --->   "%xor_ln235_34 = xor i8 %xor_ln235_32, %xor_ln235_26" [c_src/aes.c:235]   --->   Operation 731 'xor' 'xor_ln235_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 732 [1/1] (0.00ns)   --->   "%RoundKey_addr_152 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 152" [c_src/aes.c:235]   --->   Operation 732 'getelementptr' 'RoundKey_addr_152' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 733 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_34, i8* %RoundKey_addr_152, align 1" [c_src/aes.c:235]   --->   Operation 733 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_78 : Operation 734 [1/1] (0.79ns)   --->   "%xor_ln236_34 = xor i8 %xor_ln236_32, %xor_ln236_26" [c_src/aes.c:236]   --->   Operation 734 'xor' 'xor_ln236_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 735 [1/1] (0.00ns)   --->   "%RoundKey_addr_153 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 153" [c_src/aes.c:236]   --->   Operation 735 'getelementptr' 'RoundKey_addr_153' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 736 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_34, i8* %RoundKey_addr_153, align 1" [c_src/aes.c:236]   --->   Operation 736 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 79 <SV = 78> <Delay = 3.56>
ST_79 : Operation 737 [1/1] (0.79ns)   --->   "%xor_ln237_34 = xor i8 %xor_ln237_32, %xor_ln237_26" [c_src/aes.c:237]   --->   Operation 737 'xor' 'xor_ln237_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 738 [1/1] (0.00ns)   --->   "%RoundKey_addr_154 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 154" [c_src/aes.c:237]   --->   Operation 738 'getelementptr' 'RoundKey_addr_154' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 739 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_34, i8* %RoundKey_addr_154, align 1" [c_src/aes.c:237]   --->   Operation 739 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_79 : Operation 740 [1/1] (0.79ns)   --->   "%xor_ln238_34 = xor i8 %xor_ln238_32, %xor_ln238_26" [c_src/aes.c:238]   --->   Operation 740 'xor' 'xor_ln238_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 741 [1/1] (0.00ns)   --->   "%RoundKey_addr_155 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 155" [c_src/aes.c:238]   --->   Operation 741 'getelementptr' 'RoundKey_addr_155' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 742 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_34, i8* %RoundKey_addr_155, align 1" [c_src/aes.c:238]   --->   Operation 742 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 80 <SV = 79> <Delay = 3.56>
ST_80 : Operation 743 [1/1] (0.79ns)   --->   "%xor_ln235_35 = xor i8 %xor_ln235_34, %xor_ln235_31" [c_src/aes.c:235]   --->   Operation 743 'xor' 'xor_ln235_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 744 [1/1] (0.00ns)   --->   "%RoundKey_addr_156 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 156" [c_src/aes.c:235]   --->   Operation 744 'getelementptr' 'RoundKey_addr_156' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 745 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_35, i8* %RoundKey_addr_156, align 1" [c_src/aes.c:235]   --->   Operation 745 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_80 : Operation 746 [1/1] (0.79ns)   --->   "%xor_ln236_35 = xor i8 %xor_ln236_34, %xor_ln236_31" [c_src/aes.c:236]   --->   Operation 746 'xor' 'xor_ln236_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 747 [1/1] (0.00ns)   --->   "%RoundKey_addr_157 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 157" [c_src/aes.c:236]   --->   Operation 747 'getelementptr' 'RoundKey_addr_157' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 748 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_35, i8* %RoundKey_addr_157, align 1" [c_src/aes.c:236]   --->   Operation 748 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_80 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln214_9 = zext i8 %xor_ln236_35 to i64" [c_src/aes.c:214]   --->   Operation 749 'zext' 'zext_ln214_9' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 750 [1/1] (0.00ns)   --->   "%sbox_addr_36 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln214_9" [c_src/aes.c:214]   --->   Operation 750 'getelementptr' 'sbox_addr_36' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 751 [2/2] (2.77ns)   --->   "%sbox_load_36 = load i8* %sbox_addr_36, align 1" [c_src/aes.c:214]   --->   Operation 751 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln217_9 = zext i8 %xor_ln235_35 to i64" [c_src/aes.c:217]   --->   Operation 752 'zext' 'zext_ln217_9' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 753 [1/1] (0.00ns)   --->   "%sbox_addr_51 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln217_9" [c_src/aes.c:217]   --->   Operation 753 'getelementptr' 'sbox_addr_51' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 754 [2/2] (2.77ns)   --->   "%sbox_load_51 = load i8* %sbox_addr_51, align 1" [c_src/aes.c:217]   --->   Operation 754 'load' 'sbox_load_51' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 81 <SV = 80> <Delay = 4.36>
ST_81 : Operation 755 [1/1] (0.79ns)   --->   "%xor_ln237_35 = xor i8 %xor_ln237_34, %xor_ln237_31" [c_src/aes.c:237]   --->   Operation 755 'xor' 'xor_ln237_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 756 [1/1] (0.00ns)   --->   "%RoundKey_addr_158 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 158" [c_src/aes.c:237]   --->   Operation 756 'getelementptr' 'RoundKey_addr_158' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 757 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_35, i8* %RoundKey_addr_158, align 1" [c_src/aes.c:237]   --->   Operation 757 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_81 : Operation 758 [1/1] (0.79ns)   --->   "%xor_ln238_35 = xor i8 %xor_ln238_34, %xor_ln238_31" [c_src/aes.c:238]   --->   Operation 758 'xor' 'xor_ln238_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 759 [1/1] (0.00ns)   --->   "%RoundKey_addr_159 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 159" [c_src/aes.c:238]   --->   Operation 759 'getelementptr' 'RoundKey_addr_159' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 760 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_35, i8* %RoundKey_addr_159, align 1" [c_src/aes.c:238]   --->   Operation 760 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_81 : Operation 761 [1/2] (2.77ns)   --->   "%sbox_load_36 = load i8* %sbox_addr_36, align 1" [c_src/aes.c:214]   --->   Operation 761 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i8 %xor_ln237_35 to i64" [c_src/aes.c:215]   --->   Operation 762 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 763 [1/1] (0.00ns)   --->   "%sbox_addr_49 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln215_9" [c_src/aes.c:215]   --->   Operation 763 'getelementptr' 'sbox_addr_49' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 764 [2/2] (2.77ns)   --->   "%sbox_load_49 = load i8* %sbox_addr_49, align 1" [c_src/aes.c:215]   --->   Operation 764 'load' 'sbox_load_49' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln216_9 = zext i8 %xor_ln238_35 to i64" [c_src/aes.c:216]   --->   Operation 765 'zext' 'zext_ln216_9' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 766 [1/1] (0.00ns)   --->   "%sbox_addr_50 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln216_9" [c_src/aes.c:216]   --->   Operation 766 'getelementptr' 'sbox_addr_50' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 767 [2/2] (2.77ns)   --->   "%sbox_load_50 = load i8* %sbox_addr_50, align 1" [c_src/aes.c:216]   --->   Operation 767 'load' 'sbox_load_50' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 768 [1/2] (2.77ns)   --->   "%sbox_load_51 = load i8* %sbox_addr_51, align 1" [c_src/aes.c:217]   --->   Operation 768 'load' 'sbox_load_51' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 769 [1/1] (0.79ns)   --->   "%xor_ln220_4 = xor i8 %sbox_load_36, 54" [c_src/aes.c:220]   --->   Operation 769 'xor' 'xor_ln220_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 770 [1/1] (0.79ns)   --->   "%xor_ln235_36 = xor i8 %xor_ln220_4, %xor_ln235_32" [c_src/aes.c:235]   --->   Operation 770 'xor' 'xor_ln235_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 771 [1/1] (0.79ns)   --->   "%xor_ln238_36 = xor i8 %sbox_load_51, %xor_ln238_32" [c_src/aes.c:238]   --->   Operation 771 'xor' 'xor_ln238_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 772 [1/1] (0.79ns)   --->   "%xor_ln235_37 = xor i8 %xor_ln220_4, %xor_ln235_29" [c_src/aes.c:235]   --->   Operation 772 'xor' 'xor_ln235_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 773 [1/1] (0.79ns)   --->   "%xor_ln238_37 = xor i8 %sbox_load_51, %xor_ln238_29" [c_src/aes.c:238]   --->   Operation 773 'xor' 'xor_ln238_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.33>
ST_82 : Operation 774 [1/2] (2.77ns)   --->   "%sbox_load_49 = load i8* %sbox_addr_49, align 1" [c_src/aes.c:215]   --->   Operation 774 'load' 'sbox_load_49' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 775 [1/2] (2.77ns)   --->   "%sbox_load_50 = load i8* %sbox_addr_50, align 1" [c_src/aes.c:216]   --->   Operation 775 'load' 'sbox_load_50' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 776 [1/1] (0.00ns)   --->   "%RoundKey_addr_160 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 160" [c_src/aes.c:235]   --->   Operation 776 'getelementptr' 'RoundKey_addr_160' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 777 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_36, i8* %RoundKey_addr_160, align 1" [c_src/aes.c:235]   --->   Operation 777 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_82 : Operation 778 [1/1] (0.79ns)   --->   "%xor_ln236_36 = xor i8 %sbox_load_49, %xor_ln236_32" [c_src/aes.c:236]   --->   Operation 778 'xor' 'xor_ln236_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 779 [1/1] (0.00ns)   --->   "%RoundKey_addr_161 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 161" [c_src/aes.c:236]   --->   Operation 779 'getelementptr' 'RoundKey_addr_161' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 780 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_36, i8* %RoundKey_addr_161, align 1" [c_src/aes.c:236]   --->   Operation 780 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_82 : Operation 781 [1/1] (0.79ns)   --->   "%xor_ln237_36 = xor i8 %sbox_load_50, %xor_ln237_32" [c_src/aes.c:237]   --->   Operation 781 'xor' 'xor_ln237_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 782 [1/1] (0.79ns)   --->   "%xor_ln236_37 = xor i8 %sbox_load_49, %xor_ln236_29" [c_src/aes.c:236]   --->   Operation 782 'xor' 'xor_ln236_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 783 [1/1] (0.79ns)   --->   "%xor_ln237_37 = xor i8 %sbox_load_50, %xor_ln237_29" [c_src/aes.c:237]   --->   Operation 783 'xor' 'xor_ln237_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.77>
ST_83 : Operation 784 [1/1] (0.00ns)   --->   "%RoundKey_addr_162 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 162" [c_src/aes.c:237]   --->   Operation 784 'getelementptr' 'RoundKey_addr_162' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 785 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_36, i8* %RoundKey_addr_162, align 1" [c_src/aes.c:237]   --->   Operation 785 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_83 : Operation 786 [1/1] (0.00ns)   --->   "%RoundKey_addr_163 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 163" [c_src/aes.c:238]   --->   Operation 786 'getelementptr' 'RoundKey_addr_163' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 787 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_36, i8* %RoundKey_addr_163, align 1" [c_src/aes.c:238]   --->   Operation 787 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 84 <SV = 83> <Delay = 2.77>
ST_84 : Operation 788 [1/1] (0.00ns)   --->   "%RoundKey_addr_164 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 164" [c_src/aes.c:235]   --->   Operation 788 'getelementptr' 'RoundKey_addr_164' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 789 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_37, i8* %RoundKey_addr_164, align 1" [c_src/aes.c:235]   --->   Operation 789 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_84 : Operation 790 [1/1] (0.00ns)   --->   "%RoundKey_addr_165 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 165" [c_src/aes.c:236]   --->   Operation 790 'getelementptr' 'RoundKey_addr_165' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 791 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_37, i8* %RoundKey_addr_165, align 1" [c_src/aes.c:236]   --->   Operation 791 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_84 : Operation 792 [1/1] (0.79ns)   --->   "%xor_ln235_38 = xor i8 %xor_ln235_37, %xor_ln235_34" [c_src/aes.c:235]   --->   Operation 792 'xor' 'xor_ln235_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 793 [1/1] (0.79ns)   --->   "%xor_ln236_38 = xor i8 %xor_ln236_37, %xor_ln236_34" [c_src/aes.c:236]   --->   Operation 793 'xor' 'xor_ln236_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 794 [1/1] (0.79ns)   --->   "%xor_ln235_39 = xor i8 %xor_ln235_37, %xor_ln235_31" [c_src/aes.c:235]   --->   Operation 794 'xor' 'xor_ln235_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 795 [1/1] (0.79ns)   --->   "%xor_ln236_39 = xor i8 %xor_ln236_37, %xor_ln236_31" [c_src/aes.c:236]   --->   Operation 795 'xor' 'xor_ln236_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.77>
ST_85 : Operation 796 [1/1] (0.00ns)   --->   "%RoundKey_addr_166 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 166" [c_src/aes.c:237]   --->   Operation 796 'getelementptr' 'RoundKey_addr_166' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 797 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_37, i8* %RoundKey_addr_166, align 1" [c_src/aes.c:237]   --->   Operation 797 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_85 : Operation 798 [1/1] (0.00ns)   --->   "%RoundKey_addr_167 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 167" [c_src/aes.c:238]   --->   Operation 798 'getelementptr' 'RoundKey_addr_167' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 799 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_37, i8* %RoundKey_addr_167, align 1" [c_src/aes.c:238]   --->   Operation 799 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_85 : Operation 800 [1/1] (0.79ns)   --->   "%xor_ln237_38 = xor i8 %xor_ln237_37, %xor_ln237_34" [c_src/aes.c:237]   --->   Operation 800 'xor' 'xor_ln237_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 801 [1/1] (0.79ns)   --->   "%xor_ln238_38 = xor i8 %xor_ln238_37, %xor_ln238_34" [c_src/aes.c:238]   --->   Operation 801 'xor' 'xor_ln238_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 802 [1/1] (0.79ns)   --->   "%xor_ln237_39 = xor i8 %xor_ln237_37, %xor_ln237_31" [c_src/aes.c:237]   --->   Operation 802 'xor' 'xor_ln237_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 803 [1/1] (0.79ns)   --->   "%xor_ln238_39 = xor i8 %xor_ln238_37, %xor_ln238_31" [c_src/aes.c:238]   --->   Operation 803 'xor' 'xor_ln238_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.77>
ST_86 : Operation 804 [1/1] (0.00ns)   --->   "%RoundKey_addr_168 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 168" [c_src/aes.c:235]   --->   Operation 804 'getelementptr' 'RoundKey_addr_168' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 805 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_38, i8* %RoundKey_addr_168, align 1" [c_src/aes.c:235]   --->   Operation 805 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_86 : Operation 806 [1/1] (0.00ns)   --->   "%RoundKey_addr_169 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 169" [c_src/aes.c:236]   --->   Operation 806 'getelementptr' 'RoundKey_addr_169' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 807 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_38, i8* %RoundKey_addr_169, align 1" [c_src/aes.c:236]   --->   Operation 807 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 87 <SV = 86> <Delay = 2.77>
ST_87 : Operation 808 [1/1] (0.00ns)   --->   "%RoundKey_addr_170 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 170" [c_src/aes.c:237]   --->   Operation 808 'getelementptr' 'RoundKey_addr_170' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 809 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_38, i8* %RoundKey_addr_170, align 1" [c_src/aes.c:237]   --->   Operation 809 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_87 : Operation 810 [1/1] (0.00ns)   --->   "%RoundKey_addr_171 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 171" [c_src/aes.c:238]   --->   Operation 810 'getelementptr' 'RoundKey_addr_171' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 811 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_38, i8* %RoundKey_addr_171, align 1" [c_src/aes.c:238]   --->   Operation 811 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 88 <SV = 87> <Delay = 2.77>
ST_88 : Operation 812 [1/1] (0.00ns)   --->   "%RoundKey_addr_172 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 172" [c_src/aes.c:235]   --->   Operation 812 'getelementptr' 'RoundKey_addr_172' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 813 [1/1] (2.77ns)   --->   "store i8 %xor_ln235_39, i8* %RoundKey_addr_172, align 1" [c_src/aes.c:235]   --->   Operation 813 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_88 : Operation 814 [1/1] (0.00ns)   --->   "%RoundKey_addr_173 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 173" [c_src/aes.c:236]   --->   Operation 814 'getelementptr' 'RoundKey_addr_173' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 815 [1/1] (2.77ns)   --->   "store i8 %xor_ln236_39, i8* %RoundKey_addr_173, align 1" [c_src/aes.c:236]   --->   Operation 815 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 89 <SV = 88> <Delay = 2.77>
ST_89 : Operation 816 [1/1] (0.00ns)   --->   "%RoundKey_addr_174 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 174" [c_src/aes.c:237]   --->   Operation 816 'getelementptr' 'RoundKey_addr_174' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 817 [1/1] (2.77ns)   --->   "store i8 %xor_ln237_39, i8* %RoundKey_addr_174, align 1" [c_src/aes.c:237]   --->   Operation 817 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_89 : Operation 818 [1/1] (0.00ns)   --->   "%RoundKey_addr_175 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 175" [c_src/aes.c:238]   --->   Operation 818 'getelementptr' 'RoundKey_addr_175' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 819 [1/1] (2.77ns)   --->   "store i8 %xor_ln238_39, i8* %RoundKey_addr_175, align 1" [c_src/aes.c:238]   --->   Operation 819 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_89 : Operation 820 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:240]   --->   Operation 820 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('Key_addr_12', c_src/aes.c:180) [52]  (0 ns)
	'load' operation ('Key_load_12', c_src/aes.c:180) on array 'Key' [53]  (1.77 ns)

 <State 2>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_12', c_src/aes.c:180) on array 'Key' [53]  (1.77 ns)
	'store' operation ('store_ln180', c_src/aes.c:180) of variable 'Key_load_12', c_src/aes.c:180 on array 'RoundKey' [55]  (2.77 ns)

 <State 3>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_14', c_src/aes.c:182) on array 'Key' [61]  (1.77 ns)
	'store' operation ('store_ln182', c_src/aes.c:182) of variable 'Key_load_14', c_src/aes.c:182 on array 'RoundKey' [63]  (2.77 ns)

 <State 4>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load', c_src/aes.c:180) on array 'Key' [5]  (1.77 ns)
	'store' operation ('store_ln180', c_src/aes.c:180) of variable 'Key_load', c_src/aes.c:180 on array 'RoundKey' [7]  (2.77 ns)

 <State 5>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_2', c_src/aes.c:182) on array 'Key' [13]  (1.77 ns)
	'store' operation ('store_ln182', c_src/aes.c:182) of variable 'Key_load_2', c_src/aes.c:182 on array 'RoundKey' [15]  (2.77 ns)

 <State 6>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_4', c_src/aes.c:180) on array 'Key' [21]  (1.77 ns)
	'store' operation ('store_ln180', c_src/aes.c:180) of variable 'Key_load_4', c_src/aes.c:180 on array 'RoundKey' [23]  (2.77 ns)

 <State 7>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_6', c_src/aes.c:182) on array 'Key' [29]  (1.77 ns)
	'store' operation ('store_ln182', c_src/aes.c:182) of variable 'Key_load_6', c_src/aes.c:182 on array 'RoundKey' [31]  (2.77 ns)

 <State 8>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_8', c_src/aes.c:180) on array 'Key' [37]  (1.77 ns)
	'store' operation ('store_ln180', c_src/aes.c:180) of variable 'Key_load_8', c_src/aes.c:180 on array 'RoundKey' [39]  (2.77 ns)

 <State 9>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_10', c_src/aes.c:182) on array 'Key' [45]  (1.77 ns)
	'store' operation ('store_ln182', c_src/aes.c:182) of variable 'Key_load_10', c_src/aes.c:182 on array 'RoundKey' [47]  (2.77 ns)

 <State 10>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load', c_src/aes.c:214) on array 'sbox' [70]  (2.77 ns)
	'xor' operation ('xor_ln235', c_src/aes.c:235) [81]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235', c_src/aes.c:235 on array 'RoundKey' [83]  (2.77 ns)

 <State 11>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_18', c_src/aes.c:216) on array 'sbox' [76]  (2.77 ns)
	'xor' operation ('xor_ln237', c_src/aes.c:237) [87]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237', c_src/aes.c:237 on array 'RoundKey' [89]  (2.77 ns)

 <State 12>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_1', c_src/aes.c:235) [93]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_1', c_src/aes.c:235 on array 'RoundKey' [95]  (2.77 ns)

 <State 13>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_1', c_src/aes.c:237) [99]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_1', c_src/aes.c:237 on array 'RoundKey' [101]  (2.77 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_24', c_src/aes.c:235) [106]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_2', c_src/aes.c:235 on array 'RoundKey' [107]  (2.77 ns)

 <State 15>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_26', c_src/aes.c:237) [112]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_2', c_src/aes.c:237 on array 'RoundKey' [113]  (2.77 ns)

 <State 16>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_3', c_src/aes.c:235) [117]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_3', c_src/aes.c:235 on array 'RoundKey' [119]  (2.77 ns)

 <State 17>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_4', c_src/aes.c:214) on array 'sbox' [131]  (2.77 ns)
	'xor' operation ('xor_ln220', c_src/aes.c:220) [141]  (0.795 ns)
	'xor' operation ('xor_ln235_4', c_src/aes.c:235) [142]  (0.795 ns)

 <State 18>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_21', c_src/aes.c:215) on array 'sbox' [134]  (2.77 ns)
	'xor' operation ('xor_ln236_4', c_src/aes.c:236) [145]  (0.795 ns)
	'store' operation ('store_ln236', c_src/aes.c:236) of variable 'xor_ln236_4', c_src/aes.c:236 on array 'RoundKey' [147]  (2.77 ns)

 <State 19>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_34', c_src/aes.c:237) [149]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_4', c_src/aes.c:237 on array 'RoundKey' [150]  (2.77 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_36', c_src/aes.c:235) [155]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_5', c_src/aes.c:235 on array 'RoundKey' [156]  (2.77 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_38', c_src/aes.c:237) [161]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_5', c_src/aes.c:237 on array 'RoundKey' [162]  (2.77 ns)

 <State 22>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_6', c_src/aes.c:235) [166]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_6', c_src/aes.c:235 on array 'RoundKey' [168]  (2.77 ns)

 <State 23>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_6', c_src/aes.c:237) [172]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_6', c_src/aes.c:237 on array 'RoundKey' [174]  (2.77 ns)

 <State 24>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_7', c_src/aes.c:235) [178]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_7', c_src/aes.c:235 on array 'RoundKey' [180]  (2.77 ns)

 <State 25>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_7', c_src/aes.c:237) [184]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_7', c_src/aes.c:237 on array 'RoundKey' [186]  (2.77 ns)

 <State 26>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_8', c_src/aes.c:214) on array 'sbox' [192]  (2.77 ns)
	'xor' operation ('xor_ln235_8', c_src/aes.c:235) [203]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_8', c_src/aes.c:235 on array 'RoundKey' [205]  (2.77 ns)

 <State 27>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_26', c_src/aes.c:216) on array 'sbox' [198]  (2.77 ns)
	'xor' operation ('xor_ln237_8', c_src/aes.c:237) [209]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_8', c_src/aes.c:237 on array 'RoundKey' [211]  (2.77 ns)

 <State 28>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_9', c_src/aes.c:235) [215]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_9', c_src/aes.c:235 on array 'RoundKey' [217]  (2.77 ns)

 <State 29>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_9', c_src/aes.c:237) [221]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_9', c_src/aes.c:237 on array 'RoundKey' [223]  (2.77 ns)

 <State 30>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_10', c_src/aes.c:235) [227]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_10', c_src/aes.c:235 on array 'RoundKey' [229]  (2.77 ns)

 <State 31>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_10', c_src/aes.c:237) [233]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_10', c_src/aes.c:237 on array 'RoundKey' [235]  (2.77 ns)

 <State 32>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_11', c_src/aes.c:235) [239]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_11', c_src/aes.c:235 on array 'RoundKey' [241]  (2.77 ns)

 <State 33>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_12', c_src/aes.c:214) on array 'sbox' [253]  (2.77 ns)
	'xor' operation ('xor_ln220_1', c_src/aes.c:220) [263]  (0.795 ns)
	'xor' operation ('xor_ln235_12', c_src/aes.c:235) [264]  (0.795 ns)

 <State 34>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_29', c_src/aes.c:215) on array 'sbox' [256]  (2.77 ns)
	'xor' operation ('xor_ln236_12', c_src/aes.c:236) [267]  (0.795 ns)
	'store' operation ('store_ln236', c_src/aes.c:236) of variable 'xor_ln236_12', c_src/aes.c:236 on array 'RoundKey' [269]  (2.77 ns)

 <State 35>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_66', c_src/aes.c:237) [271]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_12', c_src/aes.c:237 on array 'RoundKey' [272]  (2.77 ns)

 <State 36>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_68', c_src/aes.c:235) [277]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_13', c_src/aes.c:235 on array 'RoundKey' [278]  (2.77 ns)

 <State 37>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_70', c_src/aes.c:237) [283]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_13', c_src/aes.c:237 on array 'RoundKey' [284]  (2.77 ns)

 <State 38>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_14', c_src/aes.c:235) [288]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_14', c_src/aes.c:235 on array 'RoundKey' [290]  (2.77 ns)

 <State 39>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_14', c_src/aes.c:237) [294]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_14', c_src/aes.c:237 on array 'RoundKey' [296]  (2.77 ns)

 <State 40>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_76', c_src/aes.c:235) [301]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_15', c_src/aes.c:235 on array 'RoundKey' [302]  (2.77 ns)

 <State 41>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_78', c_src/aes.c:237) [307]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_15', c_src/aes.c:237 on array 'RoundKey' [308]  (2.77 ns)

 <State 42>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_16', c_src/aes.c:214) on array 'sbox' [314]  (2.77 ns)
	'xor' operation ('xor_ln235_16', c_src/aes.c:235) [325]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_16', c_src/aes.c:235 on array 'RoundKey' [327]  (2.77 ns)

 <State 43>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_34', c_src/aes.c:216) on array 'sbox' [320]  (2.77 ns)
	'xor' operation ('xor_ln237_16', c_src/aes.c:237) [331]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_16', c_src/aes.c:237 on array 'RoundKey' [333]  (2.77 ns)

 <State 44>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_17', c_src/aes.c:235) [337]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_17', c_src/aes.c:235 on array 'RoundKey' [339]  (2.77 ns)

 <State 45>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_17', c_src/aes.c:237) [343]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_17', c_src/aes.c:237 on array 'RoundKey' [345]  (2.77 ns)

 <State 46>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_18', c_src/aes.c:235) [349]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_18', c_src/aes.c:235 on array 'RoundKey' [351]  (2.77 ns)

 <State 47>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_18', c_src/aes.c:237) [355]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_18', c_src/aes.c:237 on array 'RoundKey' [357]  (2.77 ns)

 <State 48>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_19', c_src/aes.c:235) [361]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_19', c_src/aes.c:235 on array 'RoundKey' [363]  (2.77 ns)

 <State 49>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_20', c_src/aes.c:214) on array 'sbox' [375]  (2.77 ns)
	'xor' operation ('xor_ln220_2', c_src/aes.c:220) [385]  (0.795 ns)
	'xor' operation ('xor_ln235_20', c_src/aes.c:235) [386]  (0.795 ns)

 <State 50>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_37', c_src/aes.c:215) on array 'sbox' [378]  (2.77 ns)
	'xor' operation ('xor_ln236_20', c_src/aes.c:236) [389]  (0.795 ns)
	'store' operation ('store_ln236', c_src/aes.c:236) of variable 'xor_ln236_20', c_src/aes.c:236 on array 'RoundKey' [391]  (2.77 ns)

 <State 51>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_98', c_src/aes.c:237) [393]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_20', c_src/aes.c:237 on array 'RoundKey' [394]  (2.77 ns)

 <State 52>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_100', c_src/aes.c:235) [399]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_21', c_src/aes.c:235 on array 'RoundKey' [400]  (2.77 ns)

 <State 53>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_102', c_src/aes.c:237) [405]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_21', c_src/aes.c:237 on array 'RoundKey' [406]  (2.77 ns)

 <State 54>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_22', c_src/aes.c:235) [410]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_22', c_src/aes.c:235 on array 'RoundKey' [412]  (2.77 ns)

 <State 55>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_22', c_src/aes.c:237) [416]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_22', c_src/aes.c:237 on array 'RoundKey' [418]  (2.77 ns)

 <State 56>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_23', c_src/aes.c:235) [422]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_23', c_src/aes.c:235 on array 'RoundKey' [424]  (2.77 ns)

 <State 57>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_23', c_src/aes.c:237) [428]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_23', c_src/aes.c:237 on array 'RoundKey' [430]  (2.77 ns)

 <State 58>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_24', c_src/aes.c:214) on array 'sbox' [436]  (2.77 ns)
	'xor' operation ('xor_ln235_24', c_src/aes.c:235) [447]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_24', c_src/aes.c:235 on array 'RoundKey' [449]  (2.77 ns)

 <State 59>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_41', c_src/aes.c:216) on array 'sbox' [442]  (2.77 ns)
	'xor' operation ('xor_ln237_24', c_src/aes.c:237) [453]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_24', c_src/aes.c:237 on array 'RoundKey' [455]  (2.77 ns)

 <State 60>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_25', c_src/aes.c:235) [459]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_25', c_src/aes.c:235 on array 'RoundKey' [461]  (2.77 ns)

 <State 61>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_25', c_src/aes.c:237) [465]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_25', c_src/aes.c:237 on array 'RoundKey' [467]  (2.77 ns)

 <State 62>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_26', c_src/aes.c:235) [471]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_26', c_src/aes.c:235 on array 'RoundKey' [473]  (2.77 ns)

 <State 63>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_26', c_src/aes.c:237) [477]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_26', c_src/aes.c:237 on array 'RoundKey' [479]  (2.77 ns)

 <State 64>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_27', c_src/aes.c:235) [483]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_27', c_src/aes.c:235 on array 'RoundKey' [485]  (2.77 ns)

 <State 65>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_28', c_src/aes.c:214) on array 'sbox' [497]  (2.77 ns)
	'xor' operation ('xor_ln220_3', c_src/aes.c:220) [507]  (0.795 ns)
	'xor' operation ('xor_ln235_28', c_src/aes.c:235) [508]  (0.795 ns)

 <State 66>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_43', c_src/aes.c:215) on array 'sbox' [500]  (2.77 ns)
	'xor' operation ('xor_ln236_28', c_src/aes.c:236) [511]  (0.795 ns)
	'store' operation ('store_ln236', c_src/aes.c:236) of variable 'xor_ln236_28', c_src/aes.c:236 on array 'RoundKey' [513]  (2.77 ns)

 <State 67>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_130', c_src/aes.c:237) [515]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_28', c_src/aes.c:237 on array 'RoundKey' [516]  (2.77 ns)

 <State 68>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_132', c_src/aes.c:235) [521]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_29', c_src/aes.c:235 on array 'RoundKey' [522]  (2.77 ns)

 <State 69>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_134', c_src/aes.c:237) [527]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_29', c_src/aes.c:237 on array 'RoundKey' [528]  (2.77 ns)

 <State 70>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_30', c_src/aes.c:235) [532]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_30', c_src/aes.c:235 on array 'RoundKey' [534]  (2.77 ns)

 <State 71>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_30', c_src/aes.c:237) [538]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_30', c_src/aes.c:237 on array 'RoundKey' [540]  (2.77 ns)

 <State 72>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_140', c_src/aes.c:235) [545]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_31', c_src/aes.c:235 on array 'RoundKey' [546]  (2.77 ns)

 <State 73>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_142', c_src/aes.c:237) [551]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_31', c_src/aes.c:237 on array 'RoundKey' [552]  (2.77 ns)

 <State 74>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_32', c_src/aes.c:214) on array 'sbox' [558]  (2.77 ns)
	'xor' operation ('xor_ln235_32', c_src/aes.c:235) [569]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_32', c_src/aes.c:235 on array 'RoundKey' [571]  (2.77 ns)

 <State 75>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_47', c_src/aes.c:216) on array 'sbox' [564]  (2.77 ns)
	'xor' operation ('xor_ln237_32', c_src/aes.c:237) [575]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_32', c_src/aes.c:237 on array 'RoundKey' [577]  (2.77 ns)

 <State 76>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_33', c_src/aes.c:235) [581]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_33', c_src/aes.c:235 on array 'RoundKey' [583]  (2.77 ns)

 <State 77>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_33', c_src/aes.c:237) [587]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_33', c_src/aes.c:237 on array 'RoundKey' [589]  (2.77 ns)

 <State 78>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_34', c_src/aes.c:235) [593]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_34', c_src/aes.c:235 on array 'RoundKey' [595]  (2.77 ns)

 <State 79>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln237_34', c_src/aes.c:237) [599]  (0.795 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_34', c_src/aes.c:237 on array 'RoundKey' [601]  (2.77 ns)

 <State 80>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln235_35', c_src/aes.c:235) [605]  (0.795 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_35', c_src/aes.c:235 on array 'RoundKey' [607]  (2.77 ns)

 <State 81>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_36', c_src/aes.c:214) on array 'sbox' [619]  (2.77 ns)
	'xor' operation ('xor_ln220_4', c_src/aes.c:220) [629]  (0.795 ns)
	'xor' operation ('xor_ln235_36', c_src/aes.c:235) [630]  (0.795 ns)

 <State 82>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_49', c_src/aes.c:215) on array 'sbox' [622]  (2.77 ns)
	'xor' operation ('xor_ln236_36', c_src/aes.c:236) [633]  (0.795 ns)
	'store' operation ('store_ln236', c_src/aes.c:236) of variable 'xor_ln236_36', c_src/aes.c:236 on array 'RoundKey' [635]  (2.77 ns)

 <State 83>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_162', c_src/aes.c:237) [637]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_36', c_src/aes.c:237 on array 'RoundKey' [638]  (2.77 ns)

 <State 84>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_164', c_src/aes.c:235) [643]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_37', c_src/aes.c:235 on array 'RoundKey' [644]  (2.77 ns)

 <State 85>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_166', c_src/aes.c:237) [649]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_37', c_src/aes.c:237 on array 'RoundKey' [650]  (2.77 ns)

 <State 86>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_168', c_src/aes.c:235) [655]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_38', c_src/aes.c:235 on array 'RoundKey' [656]  (2.77 ns)

 <State 87>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_170', c_src/aes.c:237) [661]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_38', c_src/aes.c:237 on array 'RoundKey' [662]  (2.77 ns)

 <State 88>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_172', c_src/aes.c:235) [667]  (0 ns)
	'store' operation ('store_ln235', c_src/aes.c:235) of variable 'xor_ln235_39', c_src/aes.c:235 on array 'RoundKey' [668]  (2.77 ns)

 <State 89>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_174', c_src/aes.c:237) [673]  (0 ns)
	'store' operation ('store_ln237', c_src/aes.c:237) of variable 'xor_ln237_39', c_src/aes.c:237 on array 'RoundKey' [674]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
