{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544429518053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544429518054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 16:11:57 2018 " "Processing started: Mon Dec 10 16:11:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544429518054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544429518054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544429518054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1544429518435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544429518500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544429518500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_b2b.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_b2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_b2b " "Found entity 1: spi_slave_b2b" {  } { { "spi_slave_b2b.v" "" { Text "E:/CPLD20181113/pycpld/top/spi_slave_b2b.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544429518505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544429518505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544429518511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544429518511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "E:/CPLD20181113/pycpld/top/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544429518513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544429518513 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "E:/CPLD20181113/pycpld/top/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1544429518516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "E:/CPLD20181113/pycpld/top/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544429518517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544429518516 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_tx_start top.v(141) " "Verilog HDL Implicit Net warning at top.v(141): created implicit net for \"led_tx_start\"" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544429518517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button_tx_start top.v(141) " "Verilog HDL Implicit Net warning at top.v(141): created implicit net for \"button_tx_start\"" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544429518517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544429518555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(105) " "Verilog HDL or VHDL warning at top.v(105): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544429518558 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(184) " "Verilog HDL Case Statement information at top.v(184): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 184 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1544429518559 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(231) " "Verilog HDL assignment warning at top.v(231): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518559 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_tx_start 0 top.v(141) " "Net \"led_tx_start\" at top.v(141) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1544429518561 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "button_tx_start 0 top.v(141) " "Net \"button_tx_start\" at top.v(141) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1544429518561 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "E:/CPLD20181113/pycpld/top/top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544429518574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518575 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518575 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518575 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518575 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518575 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518575 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518575 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518576 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518576 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518576 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518576 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518576 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544429518576 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544429518578 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544429518578 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544429518578 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544429518579 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544429518579 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "E:/CPLD20181113/pycpld/top/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544429518579 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "E:/CPLD20181113/pycpld/top/top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544429518587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "E:/CPLD20181113/pycpld/top/top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544429518594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_b2b spi_slave_b2b:spi_slave_b2b_instance " "Elaborating entity \"spi_slave_b2b\" for hierarchy \"spi_slave_b2b:spi_slave_b2b_instance\"" {  } { { "top.v" "spi_slave_b2b_instance" { Text "E:/CPLD20181113/pycpld/top/top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544429518602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ssel_startmessage spi_slave_b2b.v(40) " "Verilog HDL or VHDL warning at spi_slave_b2b.v(40): object \"ssel_startmessage\" assigned a value but never read" {  } { { "spi_slave_b2b.v" "" { Text "E:/CPLD20181113/pycpld/top/spi_slave_b2b.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544429518603 "|top|spi_slave_b2b:spi_slave_b2b_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ssel_endmessage spi_slave_b2b.v(41) " "Verilog HDL or VHDL warning at spi_slave_b2b.v(41): object \"ssel_endmessage\" assigned a value but never read" {  } { { "spi_slave_b2b.v" "" { Text "E:/CPLD20181113/pycpld/top/spi_slave_b2b.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544429518603 "|top|spi_slave_b2b:spi_slave_b2b_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_slave_b2b.v(145) " "Verilog HDL assignment warning at spi_slave_b2b.v(145): truncated value with size 32 to match size of target (8)" {  } { { "spi_slave_b2b.v" "" { Text "E:/CPLD20181113/pycpld/top/spi_slave_b2b.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518604 "|top|spi_slave_b2b:spi_slave_b2b_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_slave_b2b.v(148) " "Verilog HDL assignment warning at spi_slave_b2b.v(148): truncated value with size 32 to match size of target (8)" {  } { { "spi_slave_b2b.v" "" { Text "E:/CPLD20181113/pycpld/top/spi_slave_b2b.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544429518604 "|top|spi_slave_b2b:spi_slave_b2b_instance"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[2\] " "Bidir \"BusA\[2\]\" has no driver" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544429518888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[3\] " "Bidir \"BusA\[3\]\" has no driver" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544429518888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[4\] " "Bidir \"BusA\[4\]\" has no driver" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1544429518888 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1544429518888 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_sck_b2b spi_slave_b2b:spi_slave_b2b_instance\|sckr\[0\] " "Converted the fan-out from the tri-state buffer \"ss_sck_b2b\" to the node \"spi_slave_b2b:spi_slave_b2b_instance\|sckr\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 86 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1544429518890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_ssel_b2b spi_slave_b2b:spi_slave_b2b_instance\|sselr\[0\] " "Converted the fan-out from the tri-state buffer \"ss_ssel_b2b\" to the node \"spi_slave_b2b:spi_slave_b2b_instance\|sselr\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1544429518890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_mosi_b2b spi_slave_b2b:spi_slave_b2b_instance\|mosir\[0\] " "Converted the fan-out from the tri-state buffer \"ss_mosi_b2b\" to the node \"spi_slave_b2b:spi_slave_b2b_instance\|mosir\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "E:/CPLD20181113/pycpld/top/top.v" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1544429518890 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1544429518890 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_rx.v" "" { Text "E:/CPLD20181113/pycpld/top/uart_rx.v" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1544429518948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544429519006 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544429519006 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1544429519006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544429519006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544429519006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CPLD20181113/pycpld/top/top.map.smsg " "Generated suppressed messages file E:/CPLD20181113/pycpld/top/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1544429519069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544429519099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 16:11:59 2018 " "Processing ended: Mon Dec 10 16:11:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544429519099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544429519099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544429519099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544429519099 ""}
