verilog work "FullAdder.v"
verilog work "triState.v"
verilog work "RippleCarryAdder.v"
verilog work "Regsiter16.v"
verilog work "RegisterBit.v"
verilog work "decoder.v"
verilog work "RegisterBank.v"
verilog work "Register16_PC.v"
verilog work "Register16_MDB.v"
verilog work "InsDecoder.v"
verilog work "ALU_outer.v"
verilog work "Datapath.v"
verilog work "Controller.v"
verilog work "CPU.v"
verilog work "TestCPU.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
