#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri Feb 21 18:08:51 2025
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
E: Flow-0001: There are no design files, please add at least one.
File "H:/PANGO_EDA/my_project/first_try/led.v" has been added to project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Fri Feb 21 18:11:26 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/first_try/led.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/first_try/led.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/first_try/led.v(line number: 1)] Analyzing module led (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/first_try/led.v successfully.
I: Module "led" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.358s wall, 0.016s user + 0.000s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/first_try/led.v(line number: 1)] Elaborating module led
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Feb 21 18:11:28 2025
Action compile: Peak memory pool usage is 140 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Feb 21 18:11:28 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (210.2%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use

I/O ports: 2
GTP_INBUF                   1 use
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 1 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 2 of 296 (0.68%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'bot' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:2s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Fri Feb 21 18:11:30 2025
Action synthesize: Peak memory pool usage is 147 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Feb 21 18:11:30 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Flattening design 'led'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 0        | 64200         | 0                  
| LUT                   | 1        | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 134           | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 2        | 296           | 1                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 30            | 0                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'led' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Feb 21 18:11:33 2025
Action dev_map: Peak memory pool usage is 234 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Feb 21 18:11:35 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 6.
1st GP placement takes 2.38 sec.

Phase 1.2 Clock placement started.
Clock placement takes 0.08 sec.

Pre global placement takes 4.12 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 1.98 sec.

Wirelength after global placement is 7.
Global placement takes 1.98 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 1.95 sec.

Wirelength after post global placement is 7.
Post global placement takes 1.97 sec.

Phase 4 Legalization started.
The average distance in LP is 48.000000.
Wirelength after legalization is 13.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 13.
Phase 5.2 DP placement started.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 13.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 8.09 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 1.34 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.27 sec.
Total memory for routing:
	115.187312 M.
Total nets for routing : 6.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Global routing takes 0.03 sec.
Total 6 subnets.
    forward max bucket size 16 , backward 7.
        Unrouted nets 0 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
Detailed routing takes 0 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.05 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 7.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.14 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 0        | 4             | 0                  
| Use of CLMA              | 0        | 6450          | 0                  
|   FF                     | 0        | 38700         | 0                  
|   LUT                    | 0        | 25800         | 0                  
|   LUT-FF pairs           | 0        | 25800         | 0                  
| Use of CLMS              | 1        | 4250          | 1                  
|   FF                     | 0        | 25500         | 0                  
|   LUT                    | 1        | 17000         | 1                  
|   LUT-FF pairs           | 0        | 17000         | 0                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 134           | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 6672          | 0                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 2        | 296           | 1                  
|   IOBD                   | 0        | 64            | 0                  
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 0        | 56            | 0                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 2        | 400           | 1                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'led' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:14s)
Action pnr: Real time elapsed is 0h:0m:17s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:15s
Current time: Fri Feb 21 18:11:51 2025
Action pnr: Peak memory pool usage is 717 MB
Process "Place & Route" done.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'bot' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:03
File "H:/PANGO_EDA/my_project/first_try/first_try.lcf" has been added to project successfully.
Save Logical Constraint in file H:/PANGO_EDA/my_project/first_try/first_try.lcf success.


Process "Report Timing" started.
Current time: Fri Feb 21 18:26:53 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'bot' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Feb 21 18:27:00 2025
Action report_timing: Peak memory pool usage is 697 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Feb 21 18:27:00 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "H:/PANGO_EDA/my_project/first_try/generate_bitstream/led.sbit"
Generate programming file takes 3.343750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Feb 21 18:27:08 2025
Action gen_bit_stream: Peak memory pool usage is 598 MB
Process "Generate Bitstream" done.


Process "Compile" started.
Current time: Fri Feb 21 18:27:33 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/first_try/led.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/first_try/led.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/first_try/led.v(line number: 1)] Analyzing module led (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/first_try/led.v successfully.
I: Module "led" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.443s wall, 0.016s user + 0.000s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/first_try/led.v(line number: 1)] Elaborating module led
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Feb 21 18:27:36 2025
Action compile: Peak memory pool usage is 140 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Feb 21 18:27:36 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.016s user + 0.000s system = 0.016s CPU (871.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use

I/O ports: 2
GTP_INBUF                   1 use
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 1 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 2 of 296 (0.68%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'led' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to led_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'bot' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:2s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Feb 21 18:27:37 2025
Action synthesize: Peak memory pool usage is 147 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Feb 21 18:27:37 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Building architecture floorplan logic view.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 9)] | Port bot has been placed at location K18, whose type is share pin.
Flattening design 'led'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 0        | 64200         | 0                  
| LUT                   | 1        | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 134           | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 2        | 296           | 1                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 30            | 0                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'led' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:5s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Feb 21 18:27:41 2025
Action dev_map: Peak memory pool usage is 245 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Feb 21 18:27:41 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {bot} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 4)] | Port bot has been placed at location K18, whose type is share pin.
Executing : def_port {bot} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 183.
1st GP placement takes 2.45 sec.

Phase 1.2 Clock placement started.
Clock placement takes 0.08 sec.

Pre global placement takes 4.19 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst bot_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst led_obuf/opit_1 on IOL_19_374.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 2.06 sec.

Wirelength after global placement is 183.
Global placement takes 2.06 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 183.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 2.08 sec.

Wirelength after post global placement is 183.
Post global placement takes 2.08 sec.

Phase 4 Legalization started.
The average distance in LP is 65.000000.
Wirelength after legalization is 183.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 183.
Phase 5.2 DP placement started.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 183.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 8.34 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 1.47 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.27 sec.
Total memory for routing:
	115.187312 M.
Total nets for routing : 6.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 2 nets, it takes 0.02 sec.
Global routing takes 0.05 sec.
Total 8 subnets.
    forward max bucket size 8 , backward 4.
        Unrouted nets 0 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
Detailed routing takes 0 iterations
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.03 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used SRB routing arc is 18.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.33 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 1        | 6450          | 1                  
|   FF                     | 0        | 38700         | 0                  
|   LUT                    | 1        | 25800         | 1                  
|   LUT-FF pairs           | 0        | 25800         | 0                  
| Use of CLMS              | 0        | 4250          | 0                  
|   FF                     | 0        | 25500         | 0                  
|   LUT                    | 0        | 17000         | 0                  
|   LUT-FF pairs           | 0        | 17000         | 0                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 134           | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 6672          | 0                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 2        | 296           | 1                  
|   IOBD                   | 1        | 64            | 2                  
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 1        | 161           | 1                  
|   IOBS_TB                | 0        | 56            | 0                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 2        | 400           | 1                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'led' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:15s)
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Fri Feb 21 18:27:58 2025
Action pnr: Peak memory pool usage is 731 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Feb 21 18:28:24 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'bot' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Feb 21 18:28:31 2025
Action report_timing: Peak memory pool usage is 697 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Feb 21 18:28:31 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "H:/PANGO_EDA/my_project/first_try/generate_bitstream/led.sbit"
Generate programming file takes 3.421875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Feb 21 18:28:39 2025
Action gen_bit_stream: Peak memory pool usage is 598 MB
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
W: UiCommand-4212: Editor "UCE" is not running, can not exit it.
