{
	"route__net": 155,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 43,
	"route__wirelength__iter:1": 6974,
	"route__drc_errors__iter:2": 8,
	"route__wirelength__iter:2": 6964,
	"route__drc_errors__iter:3": 9,
	"route__wirelength__iter:3": 6971,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 6973,
	"route__drc_errors": 0,
	"route__wirelength": 6973,
	"route__vias": 844,
	"route__vias__singlecut": 844,
	"route__vias__multicut": 0,
	"design__io": 45,
	"design__die__area": 207200,
	"design__core__area": 191063,
	"design__instance__count": 963,
	"design__instance__area": 125835,
	"design__instance__count__stdcell": 962,
	"design__instance__area__stdcell": 2319.72,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 123515,
	"design__instance__utilization": 0.658604,
	"design__instance__utilization__stdcell": 0.0343419,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 470,
	"design__instance__count__class:tap_cell": 739,
	"design__instance__count__class:antenna_cell": 110,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 45,
	"design__instance__count__class:inverter": 25,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 24,
	"design__instance__count__class:multi_input_combinational_cell": 15,
	"flow__warnings__count": 25,
	"flow__errors__count": 0
}