###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-04.ucsd.edu)
#  Generated on:      Mon Mar 10 12:07:14 2025
#  Design:            ofifo
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[115]                                 (v) checked with  leading 
edge of 'clk'
Beginpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.819
= Slack Time                   -0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.160
     = Beginpoint Arrival Time       0.160
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | col_idx_5__fifo_instance/rd_ptr_reg_0_             | CP ^         |          |       |   0.160 |    0.142 | 
     | col_idx_5__fifo_instance/rd_ptr_reg_0_             | CP ^ -> Q ^  | DFD4     | 0.171 |   0.331 |    0.312 | 
     | col_idx_5__fifo_instance/FE_OCPC481_rd_ptr_0_      | I ^ -> ZN v  | INVD12   | 0.041 |   0.372 |    0.353 | 
     | col_idx_5__fifo_instance/FE_OCPC487_rd_ptr_0_      | I v -> ZN ^  | CKND12   | 0.067 |   0.438 |    0.420 | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | S ^ -> Z v   | MUX2D1   | 0.096 |   0.535 |    0.516 | 
     | ifo_mux_2_1b/U6                                    |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | B1 v -> ZN v | MOAI22D1 | 0.061 |   0.596 |    0.577 | 
     | ifo_mux_2_1e/FE_RC_689_0                           |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | B1 v -> ZN ^ | IND2D1   | 0.037 |   0.633 |    0.614 | 
     | ifo_mux_2_1g/FE_RC_1036_0                          |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | B ^ -> ZN v  | IOA21D2  | 0.039 |   0.672 |    0.653 | 
     | ifo_mux_2_1g/FE_RC_1035_0                          |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U | I1 v -> Z v  | MUX2D4   | 0.147 |   0.819 |    0.800 | 
     | 14                                                 |              |          |       |         |          | 
     |                                                    | out[115] v   |          | 0.000 |   0.819 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[120]                                 (^) checked with  leading 
edge of 'clk'
Beginpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.812
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.160
     = Beginpoint Arrival Time       0.160
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | col_idx_5__fifo_instance/rd_ptr_reg_0_             | CP ^         |          |       |   0.160 |    0.148 | 
     | col_idx_5__fifo_instance/rd_ptr_reg_0_             | CP ^ -> Q v  | DFD4     | 0.158 |   0.318 |    0.306 | 
     | col_idx_5__fifo_instance/FE_OCPC481_rd_ptr_0_      | I v -> ZN ^  | INVD12   | 0.051 |   0.369 |    0.357 | 
     | col_idx_5__fifo_instance/FE_OCPC487_rd_ptr_0_      | I ^ -> ZN v  | CKND12   | 0.065 |   0.435 |    0.423 | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | S v -> Z ^   | MUX2D1   | 0.097 |   0.532 |    0.520 | 
     | ifo_mux_2_1a/U11                                   |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | I0 ^ -> Z ^  | CKMUX2D1 | 0.076 |   0.607 |    0.595 | 
     | ifo_mux_2_1e/U11                                   |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | B1 ^ -> ZN v | IND2D1   | 0.050 |   0.657 |    0.645 | 
     | ifo_mux_2_1g/FE_RC_452_0                           |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | A2 v -> ZN ^ | CKND2D4  | 0.038 |   0.696 |    0.684 | 
     | ifo_mux_2_1g/FE_RC_450_0                           |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/F | B1 ^ -> Z ^  | AO22D4   | 0.110 |   0.806 |    0.794 | 
     | E_RC_901_0                                         |              |          |       |         |          | 
     |                                                    | out[120] ^   |          | 0.006 |   0.812 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[148]                                 (v) checked with  leading 
edge of 'clk'
Beginpoint: col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.810
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.161
     = Beginpoint Arrival Time       0.161
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | col_idx_6__fifo_instance/rd_ptr_reg_0_             | CP ^         |         |       |   0.161 |    0.151 | 
     | col_idx_6__fifo_instance/rd_ptr_reg_0_             | CP ^ -> Q ^  | DFD4    | 0.172 |   0.333 |    0.323 | 
     | col_idx_6__fifo_instance/FE_OFC282_rd_ptr_0_       | I ^ -> ZN v  | INVD12  | 0.036 |   0.369 |    0.359 | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/FE_OCPC356 | I v -> ZN ^  | CKND16  | 0.065 |   0.434 |    0.424 | 
     | _FE_OFN283_rd_ptr_0_                               |              |         |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | S ^ -> Z v   | MUX2D1  | 0.100 |   0.534 |    0.524 | 
     | ifo_mux_2_1d/U20                                   |              |         |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | I1 v -> Z v  | MUX2D2  | 0.085 |   0.619 |    0.609 | 
     | ifo_mux_2_1f/U17                                   |              |         |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.642 |    0.632 | 
     | ifo_mux_2_1g/FE_RC_1395_0                          |              |         |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | A1 ^ -> ZN v | CKND2D2 | 0.031 |   0.673 |    0.663 | 
     | ifo_mux_2_1g/FE_RC_1394_0                          |              |         |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/F | B1 v -> Z v  | AO22D4  | 0.137 |   0.810 |    0.800 | 
     | E_RC_1432_0                                        |              |         |       |         |          | 
     |                                                    | out[148] v   |         | 0.000 |   0.810 |    0.800 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[118]                                 (v) checked with  leading 
edge of 'clk'
Beginpoint: col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.810
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.160
     = Beginpoint Arrival Time       0.160
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | col_idx_5__fifo_instance/rd_ptr_reg_0_             | CP ^         |          |       |   0.160 |    0.150 | 
     | col_idx_5__fifo_instance/rd_ptr_reg_0_             | CP ^ -> Q ^  | DFD4     | 0.171 |   0.331 |    0.321 | 
     | col_idx_5__fifo_instance/FE_OCPC481_rd_ptr_0_      | I ^ -> ZN v  | INVD12   | 0.041 |   0.372 |    0.362 | 
     | col_idx_5__fifo_instance/FE_OCPC486_rd_ptr_0_      | I v -> ZN ^  | CKND16   | 0.051 |   0.423 |    0.413 | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | S ^ -> Z v   | MUX2D1   | 0.123 |   0.546 |    0.536 | 
     | ifo_mux_2_1b/U9                                    |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | I1 v -> Z v  | CKMUX2D1 | 0.070 |   0.616 |    0.606 | 
     | ifo_mux_2_1e/U9                                    |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | B1 v -> ZN ^ | IND2D1   | 0.029 |   0.644 |    0.634 | 
     | ifo_mux_2_1g/FE_RC_1186_0                          |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/f | B ^ -> ZN v  | IOA21D2  | 0.030 |   0.674 |    0.664 | 
     | ifo_mux_2_1g/FE_RC_1185_0                          |              |          |       |         |          | 
     | col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/F | B1 v -> Z v  | AO22D4   | 0.135 |   0.809 |    0.799 | 
     | E_RC_896_0                                         |              |          |       |         |          | 
     |                                                    | out[118] v   |          | 0.001 |   0.810 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[143]                                 (^) checked with  leading 
edge of 'clk'
Beginpoint: col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.810
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.161
     = Beginpoint Arrival Time       0.161
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | col_idx_6__fifo_instance/rd_ptr_reg_0_             | CP ^         |          |       |   0.161 |    0.151 | 
     | col_idx_6__fifo_instance/rd_ptr_reg_0_             | CP ^ -> Q v  | DFD4     | 0.159 |   0.320 |    0.310 | 
     | col_idx_6__fifo_instance/FE_OFC282_rd_ptr_0_       | I v -> ZN ^  | INVD12   | 0.044 |   0.364 |    0.354 | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/FE_OCPC356 | I ^ -> ZN v  | CKND16   | 0.059 |   0.423 |    0.413 | 
     | _FE_OFN283_rd_ptr_0_                               |              |          |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/f | S v -> Z ^   | MUX2D1   | 0.097 |   0.520 |    0.510 | 
     | ifo_mux_2_1a/U12                                   |              |          |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/f | I0 ^ -> Z ^  | MUX2D1   | 0.072 |   0.591 |    0.582 | 
     | ifo_mux_2_1e/U12                                   |              |          |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/f | I ^ -> ZN v  | CKND2    | 0.019 |   0.610 |    0.600 | 
     | ifo_mux_2_1g/FE_RC_927_0                           |              |          |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/f | A1 v -> ZN ^ | MOAI22D1 | 0.051 |   0.661 |    0.651 | 
     | ifo_mux_2_1g/FE_RC_926_0                           |              |          |       |         |          | 
     | col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U | I0 ^ -> Z ^  | MUX2D4   | 0.149 |   0.810 |    0.800 | 
     | 17                                                 |              |          |       |         |          | 
     |                                                    | out[143] ^   |          | 0.000 |   0.810 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------------+ 

