INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/ProjectImproved/Project/ImprovedRegisterBank/ImprovedRegisterBank.srcs/sources_1/new/Decoder_4_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_4_to_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/ProjectImproved/Project/ImprovedRegisterBank/ImprovedRegisterBank.srcs/sources_1/new/ImprovedRegisterBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ImprovedRegisterBank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/ProjectImproved/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/ProjectImproved/Project/ImprovedRegisterBank/ImprovedRegisterBank.srcs/sim_1/new/ImprovedRegisterBankSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ImproverRegisterBankSim
