daeaaef5ef3b ("drm/i915/icl: remove intel_dpll_is_combophy()")
a54270d3a917 ("drm/i915/icl: Refactor icl pll functions")
8ea59e673990 ("drm/i915/icl: Use helper functions to classify the ports")
cb6caf7e3993 ("drm/i915/icl: Refactor get_ddi_pll using helper func")
9f9d594d952a ("drm/i915: Fix ICL+ HDMI clock readout")
2b7edeb00852 ("drm/i915/icl: Add TBT checks for PLL calculations")
f0d759f038dc ("drm/i915: Mark expected switch fall-throughs")
9fc59bae0f4a ("drm/i915/icl: Fix MG PLL setup when refclk is 38.4MHz")
9378985eb05c ("drm/i915/icl: implement DVFS for ICL")
1fa11ee2d9d0 ("drm/i915/icl: start adding the TBT pll")
970888e7d130 ("drm/i915/icl: add icelake_get_ddi_pll()")
521370106d0d ("drm/i915: Change i915_gem_fault() to return vm_fault_t")
51c83cfaf963 ("drm/i915/icl: Get DDI clock for ICL based on PLLs.")
145ef0d17d57 ("drm/i915/icl: compute the MG PLL registers")
febafb93181e ("drm/i915/icl: compute the combo PHY (DPLL) HDMI registers")
c27e917e2bda ("drm/i915/icl: add basic support for the ICL clocks")
78b60ce7b96c ("drm/i915/icl: add definitions for the ICL PLL registers")
957d32feaf04 ("drm/i915/stolen: Deduce base of reserved portion as top-size on vlv")
0efb656147e0 ("drm/i915/stolen: Checkpatch cleansing")
f073d78eeb8e ("Merge tag 'drm-intel-next-2018-02-21' of git://anongit.freedesktop.org/drm/drm-intel into drm-next")
