# compile vhdl design source files
vhdl xil_defaultlib  "../../../factorise2.srcs/sim_1/new/factorise_tb.vhd"

# Do not sort compile order
nosort
