
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.60

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency counter_reg[0]$_SDFFE_PN0P_/CK ^
  -0.06 target latency counter_reg[5]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.42    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.03    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.64    0.01    0.09    0.15 v counter_reg[6]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net15 (net)
                  0.01    0.00    0.15 v _091_/A (XNOR2_X1)
     1    1.81    0.01    0.03    0.17 ^ _091_/ZN (XNOR2_X1)
                                         _039_ (net)
                  0.01    0.00    0.17 ^ _092_/B1 (AOI21_X1)
     1    1.23    0.01    0.01    0.19 v _092_/ZN (AOI21_X1)
                                         _007_ (net)
                  0.01    0.00    0.19 v counter_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.42    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.03    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.42    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    5.50    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X2)
     6   13.17    0.02    0.13    0.18 ^ counter_reg[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net10 (net)
                  0.02    0.00    0.18 ^ output10/A (BUF_X1)
     1    0.20    0.00    0.02    0.20 ^ output10/Z (BUF_X1)
                                         count[1] (net)
                  0.00    0.00    0.20 ^ count[1] (out)
                                  0.20   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.42    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    5.50    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X2)
     6   13.17    0.02    0.13    0.18 ^ counter_reg[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net10 (net)
                  0.02    0.00    0.18 ^ output10/A (BUF_X1)
     1    0.20    0.00    0.02    0.20 ^ output10/Z (BUF_X1)
                                         count[1] (net)
                  0.00    0.00    0.20 ^ count[1] (out)
                                  0.20   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.17032690346240997

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8579

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.552237510681152

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9083

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.18 ^ counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.22 ^ _084_/ZN (AND3_X1)
   0.04    0.26 v _085_/ZN (NAND4_X1)
   0.06    0.32 v _086_/Z (XOR2_X1)
   0.03    0.34 ^ _087_/ZN (AOI21_X1)
   0.00    0.34 ^ counter_reg[5]$_SDFFE_PN0P_/D (DFF_X1)
           0.34   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ counter_reg[5]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.03    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.34   data arrival time
---------------------------------------------------------
           0.68   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.15 v counter_reg[6]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.17 ^ _091_/ZN (XNOR2_X1)
   0.01    0.19 v _092_/ZN (AOI21_X1)
   0.00    0.19 v counter_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0569

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0564

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.2046

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5954

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
291.006843

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.03e-05   5.94e-06   7.69e-07   5.70e-05  41.8%
Combinational          1.83e-05   1.17e-05   1.70e-06   3.17e-05  23.2%
Clock                  2.95e-05   1.81e-05   9.17e-08   4.77e-05  34.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.81e-05   3.57e-05   2.56e-06   1.36e-04 100.0%
                          71.9%      26.2%       1.9%
