Rectnet: instantiated net with 21 neurons and 39 edges
,,,,,,,,,,,,,..........................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:38:39 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(60): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 60
Warning (10229): Verilog HDL Expression warning at top.v(76): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 76
Warning (10229): Verilog HDL Expression warning at top.v(92): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 92
Warning (10229): Verilog HDL Expression warning at top.v(115): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 115
Warning (10229): Verilog HDL Expression warning at top.v(131): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 131
Warning (10229): Verilog HDL Expression warning at top.v(168): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 168
Warning (10229): Verilog HDL Expression warning at top.v(191): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 191
Warning (10229): Verilog HDL Expression warning at top.v(207): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 207
Warning (10229): Verilog HDL Expression warning at top.v(223): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 223
Warning (10229): Verilog HDL Expression warning at top.v(253): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 253
Warning (10229): Verilog HDL Expression warning at top.v(269): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 269
Warning (10229): Verilog HDL Expression warning at top.v(285): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 285
Warning (10229): Verilog HDL Expression warning at top.v(322): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 322
Warning (10229): Verilog HDL Expression warning at top.v(345): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 345
Warning (10229): Verilog HDL Expression warning at top.v(361): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 361
Warning (10229): Verilog HDL Expression warning at top.v(391): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 391
Warning (10229): Verilog HDL Expression warning at top.v(414): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 414
Warning (10229): Verilog HDL Expression warning at top.v(430): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 430
Warning (10229): Verilog HDL Expression warning at top.v(453): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 453
Warning (10229): Verilog HDL Expression warning at top.v(469): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 469
Warning (10229): Verilog HDL Expression warning at top.v(499): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 499
Warning (10259): Verilog HDL error at top.v(593): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 593
Warning (10259): Verilog HDL error at top.v(595): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 595
Warning (10229): Verilog HDL Expression warning at top.v(616): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 616
Warning (10259): Verilog HDL error at top.v(620): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 620
Warning (10259): Verilog HDL error at top.v(621): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 621
Warning (10259): Verilog HDL error at top.v(632): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 632
Warning (10259): Verilog HDL error at top.v(633): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 633
Warning (10229): Verilog HDL Expression warning at top.v(649): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 649
Warning (10259): Verilog HDL error at top.v(653): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 653
Warning (10259): Verilog HDL error at top.v(654): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 654
Warning (10259): Verilog HDL error at top.v(666): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 666
Warning (10229): Verilog HDL Expression warning at top.v(682): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 682
Warning (10259): Verilog HDL error at top.v(686): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 686
Warning (10259): Verilog HDL error at top.v(687): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 687
Warning (10229): Verilog HDL Expression warning at top.v(721): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 721
Warning (10259): Verilog HDL error at top.v(725): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 725
Warning (10259): Verilog HDL error at top.v(726): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 726
Warning (10259): Verilog HDL error at top.v(738): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 738
Warning (10229): Verilog HDL Expression warning at top.v(754): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 754
Warning (10259): Verilog HDL error at top.v(758): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 758
Warning (10259): Verilog HDL error at top.v(759): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 759
Warning (10259): Verilog HDL error at top.v(770): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 770
Warning (10259): Verilog HDL error at top.v(771): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 771
Warning (10259): Verilog HDL error at top.v(773): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 773
Warning (10259): Verilog HDL error at top.v(774): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 774
Warning (10229): Verilog HDL Expression warning at top.v(805): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 805
Warning (10259): Verilog HDL error at top.v(809): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 809
Warning (10259): Verilog HDL error at top.v(810): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 810
Warning (10259): Verilog HDL error at top.v(823): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 823
Warning (10229): Verilog HDL Expression warning at top.v(844): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 844
Warning (10259): Verilog HDL error at top.v(848): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 848
Warning (10259): Verilog HDL error at top.v(849): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 849
Warning (10259): Verilog HDL error at top.v(860): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 860
Warning (10229): Verilog HDL Expression warning at top.v(877): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 877
Warning (10259): Verilog HDL error at top.v(881): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 881
Warning (10259): Verilog HDL error at top.v(882): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 882
Warning (10259): Verilog HDL error at top.v(893): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 893
Warning (10229): Verilog HDL Expression warning at top.v(910): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 910
Warning (10259): Verilog HDL error at top.v(914): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 914
Warning (10259): Verilog HDL error at top.v(915): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 915
Warning (10259): Verilog HDL error at top.v(926): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 926
Warning (10229): Verilog HDL Expression warning at top.v(955): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 955
Warning (10259): Verilog HDL error at top.v(959): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 959
Warning (10259): Verilog HDL error at top.v(960): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 960
Warning (10259): Verilog HDL error at top.v(972): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 972
Warning (10229): Verilog HDL Expression warning at top.v(988): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 988
Warning (10259): Verilog HDL error at top.v(992): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 992
Warning (10259): Verilog HDL error at top.v(993): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 993
Warning (10259): Verilog HDL error at top.v(1004): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1004
Warning (10259): Verilog HDL error at top.v(1005): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1005
Warning (10229): Verilog HDL Expression warning at top.v(1021): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1021
Warning (10259): Verilog HDL error at top.v(1025): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1025
Warning (10259): Verilog HDL error at top.v(1026): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1026
Warning (10259): Verilog HDL error at top.v(1041): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1041
Warning (10229): Verilog HDL Expression warning at top.v(1072): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1072
Warning (10259): Verilog HDL error at top.v(1076): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1076
Warning (10259): Verilog HDL error at top.v(1077): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1077
Warning (10259): Verilog HDL error at top.v(1089): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1089
Warning (10229): Verilog HDL Expression warning at top.v(1111): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1111
Warning (10259): Verilog HDL error at top.v(1115): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1115
Warning (10259): Verilog HDL error at top.v(1116): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1116
Warning (10259): Verilog HDL error at top.v(1127): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1127
Warning (10229): Verilog HDL Expression warning at top.v(1144): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1144
Warning (10259): Verilog HDL error at top.v(1148): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1148
Warning (10259): Verilog HDL error at top.v(1149): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1149
Warning (10259): Verilog HDL error at top.v(1162): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1162
Warning (10259): Verilog HDL error at top.v(1163): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1163
Warning (10229): Verilog HDL Expression warning at top.v(1189): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1189
Warning (10259): Verilog HDL error at top.v(1193): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1193
Warning (10259): Verilog HDL error at top.v(1194): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1194
Warning (10259): Verilog HDL error at top.v(1205): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1205
Warning (10259): Verilog HDL error at top.v(1207): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1207
Warning (10229): Verilog HDL Expression warning at top.v(1228): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1228
Warning (10259): Verilog HDL error at top.v(1232): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1232
Warning (10259): Verilog HDL error at top.v(1233): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1233
Warning (10259): Verilog HDL error at top.v(1244): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1244
Warning (10229): Verilog HDL Expression warning at top.v(1261): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1261
Warning (10259): Verilog HDL error at top.v(1265): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1265
Warning (10259): Verilog HDL error at top.v(1266): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1266
Warning (10259): Verilog HDL error at top.v(1277): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1277
Warning (10229): Verilog HDL Expression warning at top.v(1300): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1300
Warning (10259): Verilog HDL error at top.v(1304): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1304
Warning (10259): Verilog HDL error at top.v(1305): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1305
Warning (10259): Verilog HDL error at top.v(1317): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1317
Warning (10229): Verilog HDL Expression warning at top.v(1333): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1333
Warning (10259): Verilog HDL error at top.v(1337): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1337
Warning (10259): Verilog HDL error at top.v(1338): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1338
Warning (10259): Verilog HDL error at top.v(1349): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1349
Warning (10259): Verilog HDL error at top.v(1350): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1350
Warning (10229): Verilog HDL Expression warning at top.v(1378): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1378
Warning (10259): Verilog HDL error at top.v(1382): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1382
Warning (10259): Verilog HDL error at top.v(1383): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1383
Warning (10229): Verilog HDL Expression warning at top.v(1435): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1435
Warning (10229): Verilog HDL Expression warning at top.v(1436): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1436
Warning (10229): Verilog HDL Expression warning at top.v(1437): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1437
Warning (10229): Verilog HDL Expression warning at top.v(1438): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1438
Warning (10229): Verilog HDL Expression warning at top.v(1439): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1439
Warning (10229): Verilog HDL Expression warning at top.v(1440): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1440
Warning (10229): Verilog HDL Expression warning at top.v(1441): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1441
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(546): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 546
Warning (10230): Verilog HDL assignment warning at top.v(596): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 596
Warning (10230): Verilog HDL assignment warning at top.v(610): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 610
Warning (10230): Verilog HDL assignment warning at top.v(634): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 634
Warning (10230): Verilog HDL assignment warning at top.v(643): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 643
Warning (10230): Verilog HDL assignment warning at top.v(667): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 667
Warning (10230): Verilog HDL assignment warning at top.v(676): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 676
Warning (10230): Verilog HDL assignment warning at top.v(701): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 701
Warning (10230): Verilog HDL assignment warning at top.v(715): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 715
Warning (10230): Verilog HDL assignment warning at top.v(739): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 739
Warning (10230): Verilog HDL assignment warning at top.v(748): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 748
Warning (10230): Verilog HDL assignment warning at top.v(775): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 775
Warning (10230): Verilog HDL assignment warning at top.v(799): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 799
Warning (10230): Verilog HDL assignment warning at top.v(824): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 824
Warning (10230): Verilog HDL assignment warning at top.v(838): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 838
Warning (10230): Verilog HDL assignment warning at top.v(862): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 862
Warning (10230): Verilog HDL assignment warning at top.v(871): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 871
Warning (10230): Verilog HDL assignment warning at top.v(895): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 895
Warning (10230): Verilog HDL assignment warning at top.v(904): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 904
Warning (10230): Verilog HDL assignment warning at top.v(930): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 930
Warning (10230): Verilog HDL assignment warning at top.v(949): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 949
Warning (10230): Verilog HDL assignment warning at top.v(973): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 973
Warning (10230): Verilog HDL assignment warning at top.v(982): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 982
Warning (10230): Verilog HDL assignment warning at top.v(1006): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1006
Warning (10230): Verilog HDL assignment warning at top.v(1015): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1015
Warning (10230): Verilog HDL assignment warning at top.v(1042): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1042
Warning (10230): Verilog HDL assignment warning at top.v(1066): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1066
Warning (10230): Verilog HDL assignment warning at top.v(1089): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1089
Warning (10230): Verilog HDL assignment warning at top.v(1091): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1091
Warning (10230): Verilog HDL assignment warning at top.v(1105): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1105
Warning (10230): Verilog HDL assignment warning at top.v(1129): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1129
Warning (10230): Verilog HDL assignment warning at top.v(1138): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1138
Warning (10230): Verilog HDL assignment warning at top.v(1164): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1164
Warning (10230): Verilog HDL assignment warning at top.v(1183): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1183
Warning (10230): Verilog HDL assignment warning at top.v(1208): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1208
Warning (10230): Verilog HDL assignment warning at top.v(1222): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1222
Warning (10230): Verilog HDL assignment warning at top.v(1246): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1246
Warning (10230): Verilog HDL assignment warning at top.v(1255): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1255
Warning (10230): Verilog HDL assignment warning at top.v(1280): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1280
Warning (10230): Verilog HDL assignment warning at top.v(1294): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1294
Warning (10230): Verilog HDL assignment warning at top.v(1318): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1318
Warning (10230): Verilog HDL assignment warning at top.v(1327): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1327
Warning (10230): Verilog HDL assignment warning at top.v(1353): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1353
Warning (10230): Verilog HDL assignment warning at top.v(1372): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1372
Warning (10230): Verilog HDL assignment warning at top.v(1457): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1457
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 894 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 767 logic cells
    Info (21062): Implemented 60 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 230 warnings
    Info: Peak virtual memory: 1232 megabytes
    Info: Processing ended: Tue Apr 25 20:39:46 2017
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:02:20
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:40:04 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 248 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 208 registers into blocks of type DSP block
    Extra Info (176220): Created 96 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y23 to location X32_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (11888): Total time spent on timing analysis during the Fitter is 2.67 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:47
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1955 megabytes
    Info: Processing ended: Tue Apr 25 20:42:56 2017
    Info: Elapsed time: 00:02:52
    Info: Total CPU time (on all processors): 00:03:41
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:43:14 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1147 megabytes
    Info: Processing ended: Tue Apr 25 20:43:36 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:43:53 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.311            -612.624 clk50 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -683.351 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.112            -557.910 clk50 
Info (332146): Worst-case hold slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -668.458 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.046            -146.606 clk50 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -506.717 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.810
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.810             -87.919 clk50 
Info (332146): Worst-case hold slack is 0.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.130               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -532.305 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1339 megabytes
    Info: Processing ended: Tue Apr 25 20:44:44 2017
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:00:51
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:45:01 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Tue Apr 25 20:45:04 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
