// Seed: 4215850800
macromodule module_0 (
    input tri  id_0,
    input wor  id_1,
    input wand id_2,
    input tri0 id_3
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    input wand id_3,
    input uwire id_4,
    output uwire id_5
);
  assign id_2 = id_3;
  module_0(
      id_3, id_0, id_0, id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    output uwire id_2,
    input uwire id_3
);
  module_0(
      id_3, id_0, id_3, id_3
  );
endmodule
module module_3 (
    input wand id_0,
    output tri1 id_1,
    output wire id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri id_5,
    input wand id_6,
    input wire id_7,
    input wire id_8,
    input supply0 id_9,
    input wand id_10,
    input uwire id_11,
    output wand id_12,
    input tri0 id_13,
    input tri id_14,
    output tri0 id_15,
    output wor id_16,
    input uwire id_17,
    input supply1 id_18,
    input supply0 id_19,
    output wor id_20,
    input supply0 id_21,
    output uwire id_22,
    input tri0 id_23,
    output wire id_24,
    input tri0 id_25,
    input uwire id_26,
    input tri id_27,
    output tri0 id_28,
    input wire id_29,
    input wire id_30,
    input uwire id_31,
    input wor id_32,
    output tri0 id_33,
    input wand id_34,
    input wire id_35,
    input uwire id_36,
    input wand id_37,
    input wand id_38,
    input tri1 id_39,
    input supply1 id_40,
    input tri id_41,
    input tri0 id_42
);
  wire id_44;
  module_0(
      id_34, id_27, id_23, id_7
  );
  wire id_45;
  wire id_46;
endmodule
