VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml hello.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/srinivaas/vaman/vaman_exp/not_gate/build/hello_dummy.sdc --fix_clusters hello_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: hello

# Loading Architecture Description
# Loading Architecture Description took 0.30 seconds (max_rss 30.8 MiB, delta_rss +24.3 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 39.7 MiB, delta_rss +8.9 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 2 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 7
    .input    :       1
    .output   :       1
    BIDIR_CELL:       2
    F_FRAG    :       1
    GND       :       1
    VCC       :       1
  Nets  : 6
    Avg Fanout:     1.7
    Max Fanout:     3.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 16
  Timing Graph Edges: 17
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/home/srinivaas/vaman/vaman_exp/not_gate/build/hello_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: hello.net
Circuit placement file: hello.place
Circuit routing file: hello.route
Circuit SDC file: /home/srinivaas/vaman/vaman_exp/not_gate/build/hello_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'hello_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'hello.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.005728 seconds).
# Load Packing took 0.01 seconds (max_rss 40.1 MiB, delta_rss +0.4 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #3 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #4 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 4
Netlist num_blocks: 5
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 2.
Netlist PB-ASSP blocks: 0.
Netlist PB-LOGIC blocks: 1.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 5


Pb types usage...
  PB-SYN_GND    : 1
   GND          : 1
  PB-BIDIR      : 2
   BIDIR        : 2
    INPUT       : 1
     bidir      : 1
     inpad      : 1
    OUTPUT      : 1
     bidir      : 1
     outpad     : 1
  PB-LOGIC      : 1
   LOGIC        : 1
    FRAGS       : 1
     f_frag     : 1
  PB-SYN_VCC    : 1
   VCC          : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		2	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		1	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.00 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.00 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.06 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 40.3 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.45 seconds (max_rss 349.5 MiB, delta_rss +309.1 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 0.92 seconds (max_rss 350.9 MiB, delta_rss +310.6 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 15.61 seconds (max_rss 350.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 350.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 15.61 seconds (max_rss 350.9 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.49 seconds (max_rss 400.6 MiB, delta_rss +49.6 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading hello_constraints.place.

Successfully read hello_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 400.6 MiB, delta_rss +0.0 MiB)

There are 8 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 198

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.294414 td_cost: 1.77851e-08
Initial placement estimated Critical Path Delay (CPD): 39.1639 ns
Initial placement estimated setup Total Negative Slack (sTNS): -39.1639 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -39.1639 ns

Initial placement estimated setup slack histogram:
[ -3.9e-08: -3.9e-08) 1 (100.0%) |**************************************************
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 8
Warning 11: Starting t: 3 of 5 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 7.2e+00   1.329       0.30 1.7674e-08  33.230      -33.2  -33.230   0.125  0.0000   38.0     1.00         8  0.200
   2    0.0 6.9e+00   0.900       0.28 1.536e-08   39.052      -39.1  -39.052   0.625  0.1966   26.0     3.26        16  0.950
   3    0.0 6.5e+00   1.414       0.30 2.0177e-08  33.374      -33.4  -33.374   0.375  0.1751   30.8     2.35        24  0.950
   4    0.0 6.2e+00   0.825       0.27 1.6152e-08  43.075      -43.1  -43.075   0.250  0.1800   28.8     2.73        32  0.950
   5    0.0 5.9e+00   0.795       0.27 1.3863e-08  41.555      -41.6  -41.555   0.250  0.2663   23.4     3.77        40  0.950
   6    0.0 5.6e+00   0.950       0.29 1.8137e-08  40.947      -40.9  -40.947   0.500  0.1738   18.9     4.61        48  0.950
   7    0.0 5.3e+00   1.156       0.30 1.8716e-08  36.623      -36.6  -36.623   0.500  0.0924   20.1     4.39        56  0.950
   8    0.0 5.0e+00   1.165       0.30 1.9915e-08  37.079      -37.1  -37.079   0.625  0.1366   21.3     4.17        64  0.950
   9    0.0 4.8e+00   1.036       0.30 1.9194e-08  39.657      -39.7  -39.657   0.250  0.5754   25.2     3.42        72  0.950
  10    0.0 4.5e+00   0.924       0.34 2.7124e-08  51.663      -51.7  -51.663   0.250  0.0754   20.4     4.33        80  0.950
  11    0.0 4.3e+00   0.920       0.34 2.5764e-08  50.751      -50.8  -50.751   0.250  0.0172   16.5     5.06        88  0.950
  12    0.0 4.1e+00   1.000       0.34 2.5313e-08  46.692      -46.7  -46.692   0.000  0.0000   13.4     5.66        96  0.950
  13    0.0 3.9e+00   1.104       0.36 2.9185e-08  46.692      -46.7  -46.692   0.250  0.0131    7.5     6.77       104  0.950
  14    0.0 3.7e+00   0.791       0.31 2.0639e-08  50.220      -50.2  -50.220   0.625  0.0786    6.1     7.04       112  0.950
  15    0.0 3.5e+00   1.178       0.33 2.3336e-08  40.114      -40.1  -40.114   0.125  0.0000    7.2     6.83       120  0.950
  16    0.0 3.3e+00   0.990       0.32 2.376e-08   44.715      -44.7  -44.715   0.250  0.0258    4.9     7.26       128  0.950
  17    0.0 3.2e+00   0.960       0.31 2.1924e-08  44.626      -44.6  -44.626   0.875  0.0467    4.0     7.43       136  0.950
  18    0.0 2.9e+00   0.951       0.31 2.1223e-08  44.720      -44.7  -44.720   0.125  0.0000    5.7     7.11       144  0.900
  19    0.0 2.7e+00   0.984       0.30 2.0807e-08  42.602      -42.6  -42.602   0.375  0.0663    3.9     7.45       152  0.950
  20    0.0 2.6e+00   1.025       0.30 1.9994e-08  40.525      -40.5  -40.525   0.375  0.0632    3.7     7.49       160  0.950
  21    0.0 2.4e+00   0.991       0.29 1.8574e-08  40.309      -40.3  -40.309   0.250  0.0904    3.4     7.54       168  0.950
  22    0.0 2.3e+00   1.012       0.28 1.6949e-08  37.901      -37.9  -37.901   0.375  0.0208    2.8     7.66       176  0.950
  23    0.0 2.2e+00   1.115       0.29 1.9155e-08  37.604      -37.6  -37.604   0.375  0.0249    2.6     7.70       184  0.950
  24    0.0 2.1e+00   0.995       0.30 1.901e-08   40.661      -40.7  -40.661   0.375  0.0305    2.4     7.73       192  0.950
  25    0.0 2.0e+00   0.943       0.29 1.7785e-08  41.425      -41.4  -41.425   0.125  0.0000    2.3     7.76       200  0.950
  26    0.0 1.9e+00   1.003       0.29 1.8078e-08  39.164      -39.2  -39.164   0.250  0.0549    1.6     7.89       208  0.950
  27    0.0 1.8e+00   0.980       0.28 1.6591e-08  38.253      -38.3  -38.253   0.375  0.0191    1.3     7.95       216  0.950
  28    0.0 1.7e+00   1.036       0.28 1.6988e-08  37.398      -37.4  -37.398   0.500  0.0297    1.2     7.97       224  0.950
  29    0.0 1.6e+00   0.979       0.28 1.5978e-08  38.213      -38.2  -38.213   0.125  0.0000    1.2     7.95       232  0.950
  30    0.0 1.5e+00   1.079       0.29 1.8253e-08  37.357      -37.4  -37.357   0.375  0.0285    1.0     8.00       240  0.950
  31    0.0 1.5e+00   1.021       0.29 1.9487e-08  40.112      -40.1  -40.112   0.125  0.0000    1.0     8.00       248  0.950
  32    0.0 1.2e+00   1.007       0.30 1.9494e-08  40.866      -40.9  -40.866   0.250  0.0204    1.0     8.00       256  0.800
  33    0.0 1.1e+00   0.957       0.29 1.7628e-08  40.221      -40.2  -40.221   0.375  0.0183    1.0     8.00       264  0.950
  34    0.0 1.1e+00   1.007       0.28 1.7484e-08  38.417      -38.4  -38.417   0.250  0.0471    1.0     8.00       272  0.950
  35    0.0 1.0e+00   1.023       0.28 1.711e-08   37.901      -37.9  -37.901   0.250  0.0028    1.0     8.00       280  0.950
  36    0.0 9.6e-01   0.993       0.28 1.7345e-08  38.574      -38.6  -38.574   0.250  0.0232    1.0     8.00       288  0.950
  37    0.0 9.1e-01   1.010       0.28 1.7144e-08  38.259      -38.3  -38.259   0.250  0.0360    1.0     8.00       296  0.950
  38    0.0 8.6e-01   1.005       0.28 1.6534e-08  37.743      -37.7  -37.743   0.375  0.0449    1.0     8.00       304  0.950
  39    0.0 8.2e-01   0.984       0.28 1.7338e-08  39.302      -39.3  -39.302   0.125  0.0000    1.0     8.00       312  0.950
  40    0.0 6.6e-01   0.967       0.27 1.6427e-08  38.716      -38.7  -38.716   0.375  0.0252    1.0     8.00       320  0.800
  41    0.0 6.2e-01   0.955       0.27 1.584e-08   38.627      -38.6  -38.627   0.625  0.0450    1.0     8.00       328  0.950
  42    0.0 5.9e-01   1.044       0.27 1.5313e-08  35.593      -35.6  -35.593   0.125  0.0000    1.2     7.97       336  0.950
  43    0.0 5.6e-01   1.066       0.27 1.7259e-08  36.692      -36.7  -36.692   0.250  0.0374    1.0     8.00       344  0.950
  44    0.0 5.3e-01   0.943       0.27 1.4786e-08  37.902      -37.9  -37.902   0.250  0.0245    1.0     8.00       352  0.950
  45    0.0 5.1e-01   1.072       0.27 1.6067e-08  35.593      -35.6  -35.593   0.375  0.0244    1.0     8.00       360  0.950
  46    0.0 4.8e-01   1.034       0.28 1.7428e-08  37.743      -37.7  -37.743   0.375  0.0295    1.0     8.00       368  0.950
  47    0.0 4.6e-01   1.010       0.28 1.7938e-08  39.373      -39.4  -39.373   0.750  0.0426    1.0     8.00       376  0.950
  48    0.0 4.3e-01   0.998       0.29 1.8752e-08  40.565      -40.6  -40.565   0.375  0.0205    1.3     7.94       384  0.950
  49    0.0 4.1e-01   1.003       0.29 1.9279e-08  40.525      -40.5  -40.525   0.500  0.0442    1.2     7.96       392  0.950
  50    0.0 3.9e-01   1.035       0.30 2.1981e-08  42.161      -42.2  -42.161   0.375  0.0178    1.3     7.94       400  0.950
  51    0.0 3.7e-01   1.015       0.30 2.1825e-08  42.565      -42.6  -42.565   0.125  0.0000    1.2     7.96       408  0.950
  52    0.0 3.5e-01   0.983       0.30 2.0954e-08  43.204      -43.2  -43.204   0.375  0.0052    1.0     8.00       416  0.950
  53    0.0 3.4e-01   1.007       0.30 2.1304e-08  42.137      -42.1  -42.137   0.250  0.0208    1.0     8.00       424  0.950
  54    0.0 3.2e-01   1.023       0.30 2.1644e-08  42.161      -42.2  -42.161   0.250  0.0324    1.0     8.00       432  0.950
  55    0.0 3.0e-01   1.003       0.30 2.0841e-08  42.161      -42.2  -42.161   0.500  0.0269    1.0     8.00       440  0.950
  56    0.0 2.9e-01   0.971       0.29 1.8531e-08  40.947      -40.9  -40.947   0.250  0.0279    1.1     7.99       448  0.950
  57    0.0 2.7e-01   1.019       0.29 1.8521e-08  39.226      -39.2  -39.226   0.750  0.0225    1.0     8.00       456  0.950
  58    0.0 2.6e-01   1.031       0.30 2.034e-08   40.594      -40.6  -40.594   0.250  0.0315    1.3     7.94       464  0.950
  59    0.0 2.5e-01   0.967       0.29 1.8446e-08  40.947      -40.9  -40.947   0.125  0.0000    1.1     7.99       472  0.950
  60    0.0 2.3e-01   1.064       0.30 2.0466e-08  39.825      -39.8  -39.825   0.375  0.0358    1.0     8.00       480  0.950
  61    0.0 2.2e-01   1.012       0.30 2.1728e-08  42.725      -42.7  -42.725   0.250  0.0383    1.0     8.00       488  0.950
  62    0.0 2.1e-01   0.978       0.30 2.1642e-08  43.930      -43.9  -43.930   0.625  0.0193    1.0     8.00       496  0.950
  63    0.0 2.0e-01   0.977       0.30 2.1712e-08  43.930      -43.9  -43.930   0.125  0.0000    1.2     7.97       504  0.950
  64    0.0 1.9e-01   0.990       0.30 2.1586e-08  43.090      -43.1  -43.090   0.250  0.0078    1.0     8.00       512  0.950
  65    0.0 1.8e-01   0.989       0.30 2.1138e-08  43.204      -43.2  -43.204   0.375  0.0076    1.0     8.00       520  0.950
  66    0.0 1.7e-01   1.022       0.30 2.2378e-08  42.708      -42.7  -42.708   0.250  0.0011    1.0     8.00       528  0.950
  67    0.0 1.6e-01   0.915       0.29 1.9203e-08  43.884      -43.9  -43.884   0.750  0.0404    1.0     8.00       536  0.950
  68    0.0 1.6e-01   1.041       0.29 1.9146e-08  39.226      -39.2  -39.226   0.125  0.0000    1.3     7.94       544  0.950
  69    0.0 1.5e-01   1.002       0.30 1.895e-08   40.525      -40.5  -40.525   0.125  0.0000    1.0     8.00       552  0.950
  70    0.0 1.2e-01   0.975       0.29 1.8481e-08  40.329      -40.3  -40.329   0.375  0.0149    1.0     8.00       560  0.800
  71    0.0 1.1e-01   0.990       0.29 1.8873e-08  40.527      -40.5  -40.527   0.500  0.0050    1.0     8.00       568  0.950
  72    0.0 1.1e-01   1.012       0.29 1.9156e-08  40.309      -40.3  -40.309   0.375  0.0166    1.1     7.99       576  0.950
  73    0.0 1.0e-01   1.000       0.29 1.8446e-08  39.825      -39.8  -39.825   0.000  0.0000    1.0     8.00       584  0.950
  74    0.0 8.1e-02   1.016       0.29 1.9051e-08  39.825      -39.8  -39.825   0.375  0.0236    1.0     8.00       592  0.800
  75    0.0 7.7e-02   0.966       0.29 1.8063e-08  40.594      -40.6  -40.594   0.125  0.0000    1.0     8.00       600  0.950
  76    0.0 6.2e-02   1.029       0.29 1.9262e-08  39.442      -39.4  -39.442   0.125  0.0000    1.0     8.00       608  0.800
  77    0.0 4.9e-02   1.002       0.29 1.9155e-08  40.641      -40.6  -40.641   0.125  0.0000    1.0     8.00       616  0.800
  78    0.0 4.0e-02   0.971       0.29 1.8063e-08  40.534      -40.5  -40.534   0.125  0.0000    1.0     8.00       624  0.800
  79    0.0 3.2e-02   1.029       0.29 1.9221e-08  39.442      -39.4  -39.442   0.375  0.0352    1.0     8.00       632  0.800
  80    0.0 3.0e-02   1.024       0.29 1.8797e-08  39.226      -39.2  -39.226   0.250  0.0107    1.0     8.00       640  0.950
  81    0.0 2.9e-02   1.000       0.29 1.8446e-08  39.825      -39.8  -39.825   0.000  0.0000    1.0     8.00       648  0.950
  82    0.0 2.3e-02   1.000       0.29 1.8446e-08  39.825      -39.8  -39.825   0.000  0.0000    1.0     8.00       656  0.800
  83    0.0 1.8e-02   1.015       0.29 1.9148e-08  39.825      -39.8  -39.825   0.125  0.0000    1.0     8.00       664  0.800
  84    0.0 1.5e-02   1.005       0.29 1.895e-08   40.527      -40.5  -40.527   0.125  0.0000    1.0     8.00       672  0.800
  85    0.0 1.2e-02   1.010       0.29 1.9357e-08  40.329      -40.3  -40.329   0.250  0.0081    1.0     8.00       680  0.800
  86    0.0 1.1e-02   0.971       0.29 1.8531e-08  40.947      -40.9  -40.947   0.250  0.0279    1.0     8.00       688  0.950
  87    0.0 1.1e-02   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       696  0.950
  88    0.0 8.4e-03   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       704  0.800
  89    0.0 6.8e-03   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       712  0.800
  90    0.0 5.4e-03   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       720  0.800
  91    0.0 4.3e-03   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       728  0.800
  92    0.0 3.5e-03   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       736  0.800
  93    0.0 2.8e-03   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       744  0.800
  94    0.0 2.2e-03   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       752  0.800
  95    0.0 1.8e-03   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       760  0.800
  96    0.0 1.4e-03   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       768  0.800
  97    0.0 0.0e+00   1.000       0.29 1.7847e-08  39.226      -39.2  -39.226   0.000  0.0000    1.0     8.00       776  0.800
## Placement Quench took 0.00 seconds (max_rss 400.6 MiB)

BB estimate of min-dist (placement) wire length: 198

Completed placement consistency check successfully.

Swaps called: 781

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 39.2262 ns, Fmax: 25.4932 MHz
Placement estimated setup Worst Negative Slack (sWNS): -39.2262 ns
Placement estimated setup Total Negative Slack (sTNS): -39.2262 ns

Placement estimated setup slack histogram:
[ -3.9e-08: -3.9e-08) 1 (100.0%) |**************************************************
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.29124, td_cost: 1.78474e-08, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 2
  PB-LOGIC   implemented as TL-LOGIC  : 1
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 97
Placement total # of swap attempts: 781
	Swaps accepted: 214 (27.4 %)
	Swaps rejected:  49 ( 6.3 %)
	Swaps aborted : 518 (66.3 %)
Placement Quench timing analysis took 8.034e-06 seconds (5.257e-06 STA, 2.777e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000900362 seconds (0.00056431 STA, 0.000336052 slack) (99 full updates: 99 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 99 in 0.000128087 sec
Full Max Req/Worst Slack updates 45 in 1.7437e-05 sec
Incr Max Req/Worst Slack updates 54 in 1.4662e-05 sec
Incr Criticality updates 17 in 2.0711e-05 sec
Full Criticality updates 82 in 0.000107341 sec
# Placement took 0.49 seconds (max_rss 400.6 MiB, delta_rss +49.6 MiB)

Flow timing analysis took 0.000900362 seconds (0.00056431 STA, 0.000336052 slack) (99 full updates: 99 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 17.41 seconds (max_rss 400.6 MiB)
