<?xml version="1.0" encoding="UTF-8"?>
<module id="VPBE" HW_revision="1" XML_version="1" description="Video Processor Back End - top-level registers (spec version: 1.00.w.02a)">
	<register id="PCR" acronym="PCR" offset="0" width="32" description="Peripheral Control Register">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="CLKSEL" width="1" begin="1" end="1" resetval="0" description="Clock Select" range="-" rwaccess="RW">
			<bitenum id="FULL" value="0" token="FULL" description="Use Video Encoder Clock selected in SYSTEM module"/>
			<bitenum id="HALF" value="1" token="HALF" description="Use 1/2 Video Encoder Clock selected in SYSTEM module"/>
		</bitfield>
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="VPBE Enable" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
		</bitfield>
	</register>
	<register id="PID" acronym="PID" offset="4" width="32" description="Peripheral Revision and Class Information">
		<bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="TID" width="8" begin="23" end="16" resetval="1" description="Peripheral Identification     VPBE module" range="-" rwaccess="R">
         
         
      </bitfield>
		<bitfield id="CID" width="8" begin="15" end="8" resetval="4" description="Class Identification" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PREV" width="8" begin="7" end="0" resetval="2" description="Peripheral Revision Number     Initial Revision" range="-" rwaccess="R">
         
         
      </bitfield>
	</register>
</module>
