Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 30 20:10:05 2022
| Host         : DESKTOP-PT2MS6K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file task1_timing_summary_routed.rpt -pb task1_timing_summary_routed.pb -rpx task1_timing_summary_routed.rpx -warn_on_violation
| Design       : task1
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   83          
LUTAR-1    Warning           LUT drives async reset alert  4           
TIMING-20  Warning           Non-clocked latch             57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (369)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (223)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (369)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DISupc/BCD_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DISupc/BCD_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DISupc/BCD_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DISupc/BCD_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DIVIDER/DIV_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: DIVIDER/DIV_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DIVIDER/DIV_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DIVIDER/DIV_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dfreq/DFF1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dfreq/DFF2/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dfreq/DFF3/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dhour/DFF1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dhour/DFF2/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dhour/DFF3/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dmin/DFF1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dmin/DFF2/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dmin/DFF3/Q_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Dpause/DFF1/Q_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Dpause/DFF2/Q_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Dpause/DFF3/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dsec/DFF1/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dsec/DFF2/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Dsec/DFF3/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC1/BCD_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC1/BCD_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC1/BCD_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UPC1/carry_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC2/BCD_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC2/BCD_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC2/BCD_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UPC2/carry_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC3/BCD_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC3/BCD_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC3/BCD_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UPC3/carry_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC4/BCD_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC4/BCD_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UPC4/BCD_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UPC4/carry_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UPC56/HOUR_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UPC56/HOUR_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line70/carry_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (223)
--------------------------------------------------
 There are 223 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


