MERGE 0 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [] none
DISCARD 1 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 2 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [] none
DISCARD 3 [(5,10)] 0 [] [] [] [] [] [] none
MERGE 4 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [] none
DISCARD 5 [(7,2)] 0 [] [] [] [] [] [] none
MERGE 6 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [] none
DISCARD 7 [(7,4)] 0 [] [] [] [] [] [] none
MERGE 8 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [] none
DISCARD 9 [(7,6)] 0 [] [] [] [] [] [] none
MERGE 10 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [] none
DISCARD 11 [(7,8)] 0 [] [] [] [] [] [] none
MERGE 12 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [] none
DISCARD 13 [(7,10)] 0 [] [] [] [] [] [] none
MERGE 14 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [] none
DISCARD 15 [(9,2)] 0 [] [] [] [] [] [] none
MERGE 16 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [] none
DISCARD 17 [(9,4)] 0 [] [] [] [] [] [] none
INJECT_T 18 [(0,2)] D [] [] [] [] [] [] none
MERGE 19 [(0,2),(1,2),(2,2)] D [] [34,35,36,37] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 20 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 21 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 22 [(0,4)] D [] [] [] [] [] [] none
MERGE 23 [(2,4),(0,4),(1,4)] D [] [40,41,38,39] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 24 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 25 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 26 [(0,6)] D [] [] [] [] [] [] none
MERGE 27 [(1,6),(2,6),(0,6)] D [] [42,43,44,45] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 28 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 29 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 30 [(0,8)] D [] [] [] [] [] [] none
MERGE 31 [(0,8),(1,8),(2,8)] D [] [48,49,46,47] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 32 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 34 [(3,2),(2,2)] D [19] [] [] [] [((2,2),(3,2))] [34,35,36,37] CONDITIONAL_S
Y_MEAS 35 [(3,2)] HALF_D_PLUS_2 [19] [] [] [] [] [34,35,36,37] CONDITIONAL_S
IDLE 36 [(2,2)] HALF_D_PLUS_2 [19] [] [] [] [] [34,35,36,37] CONDITIONAL_S
DISCARD 37 [(3,2)] 0 [19] [] [] [] [] [34,35,36,37] CONDITIONAL_S
MERGE 38 [(2,4),(3,4)] D [23] [] [] [] [((2,4),(3,4))] [40,41,38,39] CONDITIONAL_S
Y_MEAS 39 [(3,4)] HALF_D_PLUS_2 [23] [] [] [] [] [40,41,38,39] CONDITIONAL_S
IDLE 40 [(2,4)] HALF_D_PLUS_2 [23] [] [] [] [] [40,41,38,39] CONDITIONAL_S
DISCARD 41 [(3,4)] 0 [23] [] [] [] [] [40,41,38,39] CONDITIONAL_S
MERGE 42 [(2,6),(3,6)] D [27] [] [] [] [((2,6),(3,6))] [42,43,44,45] CONDITIONAL_S
Y_MEAS 43 [(3,6)] HALF_D_PLUS_2 [27] [] [] [] [] [42,43,44,45] CONDITIONAL_S
IDLE 44 [(2,6)] HALF_D_PLUS_2 [27] [] [] [] [] [42,43,44,45] CONDITIONAL_S
DISCARD 45 [(3,6)] 0 [27] [] [] [] [] [42,43,44,45] CONDITIONAL_S
MERGE 46 [(3,8),(2,8)] D [31] [] [] [] [((2,8),(3,8))] [48,49,46,47] CONDITIONAL_S
Y_MEAS 47 [(3,8)] HALF_D_PLUS_2 [31] [] [] [] [] [48,49,46,47] CONDITIONAL_S
IDLE 48 [(2,8)] HALF_D_PLUS_2 [31] [] [] [] [] [48,49,46,47] CONDITIONAL_S
DISCARD 49 [(3,8)] 0 [31] [] [] [] [] [48,49,46,47] CONDITIONAL_S
INJECT_T 50 [(0,10)] D [] [] [] [] [] [] none
MERGE 51 [(2,10),(0,10),(1,10)] D [] [56,57,54,55] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 52 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 53 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 54 [(2,10),(3,10)] D [51] [] [] [] [((2,10),(3,10))] [56,57,54,55] CONDITIONAL_S
Y_MEAS 55 [(3,10)] HALF_D_PLUS_2 [51] [] [] [] [] [56,57,54,55] CONDITIONAL_S
IDLE 56 [(2,10)] HALF_D_PLUS_2 [51] [] [] [] [] [56,57,54,55] CONDITIONAL_S
DISCARD 57 [(3,10)] 0 [51] [] [] [] [] [56,57,54,55] CONDITIONAL_S
INJECT_T 58 [(0,10)] D [] [] [] [] [] [] none
MERGE 59 [(2,10),(0,10),(1,10)] D [] [64,65,62,63] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 60 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 61 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 62 [(2,10),(3,10)] D [59] [] [] [] [((2,10),(3,10))] [64,65,62,63] CONDITIONAL_S
Y_MEAS 63 [(3,10)] HALF_D_PLUS_2 [59] [] [] [] [] [64,65,62,63] CONDITIONAL_S
IDLE 64 [(2,10)] HALF_D_PLUS_2 [59] [] [] [] [] [64,65,62,63] CONDITIONAL_S
DISCARD 65 [(3,10)] 0 [59] [] [] [] [] [64,65,62,63] CONDITIONAL_S
MERGE 66 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [66,67,68,69] CONDITIONAL_S
Y_MEAS 67 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [66,67,68,69] CONDITIONAL_S
IDLE 68 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [66,67,68,69] CONDITIONAL_S
DISCARD 69 [(3,10)] 0 [] [] [] [] [] [66,67,68,69] CONDITIONAL_S
INJECT_T 70 [(0,10)] D [] [] [] [] [] [] none
MERGE 71 [(2,10),(0,10),(1,10)] D [] [74,75,76,77] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 72 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 73 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 74 [(2,10),(3,10)] D [71] [] [] [] [((2,10),(3,10))] [74,75,76,77] CONDITIONAL_S
Y_MEAS 75 [(3,10)] HALF_D_PLUS_2 [71] [] [] [] [] [74,75,76,77] CONDITIONAL_S
IDLE 76 [(2,10)] HALF_D_PLUS_2 [71] [] [] [] [] [74,75,76,77] CONDITIONAL_S
DISCARD 77 [(3,10)] 0 [71] [] [] [] [] [74,75,76,77] CONDITIONAL_S
INJECT_T 78 [(0,10)] D [] [] [] [] [] [] none
MERGE 79 [(2,10),(0,10),(1,10)] D [] [82,83,84,85] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 80 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 81 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 82 [(2,10),(3,10)] D [79] [] [] [] [((2,10),(3,10))] [82,83,84,85] CONDITIONAL_S
Y_MEAS 83 [(3,10)] HALF_D_PLUS_2 [79] [] [] [] [] [82,83,84,85] CONDITIONAL_S
IDLE 84 [(2,10)] HALF_D_PLUS_2 [79] [] [] [] [] [82,83,84,85] CONDITIONAL_S
DISCARD 85 [(3,10)] 0 [79] [] [] [] [] [82,83,84,85] CONDITIONAL_S
INJECT_T 86 [(0,10)] D [] [] [] [] [] [] none
MERGE 87 [(2,10),(0,10),(1,10)] D [] [90,91,92,93] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 88 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 89 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 90 [(2,10),(3,10)] D [87] [] [] [] [((2,10),(3,10))] [90,91,92,93] CONDITIONAL_S
Y_MEAS 91 [(3,10)] HALF_D_PLUS_2 [87] [] [] [] [] [90,91,92,93] CONDITIONAL_S
IDLE 92 [(2,10)] HALF_D_PLUS_2 [87] [] [] [] [] [90,91,92,93] CONDITIONAL_S
DISCARD 93 [(3,10)] 0 [87] [] [] [] [] [90,91,92,93] CONDITIONAL_S
INJECT_T 94 [(0,10)] D [] [] [] [] [] [] none
MERGE 95 [(2,10),(0,10),(1,10)] D [] [98,99,100,101] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 96 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 97 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 98 [(2,10),(3,10)] D [95] [] [] [] [((2,10),(3,10))] [98,99,100,101] CONDITIONAL_S
Y_MEAS 99 [(3,10)] HALF_D_PLUS_2 [95] [] [] [] [] [98,99,100,101] CONDITIONAL_S
IDLE 100 [(2,10)] HALF_D_PLUS_2 [95] [] [] [] [] [98,99,100,101] CONDITIONAL_S
DISCARD 101 [(3,10)] 0 [95] [] [] [] [] [98,99,100,101] CONDITIONAL_S
MERGE 102 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [104,105,102,103] CONDITIONAL_S
Y_MEAS 103 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [104,105,102,103] CONDITIONAL_S
IDLE 104 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [104,105,102,103] CONDITIONAL_S
DISCARD 105 [(3,10)] 0 [] [] [] [] [] [104,105,102,103] CONDITIONAL_S
INJECT_T 106 [(0,10)] D [] [] [] [] [] [] none
MERGE 107 [(2,10),(0,10),(1,10)] D [] [112,113,110,111] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 108 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 109 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 110 [(2,10),(3,10)] D [107] [] [] [] [((2,10),(3,10))] [112,113,110,111] CONDITIONAL_S
Y_MEAS 111 [(3,10)] HALF_D_PLUS_2 [107] [] [] [] [] [112,113,110,111] CONDITIONAL_S
IDLE 112 [(2,10)] HALF_D_PLUS_2 [107] [] [] [] [] [112,113,110,111] CONDITIONAL_S
DISCARD 113 [(3,10)] 0 [107] [] [] [] [] [112,113,110,111] CONDITIONAL_S
MERGE 114 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [114,115,116,117] CONDITIONAL_S
Y_MEAS 115 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [114,115,116,117] CONDITIONAL_S
IDLE 116 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [114,115,116,117] CONDITIONAL_S
DISCARD 117 [(3,10)] 0 [] [] [] [] [] [114,115,116,117] CONDITIONAL_S
INJECT_T 118 [(0,10)] D [] [] [] [] [] [] none
MERGE 119 [(2,10),(0,10),(1,10)] D [] [122,123,124,125] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 120 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 121 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 122 [(2,10),(3,10)] D [119] [] [] [] [((2,10),(3,10))] [122,123,124,125] CONDITIONAL_S
Y_MEAS 123 [(3,10)] HALF_D_PLUS_2 [119] [] [] [] [] [122,123,124,125] CONDITIONAL_S
IDLE 124 [(2,10)] HALF_D_PLUS_2 [119] [] [] [] [] [122,123,124,125] CONDITIONAL_S
DISCARD 125 [(3,10)] 0 [119] [] [] [] [] [122,123,124,125] CONDITIONAL_S
INJECT_T 126 [(0,10)] D [] [] [] [] [] [] none
MERGE 127 [(2,10),(0,10),(1,10)] D [] [130,131,132,133] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 128 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 129 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 130 [(2,10),(3,10)] D [127] [] [] [] [((2,10),(3,10))] [130,131,132,133] CONDITIONAL_S
Y_MEAS 131 [(3,10)] HALF_D_PLUS_2 [127] [] [] [] [] [130,131,132,133] CONDITIONAL_S
IDLE 132 [(2,10)] HALF_D_PLUS_2 [127] [] [] [] [] [130,131,132,133] CONDITIONAL_S
DISCARD 133 [(3,10)] 0 [127] [] [] [] [] [130,131,132,133] CONDITIONAL_S
MERGE 134 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [136,137,134,135] CONDITIONAL_S
Y_MEAS 135 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [136,137,134,135] CONDITIONAL_S
IDLE 136 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [136,137,134,135] CONDITIONAL_S
DISCARD 137 [(3,10)] 0 [] [] [] [] [] [136,137,134,135] CONDITIONAL_S
INJECT_T 138 [(0,10)] D [] [] [] [] [] [] none
MERGE 139 [(2,10),(0,10),(1,10)] D [] [144,145,142,143] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 140 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 141 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 142 [(2,10),(3,10)] D [139] [] [] [] [((2,10),(3,10))] [144,145,142,143] CONDITIONAL_S
Y_MEAS 143 [(3,10)] HALF_D_PLUS_2 [139] [] [] [] [] [144,145,142,143] CONDITIONAL_S
IDLE 144 [(2,10)] HALF_D_PLUS_2 [139] [] [] [] [] [144,145,142,143] CONDITIONAL_S
DISCARD 145 [(3,10)] 0 [139] [] [] [] [] [144,145,142,143] CONDITIONAL_S
MERGE 146 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [146,147,148,149] CONDITIONAL_S
Y_MEAS 147 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [146,147,148,149] CONDITIONAL_S
IDLE 148 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [146,147,148,149] CONDITIONAL_S
DISCARD 149 [(3,10)] 0 [] [] [] [] [] [146,147,148,149] CONDITIONAL_S
INJECT_T 150 [(0,10)] D [] [] [] [] [] [] none
MERGE 151 [(2,10),(0,10),(1,10)] D [] [154,155,156,157] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 152 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 153 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 154 [(2,10),(3,10)] D [151] [] [] [] [((2,10),(3,10))] [154,155,156,157] CONDITIONAL_S
Y_MEAS 155 [(3,10)] HALF_D_PLUS_2 [151] [] [] [] [] [154,155,156,157] CONDITIONAL_S
IDLE 156 [(2,10)] HALF_D_PLUS_2 [151] [] [] [] [] [154,155,156,157] CONDITIONAL_S
DISCARD 157 [(3,10)] 0 [151] [] [] [] [] [154,155,156,157] CONDITIONAL_S
INJECT_T 158 [(0,10)] D [] [] [] [] [] [] none
MERGE 159 [(2,10),(0,10),(1,10)] D [] [162,163,164,165] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 160 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 161 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 162 [(2,10),(3,10)] D [159] [] [] [] [((2,10),(3,10))] [162,163,164,165] CONDITIONAL_S
Y_MEAS 163 [(3,10)] HALF_D_PLUS_2 [159] [] [] [] [] [162,163,164,165] CONDITIONAL_S
IDLE 164 [(2,10)] HALF_D_PLUS_2 [159] [] [] [] [] [162,163,164,165] CONDITIONAL_S
DISCARD 165 [(3,10)] 0 [159] [] [] [] [] [162,163,164,165] CONDITIONAL_S
INJECT_T 166 [(0,10)] D [] [] [] [] [] [] none
MERGE 167 [(2,10),(0,10),(1,10)] D [] [170,171,172,173] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 168 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 169 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 170 [(2,10),(3,10)] D [167] [] [] [] [((2,10),(3,10))] [170,171,172,173] CONDITIONAL_S
Y_MEAS 171 [(3,10)] HALF_D_PLUS_2 [167] [] [] [] [] [170,171,172,173] CONDITIONAL_S
IDLE 172 [(2,10)] HALF_D_PLUS_2 [167] [] [] [] [] [170,171,172,173] CONDITIONAL_S
DISCARD 173 [(3,10)] 0 [167] [] [] [] [] [170,171,172,173] CONDITIONAL_S
MERGE 174 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [176,177,174,175] CONDITIONAL_S
Y_MEAS 175 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [176,177,174,175] CONDITIONAL_S
IDLE 176 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [176,177,174,175] CONDITIONAL_S
DISCARD 177 [(3,10)] 0 [] [] [] [] [] [176,177,174,175] CONDITIONAL_S
INJECT_T 178 [(0,10)] D [] [] [] [] [] [] none
MERGE 179 [(2,10),(0,10),(1,10)] D [] [184,185,182,183] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 180 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 181 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 182 [(2,10),(3,10)] D [179] [] [] [] [((2,10),(3,10))] [184,185,182,183] CONDITIONAL_S
Y_MEAS 183 [(3,10)] HALF_D_PLUS_2 [179] [] [] [] [] [184,185,182,183] CONDITIONAL_S
IDLE 184 [(2,10)] HALF_D_PLUS_2 [179] [] [] [] [] [184,185,182,183] CONDITIONAL_S
DISCARD 185 [(3,10)] 0 [179] [] [] [] [] [184,185,182,183] CONDITIONAL_S
MERGE 186 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [186,187,188,189] CONDITIONAL_S
Y_MEAS 187 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [186,187,188,189] CONDITIONAL_S
IDLE 188 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [186,187,188,189] CONDITIONAL_S
DISCARD 189 [(3,10)] 0 [] [] [] [] [] [186,187,188,189] CONDITIONAL_S
INJECT_T 190 [(0,10)] D [] [] [] [] [] [] none
MERGE 191 [(2,10),(0,10),(1,10)] D [] [194,195,196,197] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 192 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 193 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 194 [(2,10),(3,10)] D [191] [] [] [] [((2,10),(3,10))] [194,195,196,197] CONDITIONAL_S
Y_MEAS 195 [(3,10)] HALF_D_PLUS_2 [191] [] [] [] [] [194,195,196,197] CONDITIONAL_S
IDLE 196 [(2,10)] HALF_D_PLUS_2 [191] [] [] [] [] [194,195,196,197] CONDITIONAL_S
DISCARD 197 [(3,10)] 0 [191] [] [] [] [] [194,195,196,197] CONDITIONAL_S
INJECT_T 198 [(0,10)] D [] [] [] [] [] [] none
MERGE 199 [(2,10),(0,10),(1,10)] D [] [202,203,204,205] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 200 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 201 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 202 [(2,10),(3,10)] D [199] [] [] [] [((2,10),(3,10))] [202,203,204,205] CONDITIONAL_S
Y_MEAS 203 [(3,10)] HALF_D_PLUS_2 [199] [] [] [] [] [202,203,204,205] CONDITIONAL_S
IDLE 204 [(2,10)] HALF_D_PLUS_2 [199] [] [] [] [] [202,203,204,205] CONDITIONAL_S
DISCARD 205 [(3,10)] 0 [199] [] [] [] [] [202,203,204,205] CONDITIONAL_S
MERGE 206 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [208,209,206,207] CONDITIONAL_S
Y_MEAS 207 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [208,209,206,207] CONDITIONAL_S
IDLE 208 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [208,209,206,207] CONDITIONAL_S
DISCARD 209 [(3,10)] 0 [] [] [] [] [] [208,209,206,207] CONDITIONAL_S
INJECT_T 210 [(0,10)] D [] [] [] [] [] [] none
MERGE 211 [(2,10),(0,10),(1,10)] D [] [216,217,214,215] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 212 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 213 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 214 [(2,10),(3,10)] D [211] [] [] [] [((2,10),(3,10))] [216,217,214,215] CONDITIONAL_S
Y_MEAS 215 [(3,10)] HALF_D_PLUS_2 [211] [] [] [] [] [216,217,214,215] CONDITIONAL_S
IDLE 216 [(2,10)] HALF_D_PLUS_2 [211] [] [] [] [] [216,217,214,215] CONDITIONAL_S
DISCARD 217 [(3,10)] 0 [211] [] [] [] [] [216,217,214,215] CONDITIONAL_S
MERGE 218 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [218,219,220,221] CONDITIONAL_S
Y_MEAS 219 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [218,219,220,221] CONDITIONAL_S
IDLE 220 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [218,219,220,221] CONDITIONAL_S
DISCARD 221 [(3,10)] 0 [] [] [] [] [] [218,219,220,221] CONDITIONAL_S
INJECT_T 222 [(0,10)] D [] [] [] [] [] [] none
MERGE 223 [(2,10),(0,10),(1,10)] D [] [226,227,228,229] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 224 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 225 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 226 [(2,10),(3,10)] D [223] [] [] [] [((2,10),(3,10))] [226,227,228,229] CONDITIONAL_S
Y_MEAS 227 [(3,10)] HALF_D_PLUS_2 [223] [] [] [] [] [226,227,228,229] CONDITIONAL_S
IDLE 228 [(2,10)] HALF_D_PLUS_2 [223] [] [] [] [] [226,227,228,229] CONDITIONAL_S
DISCARD 229 [(3,10)] 0 [223] [] [] [] [] [226,227,228,229] CONDITIONAL_S
MERGE 230 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [232,233,230,231] CONDITIONAL_S
Y_MEAS 231 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [232,233,230,231] CONDITIONAL_S
IDLE 232 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [232,233,230,231] CONDITIONAL_S
DISCARD 233 [(3,10)] 0 [] [] [] [] [] [232,233,230,231] CONDITIONAL_S
INJECT_T 234 [(0,10)] D [] [] [] [] [] [] none
MERGE 235 [(2,10),(0,10),(1,10)] D [] [240,241,238,239] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 236 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 237 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 238 [(2,10),(3,10)] D [235] [] [] [] [((2,10),(3,10))] [240,241,238,239] CONDITIONAL_S
Y_MEAS 239 [(3,10)] HALF_D_PLUS_2 [235] [] [] [] [] [240,241,238,239] CONDITIONAL_S
IDLE 240 [(2,10)] HALF_D_PLUS_2 [235] [] [] [] [] [240,241,238,239] CONDITIONAL_S
DISCARD 241 [(3,10)] 0 [235] [] [] [] [] [240,241,238,239] CONDITIONAL_S
INJECT_T 242 [(0,10)] D [] [] [] [] [] [] none
MERGE 243 [(2,10),(0,10),(1,10)] D [] [248,249,246,247] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 244 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 245 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 246 [(2,10),(3,10)] D [243] [] [] [] [((2,10),(3,10))] [248,249,246,247] CONDITIONAL_S
Y_MEAS 247 [(3,10)] HALF_D_PLUS_2 [243] [] [] [] [] [248,249,246,247] CONDITIONAL_S
IDLE 248 [(2,10)] HALF_D_PLUS_2 [243] [] [] [] [] [248,249,246,247] CONDITIONAL_S
DISCARD 249 [(3,10)] 0 [243] [] [] [] [] [248,249,246,247] CONDITIONAL_S
MERGE 250 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [250,251,252,253] CONDITIONAL_S
Y_MEAS 251 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [250,251,252,253] CONDITIONAL_S
IDLE 252 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [250,251,252,253] CONDITIONAL_S
DISCARD 253 [(3,10)] 0 [] [] [] [] [] [250,251,252,253] CONDITIONAL_S
INJECT_T 254 [(0,10)] D [] [] [] [] [] [] none
MERGE 255 [(2,10),(0,10),(1,10)] D [] [258,259,260,261] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 256 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 257 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 258 [(2,10),(3,10)] D [255] [] [] [] [((2,10),(3,10))] [258,259,260,261] CONDITIONAL_S
Y_MEAS 259 [(3,10)] HALF_D_PLUS_2 [255] [] [] [] [] [258,259,260,261] CONDITIONAL_S
IDLE 260 [(2,10)] HALF_D_PLUS_2 [255] [] [] [] [] [258,259,260,261] CONDITIONAL_S
DISCARD 261 [(3,10)] 0 [255] [] [] [] [] [258,259,260,261] CONDITIONAL_S
MERGE 262 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [264,265,262,263] CONDITIONAL_S
Y_MEAS 263 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [264,265,262,263] CONDITIONAL_S
IDLE 264 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [264,265,262,263] CONDITIONAL_S
DISCARD 265 [(3,10)] 0 [] [] [] [] [] [264,265,262,263] CONDITIONAL_S
INJECT_T 266 [(0,10)] D [] [] [] [] [] [] none
MERGE 267 [(2,10),(0,10),(1,10)] D [] [272,273,270,271] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 268 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 269 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 270 [(2,10),(3,10)] D [267] [] [] [] [((2,10),(3,10))] [272,273,270,271] CONDITIONAL_S
Y_MEAS 271 [(3,10)] HALF_D_PLUS_2 [267] [] [] [] [] [272,273,270,271] CONDITIONAL_S
IDLE 272 [(2,10)] HALF_D_PLUS_2 [267] [] [] [] [] [272,273,270,271] CONDITIONAL_S
DISCARD 273 [(3,10)] 0 [267] [] [] [] [] [272,273,270,271] CONDITIONAL_S
INJECT_T 274 [(0,10)] D [] [] [] [] [] [] none
MERGE 275 [(2,10),(0,10),(1,10)] D [] [280,281,278,279] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 276 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 277 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 278 [(2,10),(3,10)] D [275] [] [] [] [((2,10),(3,10))] [280,281,278,279] CONDITIONAL_S
Y_MEAS 279 [(3,10)] HALF_D_PLUS_2 [275] [] [] [] [] [280,281,278,279] CONDITIONAL_S
IDLE 280 [(2,10)] HALF_D_PLUS_2 [275] [] [] [] [] [280,281,278,279] CONDITIONAL_S
DISCARD 281 [(3,10)] 0 [275] [] [] [] [] [280,281,278,279] CONDITIONAL_S
MERGE 282 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [282,283,284,285] CONDITIONAL_S
Y_MEAS 283 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [282,283,284,285] CONDITIONAL_S
IDLE 284 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [282,283,284,285] CONDITIONAL_S
DISCARD 285 [(3,10)] 0 [] [] [] [] [] [282,283,284,285] CONDITIONAL_S
INJECT_T 286 [(0,10)] D [] [] [] [] [] [] none
MERGE 287 [(2,10),(0,10),(1,10)] D [] [290,291,292,293] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 288 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 289 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 290 [(2,10),(3,10)] D [287] [] [] [] [((2,10),(3,10))] [290,291,292,293] CONDITIONAL_S
Y_MEAS 291 [(3,10)] HALF_D_PLUS_2 [287] [] [] [] [] [290,291,292,293] CONDITIONAL_S
IDLE 292 [(2,10)] HALF_D_PLUS_2 [287] [] [] [] [] [290,291,292,293] CONDITIONAL_S
DISCARD 293 [(3,10)] 0 [287] [] [] [] [] [290,291,292,293] CONDITIONAL_S
INJECT_T 294 [(0,10)] D [] [] [] [] [] [] none
MERGE 295 [(2,10),(0,10),(1,10)] D [] [298,299,300,301] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 296 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 297 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 298 [(2,10),(3,10)] D [295] [] [] [] [((2,10),(3,10))] [298,299,300,301] CONDITIONAL_S
Y_MEAS 299 [(3,10)] HALF_D_PLUS_2 [295] [] [] [] [] [298,299,300,301] CONDITIONAL_S
IDLE 300 [(2,10)] HALF_D_PLUS_2 [295] [] [] [] [] [298,299,300,301] CONDITIONAL_S
DISCARD 301 [(3,10)] 0 [295] [] [] [] [] [298,299,300,301] CONDITIONAL_S
MERGE 302 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [304,305,302,303] CONDITIONAL_S
Y_MEAS 303 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [304,305,302,303] CONDITIONAL_S
IDLE 304 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [304,305,302,303] CONDITIONAL_S
DISCARD 305 [(3,10)] 0 [] [] [] [] [] [304,305,302,303] CONDITIONAL_S
INJECT_T 306 [(0,10)] D [] [] [] [] [] [] none
MERGE 307 [(2,10),(0,10),(1,10)] D [] [312,313,310,311] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 308 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 309 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 310 [(2,10),(3,10)] D [307] [] [] [] [((2,10),(3,10))] [312,313,310,311] CONDITIONAL_S
Y_MEAS 311 [(3,10)] HALF_D_PLUS_2 [307] [] [] [] [] [312,313,310,311] CONDITIONAL_S
IDLE 312 [(2,10)] HALF_D_PLUS_2 [307] [] [] [] [] [312,313,310,311] CONDITIONAL_S
DISCARD 313 [(3,10)] 0 [307] [] [] [] [] [312,313,310,311] CONDITIONAL_S
MERGE 314 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [314,315,316,317] CONDITIONAL_S
Y_MEAS 315 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [314,315,316,317] CONDITIONAL_S
IDLE 316 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [314,315,316,317] CONDITIONAL_S
DISCARD 317 [(3,10)] 0 [] [] [] [] [] [314,315,316,317] CONDITIONAL_S
INJECT_T 318 [(0,10)] D [] [] [] [] [] [] none
MERGE 319 [(2,10),(0,10),(1,10)] D [] [322,323,324,325] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 320 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 321 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 322 [(2,10),(3,10)] D [319] [] [] [] [((2,10),(3,10))] [322,323,324,325] CONDITIONAL_S
Y_MEAS 323 [(3,10)] HALF_D_PLUS_2 [319] [] [] [] [] [322,323,324,325] CONDITIONAL_S
IDLE 324 [(2,10)] HALF_D_PLUS_2 [319] [] [] [] [] [322,323,324,325] CONDITIONAL_S
DISCARD 325 [(3,10)] 0 [319] [] [] [] [] [322,323,324,325] CONDITIONAL_S
MERGE 326 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [328,329,326,327] CONDITIONAL_S
Y_MEAS 327 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [328,329,326,327] CONDITIONAL_S
IDLE 328 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [328,329,326,327] CONDITIONAL_S
DISCARD 329 [(3,10)] 0 [] [] [] [] [] [328,329,326,327] CONDITIONAL_S
INJECT_T 330 [(0,10)] D [] [] [] [] [] [] none
MERGE 331 [(2,10),(0,10),(1,10)] D [] [336,337,334,335] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 332 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 333 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 334 [(2,10),(3,10)] D [331] [] [] [] [((2,10),(3,10))] [336,337,334,335] CONDITIONAL_S
Y_MEAS 335 [(3,10)] HALF_D_PLUS_2 [331] [] [] [] [] [336,337,334,335] CONDITIONAL_S
IDLE 336 [(2,10)] HALF_D_PLUS_2 [331] [] [] [] [] [336,337,334,335] CONDITIONAL_S
DISCARD 337 [(3,10)] 0 [331] [] [] [] [] [336,337,334,335] CONDITIONAL_S
MERGE 338 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [338,339,340,341] CONDITIONAL_S
Y_MEAS 339 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [338,339,340,341] CONDITIONAL_S
IDLE 340 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [338,339,340,341] CONDITIONAL_S
DISCARD 341 [(3,10)] 0 [] [] [] [] [] [338,339,340,341] CONDITIONAL_S
INJECT_T 342 [(0,10)] D [] [] [] [] [] [] none
MERGE 343 [(2,10),(0,10),(1,10)] D [] [346,347,348,349] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 344 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 345 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 346 [(2,10),(3,10)] D [343] [] [] [] [((2,10),(3,10))] [346,347,348,349] CONDITIONAL_S
Y_MEAS 347 [(3,10)] HALF_D_PLUS_2 [343] [] [] [] [] [346,347,348,349] CONDITIONAL_S
IDLE 348 [(2,10)] HALF_D_PLUS_2 [343] [] [] [] [] [346,347,348,349] CONDITIONAL_S
DISCARD 349 [(3,10)] 0 [343] [] [] [] [] [346,347,348,349] CONDITIONAL_S
INJECT_T 350 [(0,10)] D [] [] [] [] [] [] none
MERGE 351 [(2,10),(0,10),(1,10)] D [] [354,355,356,357] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 352 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 353 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 354 [(2,10),(3,10)] D [351] [] [] [] [((2,10),(3,10))] [354,355,356,357] CONDITIONAL_S
Y_MEAS 355 [(3,10)] HALF_D_PLUS_2 [351] [] [] [] [] [354,355,356,357] CONDITIONAL_S
IDLE 356 [(2,10)] HALF_D_PLUS_2 [351] [] [] [] [] [354,355,356,357] CONDITIONAL_S
DISCARD 357 [(3,10)] 0 [351] [] [] [] [] [354,355,356,357] CONDITIONAL_S
INJECT_T 358 [(0,10)] D [] [] [] [] [] [] none
MERGE 359 [(2,10),(0,10),(1,10)] D [] [362,363,364,365] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 360 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 361 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 362 [(2,10),(3,10)] D [359] [] [] [] [((2,10),(3,10))] [362,363,364,365] CONDITIONAL_S
Y_MEAS 363 [(3,10)] HALF_D_PLUS_2 [359] [] [] [] [] [362,363,364,365] CONDITIONAL_S
IDLE 364 [(2,10)] HALF_D_PLUS_2 [359] [] [] [] [] [362,363,364,365] CONDITIONAL_S
DISCARD 365 [(3,10)] 0 [359] [] [] [] [] [362,363,364,365] CONDITIONAL_S
MERGE 366 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [368,369,366,367] CONDITIONAL_S
Y_MEAS 367 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [368,369,366,367] CONDITIONAL_S
IDLE 368 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [368,369,366,367] CONDITIONAL_S
DISCARD 369 [(3,10)] 0 [] [] [] [] [] [368,369,366,367] CONDITIONAL_S
INJECT_T 370 [(0,10)] D [] [] [] [] [] [] none
MERGE 371 [(2,10),(0,10),(1,10)] D [] [376,377,374,375] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 372 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 373 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 374 [(2,10),(3,10)] D [371] [] [] [] [((2,10),(3,10))] [376,377,374,375] CONDITIONAL_S
Y_MEAS 375 [(3,10)] HALF_D_PLUS_2 [371] [] [] [] [] [376,377,374,375] CONDITIONAL_S
IDLE 376 [(2,10)] HALF_D_PLUS_2 [371] [] [] [] [] [376,377,374,375] CONDITIONAL_S
DISCARD 377 [(3,10)] 0 [371] [] [] [] [] [376,377,374,375] CONDITIONAL_S
MERGE 378 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [378,379,380,381] CONDITIONAL_S
Y_MEAS 379 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [378,379,380,381] CONDITIONAL_S
IDLE 380 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [378,379,380,381] CONDITIONAL_S
DISCARD 381 [(3,10)] 0 [] [] [] [] [] [378,379,380,381] CONDITIONAL_S
INJECT_T 382 [(0,10)] D [] [] [] [] [] [] none
MERGE 383 [(2,10),(0,10),(1,10)] D [] [386,387,388,389] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 384 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 385 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 386 [(2,10),(3,10)] D [383] [] [] [] [((2,10),(3,10))] [386,387,388,389] CONDITIONAL_S
Y_MEAS 387 [(3,10)] HALF_D_PLUS_2 [383] [] [] [] [] [386,387,388,389] CONDITIONAL_S
IDLE 388 [(2,10)] HALF_D_PLUS_2 [383] [] [] [] [] [386,387,388,389] CONDITIONAL_S
DISCARD 389 [(3,10)] 0 [383] [] [] [] [] [386,387,388,389] CONDITIONAL_S
MERGE 390 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [392,393,390,391] CONDITIONAL_S
Y_MEAS 391 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [392,393,390,391] CONDITIONAL_S
IDLE 392 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [392,393,390,391] CONDITIONAL_S
DISCARD 393 [(3,10)] 0 [] [] [] [] [] [392,393,390,391] CONDITIONAL_S
INJECT_T 394 [(0,10)] D [] [] [] [] [] [] none
MERGE 395 [(2,10),(0,10),(1,10)] D [] [400,401,398,399] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 396 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 397 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 398 [(2,10),(3,10)] D [395] [] [] [] [((2,10),(3,10))] [400,401,398,399] CONDITIONAL_S
Y_MEAS 399 [(3,10)] HALF_D_PLUS_2 [395] [] [] [] [] [400,401,398,399] CONDITIONAL_S
IDLE 400 [(2,10)] HALF_D_PLUS_2 [395] [] [] [] [] [400,401,398,399] CONDITIONAL_S
DISCARD 401 [(3,10)] 0 [395] [] [] [] [] [400,401,398,399] CONDITIONAL_S
MERGE 402 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [402,403,404,405] CONDITIONAL_S
Y_MEAS 403 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [402,403,404,405] CONDITIONAL_S
IDLE 404 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [402,403,404,405] CONDITIONAL_S
DISCARD 405 [(3,10)] 0 [] [] [] [] [] [402,403,404,405] CONDITIONAL_S
INJECT_T 406 [(0,10)] D [] [] [] [] [] [] none
MERGE 407 [(2,10),(0,10),(1,10)] D [] [410,411,412,413] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 408 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 409 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 410 [(2,10),(3,10)] D [407] [] [] [] [((2,10),(3,10))] [410,411,412,413] CONDITIONAL_S
Y_MEAS 411 [(3,10)] HALF_D_PLUS_2 [407] [] [] [] [] [410,411,412,413] CONDITIONAL_S
IDLE 412 [(2,10)] HALF_D_PLUS_2 [407] [] [] [] [] [410,411,412,413] CONDITIONAL_S
DISCARD 413 [(3,10)] 0 [407] [] [] [] [] [410,411,412,413] CONDITIONAL_S
MERGE 414 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [416,417,414,415] CONDITIONAL_S
Y_MEAS 415 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [416,417,414,415] CONDITIONAL_S
IDLE 416 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [416,417,414,415] CONDITIONAL_S
DISCARD 417 [(3,10)] 0 [] [] [] [] [] [416,417,414,415] CONDITIONAL_S
INJECT_T 418 [(0,10)] D [] [] [] [] [] [] none
MERGE 419 [(2,10),(0,10),(1,10)] D [] [424,425,422,423] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 420 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 421 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 422 [(2,10),(3,10)] D [419] [] [] [] [((2,10),(3,10))] [424,425,422,423] CONDITIONAL_S
Y_MEAS 423 [(3,10)] HALF_D_PLUS_2 [419] [] [] [] [] [424,425,422,423] CONDITIONAL_S
IDLE 424 [(2,10)] HALF_D_PLUS_2 [419] [] [] [] [] [424,425,422,423] CONDITIONAL_S
DISCARD 425 [(3,10)] 0 [419] [] [] [] [] [424,425,422,423] CONDITIONAL_S
MERGE 426 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [426,427,428,429] CONDITIONAL_S
Y_MEAS 427 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [426,427,428,429] CONDITIONAL_S
IDLE 428 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [426,427,428,429] CONDITIONAL_S
DISCARD 429 [(3,10)] 0 [] [] [] [] [] [426,427,428,429] CONDITIONAL_S
INJECT_T 430 [(0,10)] D [] [] [] [] [] [] none
MERGE 431 [(2,10),(0,10),(1,10)] D [] [434,435,436,437] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 432 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 433 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 434 [(2,10),(3,10)] D [431] [] [] [] [((2,10),(3,10))] [434,435,436,437] CONDITIONAL_S
Y_MEAS 435 [(3,10)] HALF_D_PLUS_2 [431] [] [] [] [] [434,435,436,437] CONDITIONAL_S
IDLE 436 [(2,10)] HALF_D_PLUS_2 [431] [] [] [] [] [434,435,436,437] CONDITIONAL_S
DISCARD 437 [(3,10)] 0 [431] [] [] [] [] [434,435,436,437] CONDITIONAL_S
INJECT_T 438 [(0,10)] D [] [] [] [] [] [] none
MERGE 439 [(2,10),(0,10),(1,10)] D [] [442,443,444,445] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 440 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 441 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 442 [(2,10),(3,10)] D [439] [] [] [] [((2,10),(3,10))] [442,443,444,445] CONDITIONAL_S
Y_MEAS 443 [(3,10)] HALF_D_PLUS_2 [439] [] [] [] [] [442,443,444,445] CONDITIONAL_S
IDLE 444 [(2,10)] HALF_D_PLUS_2 [439] [] [] [] [] [442,443,444,445] CONDITIONAL_S
DISCARD 445 [(3,10)] 0 [439] [] [] [] [] [442,443,444,445] CONDITIONAL_S
INJECT_T 446 [(0,10)] D [] [] [] [] [] [] none
MERGE 447 [(2,10),(0,10),(1,10)] D [] [450,451,452,453] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 448 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 449 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 450 [(2,10),(3,10)] D [447] [] [] [] [((2,10),(3,10))] [450,451,452,453] CONDITIONAL_S
Y_MEAS 451 [(3,10)] HALF_D_PLUS_2 [447] [] [] [] [] [450,451,452,453] CONDITIONAL_S
IDLE 452 [(2,10)] HALF_D_PLUS_2 [447] [] [] [] [] [450,451,452,453] CONDITIONAL_S
DISCARD 453 [(3,10)] 0 [447] [] [] [] [] [450,451,452,453] CONDITIONAL_S
INJECT_T 454 [(0,10)] D [] [] [] [] [] [] none
MERGE 455 [(2,10),(0,10),(1,10)] D [] [458,459,460,461] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 456 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 457 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 458 [(2,10),(3,10)] D [455] [] [] [] [((2,10),(3,10))] [458,459,460,461] CONDITIONAL_S
Y_MEAS 459 [(3,10)] HALF_D_PLUS_2 [455] [] [] [] [] [458,459,460,461] CONDITIONAL_S
IDLE 460 [(2,10)] HALF_D_PLUS_2 [455] [] [] [] [] [458,459,460,461] CONDITIONAL_S
DISCARD 461 [(3,10)] 0 [455] [] [] [] [] [458,459,460,461] CONDITIONAL_S
MERGE 462 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [464,465,462,463] CONDITIONAL_S
Y_MEAS 463 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [464,465,462,463] CONDITIONAL_S
IDLE 464 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [464,465,462,463] CONDITIONAL_S
DISCARD 465 [(3,10)] 0 [] [] [] [] [] [464,465,462,463] CONDITIONAL_S
INJECT_T 466 [(0,10)] D [] [] [] [] [] [] none
MERGE 467 [(2,10),(0,10),(1,10)] D [] [472,473,470,471] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 468 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 469 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 470 [(2,10),(3,10)] D [467] [] [] [] [((2,10),(3,10))] [472,473,470,471] CONDITIONAL_S
Y_MEAS 471 [(3,10)] HALF_D_PLUS_2 [467] [] [] [] [] [472,473,470,471] CONDITIONAL_S
IDLE 472 [(2,10)] HALF_D_PLUS_2 [467] [] [] [] [] [472,473,470,471] CONDITIONAL_S
DISCARD 473 [(3,10)] 0 [467] [] [] [] [] [472,473,470,471] CONDITIONAL_S
INJECT_T 474 [(0,10)] D [] [] [] [] [] [] none
MERGE 475 [(2,10),(0,10),(1,10)] D [] [480,481,478,479] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 476 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 477 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 478 [(2,10),(3,10)] D [475] [] [] [] [((2,10),(3,10))] [480,481,478,479] CONDITIONAL_S
Y_MEAS 479 [(3,10)] HALF_D_PLUS_2 [475] [] [] [] [] [480,481,478,479] CONDITIONAL_S
IDLE 480 [(2,10)] HALF_D_PLUS_2 [475] [] [] [] [] [480,481,478,479] CONDITIONAL_S
DISCARD 481 [(3,10)] 0 [475] [] [] [] [] [480,481,478,479] CONDITIONAL_S
MERGE 482 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [482,483,484,485] CONDITIONAL_S
Y_MEAS 483 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [482,483,484,485] CONDITIONAL_S
IDLE 484 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [482,483,484,485] CONDITIONAL_S
DISCARD 485 [(3,10)] 0 [] [] [] [] [] [482,483,484,485] CONDITIONAL_S
INJECT_T 486 [(0,10)] D [] [] [] [] [] [] none
MERGE 487 [(2,10),(0,10),(1,10)] D [] [490,491,492,493] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 488 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 489 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 490 [(2,10),(3,10)] D [487] [] [] [] [((2,10),(3,10))] [490,491,492,493] CONDITIONAL_S
Y_MEAS 491 [(3,10)] HALF_D_PLUS_2 [487] [] [] [] [] [490,491,492,493] CONDITIONAL_S
IDLE 492 [(2,10)] HALF_D_PLUS_2 [487] [] [] [] [] [490,491,492,493] CONDITIONAL_S
DISCARD 493 [(3,10)] 0 [487] [] [] [] [] [490,491,492,493] CONDITIONAL_S
MERGE 494 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [496,497,494,495] CONDITIONAL_S
Y_MEAS 495 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [496,497,494,495] CONDITIONAL_S
IDLE 496 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [496,497,494,495] CONDITIONAL_S
DISCARD 497 [(3,10)] 0 [] [] [] [] [] [496,497,494,495] CONDITIONAL_S
INJECT_T 498 [(0,10)] D [] [] [] [] [] [] none
MERGE 499 [(2,10),(0,10),(1,10)] D [] [504,505,502,503] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 500 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 501 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 502 [(2,10),(3,10)] D [499] [] [] [] [((2,10),(3,10))] [504,505,502,503] CONDITIONAL_S
Y_MEAS 503 [(3,10)] HALF_D_PLUS_2 [499] [] [] [] [] [504,505,502,503] CONDITIONAL_S
IDLE 504 [(2,10)] HALF_D_PLUS_2 [499] [] [] [] [] [504,505,502,503] CONDITIONAL_S
DISCARD 505 [(3,10)] 0 [499] [] [] [] [] [504,505,502,503] CONDITIONAL_S
INJECT_T 506 [(0,10)] D [] [] [] [] [] [] none
MERGE 507 [(2,10),(0,10),(1,10)] D [] [512,513,510,511] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 508 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 509 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 510 [(2,10),(3,10)] D [507] [] [] [] [((2,10),(3,10))] [512,513,510,511] CONDITIONAL_S
Y_MEAS 511 [(3,10)] HALF_D_PLUS_2 [507] [] [] [] [] [512,513,510,511] CONDITIONAL_S
IDLE 512 [(2,10)] HALF_D_PLUS_2 [507] [] [] [] [] [512,513,510,511] CONDITIONAL_S
DISCARD 513 [(3,10)] 0 [507] [] [] [] [] [512,513,510,511] CONDITIONAL_S
MERGE 514 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [514,515,516,517] CONDITIONAL_S
Y_MEAS 515 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [514,515,516,517] CONDITIONAL_S
IDLE 516 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [514,515,516,517] CONDITIONAL_S
DISCARD 517 [(3,10)] 0 [] [] [] [] [] [514,515,516,517] CONDITIONAL_S
INJECT_T 518 [(0,10)] D [] [] [] [] [] [] none
MERGE 519 [(2,10),(0,10),(1,10)] D [] [522,523,524,525] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 520 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 521 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 522 [(2,10),(3,10)] D [519] [] [] [] [((2,10),(3,10))] [522,523,524,525] CONDITIONAL_S
Y_MEAS 523 [(3,10)] HALF_D_PLUS_2 [519] [] [] [] [] [522,523,524,525] CONDITIONAL_S
IDLE 524 [(2,10)] HALF_D_PLUS_2 [519] [] [] [] [] [522,523,524,525] CONDITIONAL_S
DISCARD 525 [(3,10)] 0 [519] [] [] [] [] [522,523,524,525] CONDITIONAL_S
MERGE 526 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [528,529,526,527] CONDITIONAL_S
Y_MEAS 527 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [528,529,526,527] CONDITIONAL_S
IDLE 528 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [528,529,526,527] CONDITIONAL_S
DISCARD 529 [(3,10)] 0 [] [] [] [] [] [528,529,526,527] CONDITIONAL_S
INJECT_T 530 [(0,10)] D [] [] [] [] [] [] none
MERGE 531 [(2,10),(0,10),(1,10)] D [] [536,537,534,535] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 532 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 533 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 534 [(2,10),(3,10)] D [531] [] [] [] [((2,10),(3,10))] [536,537,534,535] CONDITIONAL_S
Y_MEAS 535 [(3,10)] HALF_D_PLUS_2 [531] [] [] [] [] [536,537,534,535] CONDITIONAL_S
IDLE 536 [(2,10)] HALF_D_PLUS_2 [531] [] [] [] [] [536,537,534,535] CONDITIONAL_S
DISCARD 537 [(3,10)] 0 [531] [] [] [] [] [536,537,534,535] CONDITIONAL_S
MERGE 538 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [538,539,540,541] CONDITIONAL_S
Y_MEAS 539 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [538,539,540,541] CONDITIONAL_S
IDLE 540 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [538,539,540,541] CONDITIONAL_S
DISCARD 541 [(3,10)] 0 [] [] [] [] [] [538,539,540,541] CONDITIONAL_S
INJECT_T 542 [(0,10)] D [] [] [] [] [] [] none
MERGE 543 [(2,10),(0,10),(1,10)] D [] [546,547,548,549] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 544 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 545 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 546 [(2,10),(3,10)] D [543] [] [] [] [((2,10),(3,10))] [546,547,548,549] CONDITIONAL_S
Y_MEAS 547 [(3,10)] HALF_D_PLUS_2 [543] [] [] [] [] [546,547,548,549] CONDITIONAL_S
IDLE 548 [(2,10)] HALF_D_PLUS_2 [543] [] [] [] [] [546,547,548,549] CONDITIONAL_S
DISCARD 549 [(3,10)] 0 [543] [] [] [] [] [546,547,548,549] CONDITIONAL_S
INJECT_T 550 [(0,10)] D [] [] [] [] [] [] none
MERGE 551 [(2,10),(0,10),(1,10)] D [] [554,555,556,557] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 552 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 553 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 554 [(2,10),(3,10)] D [551] [] [] [] [((2,10),(3,10))] [554,555,556,557] CONDITIONAL_S
Y_MEAS 555 [(3,10)] HALF_D_PLUS_2 [551] [] [] [] [] [554,555,556,557] CONDITIONAL_S
IDLE 556 [(2,10)] HALF_D_PLUS_2 [551] [] [] [] [] [554,555,556,557] CONDITIONAL_S
DISCARD 557 [(3,10)] 0 [551] [] [] [] [] [554,555,556,557] CONDITIONAL_S
INJECT_T 558 [(0,10)] D [] [] [] [] [] [] none
MERGE 559 [(2,10),(0,10),(1,10)] D [] [562,563,564,565] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 560 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 561 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 562 [(2,10),(3,10)] D [559] [] [] [] [((2,10),(3,10))] [562,563,564,565] CONDITIONAL_S
Y_MEAS 563 [(3,10)] HALF_D_PLUS_2 [559] [] [] [] [] [562,563,564,565] CONDITIONAL_S
IDLE 564 [(2,10)] HALF_D_PLUS_2 [559] [] [] [] [] [562,563,564,565] CONDITIONAL_S
DISCARD 565 [(3,10)] 0 [559] [] [] [] [] [562,563,564,565] CONDITIONAL_S
MERGE 566 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [568,569,566,567] CONDITIONAL_S
Y_MEAS 567 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [568,569,566,567] CONDITIONAL_S
IDLE 568 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [568,569,566,567] CONDITIONAL_S
DISCARD 569 [(3,10)] 0 [] [] [] [] [] [568,569,566,567] CONDITIONAL_S
INJECT_T 570 [(0,10)] D [] [] [] [] [] [] none
MERGE 571 [(2,10),(0,10),(1,10)] D [] [576,577,574,575] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 572 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 573 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 574 [(2,10),(3,10)] D [571] [] [] [] [((2,10),(3,10))] [576,577,574,575] CONDITIONAL_S
Y_MEAS 575 [(3,10)] HALF_D_PLUS_2 [571] [] [] [] [] [576,577,574,575] CONDITIONAL_S
IDLE 576 [(2,10)] HALF_D_PLUS_2 [571] [] [] [] [] [576,577,574,575] CONDITIONAL_S
DISCARD 577 [(3,10)] 0 [571] [] [] [] [] [576,577,574,575] CONDITIONAL_S
MERGE 578 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [578,579,580,581] CONDITIONAL_S
Y_MEAS 579 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [578,579,580,581] CONDITIONAL_S
IDLE 580 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [578,579,580,581] CONDITIONAL_S
DISCARD 581 [(3,10)] 0 [] [] [] [] [] [578,579,580,581] CONDITIONAL_S
INJECT_T 582 [(0,10)] D [] [] [] [] [] [] none
MERGE 583 [(2,10),(0,10),(1,10)] D [] [586,587,588,589] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 584 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 585 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 586 [(2,10),(3,10)] D [583] [] [] [] [((2,10),(3,10))] [586,587,588,589] CONDITIONAL_S
Y_MEAS 587 [(3,10)] HALF_D_PLUS_2 [583] [] [] [] [] [586,587,588,589] CONDITIONAL_S
IDLE 588 [(2,10)] HALF_D_PLUS_2 [583] [] [] [] [] [586,587,588,589] CONDITIONAL_S
DISCARD 589 [(3,10)] 0 [583] [] [] [] [] [586,587,588,589] CONDITIONAL_S
MERGE 590 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [592,593,590,591] CONDITIONAL_S
Y_MEAS 591 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [592,593,590,591] CONDITIONAL_S
IDLE 592 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [592,593,590,591] CONDITIONAL_S
DISCARD 593 [(3,10)] 0 [] [] [] [] [] [592,593,590,591] CONDITIONAL_S
INJECT_T 594 [(0,10)] D [] [] [] [] [] [] none
MERGE 595 [(2,10),(0,10),(1,10)] D [] [600,601,598,599] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 596 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 597 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 598 [(2,10),(3,10)] D [595] [] [] [] [((2,10),(3,10))] [600,601,598,599] CONDITIONAL_S
Y_MEAS 599 [(3,10)] HALF_D_PLUS_2 [595] [] [] [] [] [600,601,598,599] CONDITIONAL_S
IDLE 600 [(2,10)] HALF_D_PLUS_2 [595] [] [] [] [] [600,601,598,599] CONDITIONAL_S
DISCARD 601 [(3,10)] 0 [595] [] [] [] [] [600,601,598,599] CONDITIONAL_S
INJECT_T 602 [(0,10)] D [] [] [] [] [] [] none
MERGE 603 [(2,10),(0,10),(1,10)] D [] [608,609,606,607] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 604 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 605 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 606 [(2,10),(3,10)] D [603] [] [] [] [((2,10),(3,10))] [608,609,606,607] CONDITIONAL_S
Y_MEAS 607 [(3,10)] HALF_D_PLUS_2 [603] [] [] [] [] [608,609,606,607] CONDITIONAL_S
IDLE 608 [(2,10)] HALF_D_PLUS_2 [603] [] [] [] [] [608,609,606,607] CONDITIONAL_S
DISCARD 609 [(3,10)] 0 [603] [] [] [] [] [608,609,606,607] CONDITIONAL_S
MERGE 610 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [610,611,612,613] CONDITIONAL_S
Y_MEAS 611 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [610,611,612,613] CONDITIONAL_S
IDLE 612 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [610,611,612,613] CONDITIONAL_S
DISCARD 613 [(3,10)] 0 [] [] [] [] [] [610,611,612,613] CONDITIONAL_S
INJECT_T 614 [(0,10)] D [] [] [] [] [] [] none
MERGE 615 [(2,10),(0,10),(1,10)] D [] [618,619,620,621] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 616 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 617 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 618 [(2,10),(3,10)] D [615] [] [] [] [((2,10),(3,10))] [618,619,620,621] CONDITIONAL_S
Y_MEAS 619 [(3,10)] HALF_D_PLUS_2 [615] [] [] [] [] [618,619,620,621] CONDITIONAL_S
IDLE 620 [(2,10)] HALF_D_PLUS_2 [615] [] [] [] [] [618,619,620,621] CONDITIONAL_S
DISCARD 621 [(3,10)] 0 [615] [] [] [] [] [618,619,620,621] CONDITIONAL_S
MERGE 622 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [624,625,622,623] CONDITIONAL_S
Y_MEAS 623 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [624,625,622,623] CONDITIONAL_S
IDLE 624 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [624,625,622,623] CONDITIONAL_S
DISCARD 625 [(3,10)] 0 [] [] [] [] [] [624,625,622,623] CONDITIONAL_S
INJECT_T 626 [(0,10)] D [] [] [] [] [] [] none
MERGE 627 [(2,10),(0,10),(1,10)] D [] [632,633,630,631] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 628 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 629 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 630 [(2,10),(3,10)] D [627] [] [] [] [((2,10),(3,10))] [632,633,630,631] CONDITIONAL_S
Y_MEAS 631 [(3,10)] HALF_D_PLUS_2 [627] [] [] [] [] [632,633,630,631] CONDITIONAL_S
IDLE 632 [(2,10)] HALF_D_PLUS_2 [627] [] [] [] [] [632,633,630,631] CONDITIONAL_S
DISCARD 633 [(3,10)] 0 [627] [] [] [] [] [632,633,630,631] CONDITIONAL_S
MERGE 634 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [634,635,636,637] CONDITIONAL_S
Y_MEAS 635 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [634,635,636,637] CONDITIONAL_S
IDLE 636 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [634,635,636,637] CONDITIONAL_S
DISCARD 637 [(3,10)] 0 [] [] [] [] [] [634,635,636,637] CONDITIONAL_S
INJECT_T 638 [(0,10)] D [] [] [] [] [] [] none
MERGE 639 [(2,10),(0,10),(1,10)] D [] [642,643,644,645] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 640 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 641 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 642 [(2,10),(3,10)] D [639] [] [] [] [((2,10),(3,10))] [642,643,644,645] CONDITIONAL_S
Y_MEAS 643 [(3,10)] HALF_D_PLUS_2 [639] [] [] [] [] [642,643,644,645] CONDITIONAL_S
IDLE 644 [(2,10)] HALF_D_PLUS_2 [639] [] [] [] [] [642,643,644,645] CONDITIONAL_S
DISCARD 645 [(3,10)] 0 [639] [] [] [] [] [642,643,644,645] CONDITIONAL_S
MERGE 646 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [648,649,646,647] CONDITIONAL_S
Y_MEAS 647 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [648,649,646,647] CONDITIONAL_S
IDLE 648 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [648,649,646,647] CONDITIONAL_S
DISCARD 649 [(3,10)] 0 [] [] [] [] [] [648,649,646,647] CONDITIONAL_S
INJECT_T 650 [(0,10)] D [] [] [] [] [] [] none
MERGE 651 [(2,10),(0,10),(1,10)] D [] [656,657,654,655] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 652 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 653 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 654 [(2,10),(3,10)] D [651] [] [] [] [((2,10),(3,10))] [656,657,654,655] CONDITIONAL_S
Y_MEAS 655 [(3,10)] HALF_D_PLUS_2 [651] [] [] [] [] [656,657,654,655] CONDITIONAL_S
IDLE 656 [(2,10)] HALF_D_PLUS_2 [651] [] [] [] [] [656,657,654,655] CONDITIONAL_S
DISCARD 657 [(3,10)] 0 [651] [] [] [] [] [656,657,654,655] CONDITIONAL_S
INJECT_T 658 [(0,10)] D [] [] [] [] [] [] none
MERGE 659 [(2,10),(0,10),(1,10)] D [] [664,665,662,663] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 660 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 661 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 662 [(2,10),(3,10)] D [659] [] [] [] [((2,10),(3,10))] [664,665,662,663] CONDITIONAL_S
Y_MEAS 663 [(3,10)] HALF_D_PLUS_2 [659] [] [] [] [] [664,665,662,663] CONDITIONAL_S
IDLE 664 [(2,10)] HALF_D_PLUS_2 [659] [] [] [] [] [664,665,662,663] CONDITIONAL_S
DISCARD 665 [(3,10)] 0 [659] [] [] [] [] [664,665,662,663] CONDITIONAL_S
MERGE 666 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [666,667,668,669] CONDITIONAL_S
Y_MEAS 667 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [666,667,668,669] CONDITIONAL_S
IDLE 668 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [666,667,668,669] CONDITIONAL_S
DISCARD 669 [(3,10)] 0 [] [] [] [] [] [666,667,668,669] CONDITIONAL_S
INJECT_T 670 [(0,10)] D [] [] [] [] [] [] none
MERGE 671 [(2,10),(0,10),(1,10)] D [] [674,675,676,677] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 672 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 673 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 674 [(2,10),(3,10)] D [671] [] [] [] [((2,10),(3,10))] [674,675,676,677] CONDITIONAL_S
Y_MEAS 675 [(3,10)] HALF_D_PLUS_2 [671] [] [] [] [] [674,675,676,677] CONDITIONAL_S
IDLE 676 [(2,10)] HALF_D_PLUS_2 [671] [] [] [] [] [674,675,676,677] CONDITIONAL_S
DISCARD 677 [(3,10)] 0 [671] [] [] [] [] [674,675,676,677] CONDITIONAL_S
MERGE 678 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [680,681,678,679] CONDITIONAL_S
Y_MEAS 679 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [680,681,678,679] CONDITIONAL_S
IDLE 680 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [680,681,678,679] CONDITIONAL_S
DISCARD 681 [(3,10)] 0 [] [] [] [] [] [680,681,678,679] CONDITIONAL_S
INJECT_T 682 [(0,10)] D [] [] [] [] [] [] none
MERGE 683 [(2,10),(0,10),(1,10)] D [] [688,689,686,687] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 684 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 685 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 686 [(2,10),(3,10)] D [683] [] [] [] [((2,10),(3,10))] [688,689,686,687] CONDITIONAL_S
Y_MEAS 687 [(3,10)] HALF_D_PLUS_2 [683] [] [] [] [] [688,689,686,687] CONDITIONAL_S
IDLE 688 [(2,10)] HALF_D_PLUS_2 [683] [] [] [] [] [688,689,686,687] CONDITIONAL_S
DISCARD 689 [(3,10)] 0 [683] [] [] [] [] [688,689,686,687] CONDITIONAL_S
INJECT_T 690 [(0,10)] D [] [] [] [] [] [] none
MERGE 691 [(2,10),(0,10),(1,10)] D [] [696,697,694,695] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 692 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 693 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 694 [(2,10),(3,10)] D [691] [] [] [] [((2,10),(3,10))] [696,697,694,695] CONDITIONAL_S
Y_MEAS 695 [(3,10)] HALF_D_PLUS_2 [691] [] [] [] [] [696,697,694,695] CONDITIONAL_S
IDLE 696 [(2,10)] HALF_D_PLUS_2 [691] [] [] [] [] [696,697,694,695] CONDITIONAL_S
DISCARD 697 [(3,10)] 0 [691] [] [] [] [] [696,697,694,695] CONDITIONAL_S
INJECT_T 698 [(0,10)] D [] [] [] [] [] [] none
MERGE 699 [(2,10),(0,10),(1,10)] D [] [704,705,702,703] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 700 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 701 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 702 [(2,10),(3,10)] D [699] [] [] [] [((2,10),(3,10))] [704,705,702,703] CONDITIONAL_S
Y_MEAS 703 [(3,10)] HALF_D_PLUS_2 [699] [] [] [] [] [704,705,702,703] CONDITIONAL_S
IDLE 704 [(2,10)] HALF_D_PLUS_2 [699] [] [] [] [] [704,705,702,703] CONDITIONAL_S
DISCARD 705 [(3,10)] 0 [699] [] [] [] [] [704,705,702,703] CONDITIONAL_S
MERGE 706 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [706,707,708,709] CONDITIONAL_S
Y_MEAS 707 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [706,707,708,709] CONDITIONAL_S
IDLE 708 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [706,707,708,709] CONDITIONAL_S
DISCARD 709 [(3,10)] 0 [] [] [] [] [] [706,707,708,709] CONDITIONAL_S
INJECT_T 710 [(0,10)] D [] [] [] [] [] [] none
MERGE 711 [(2,10),(0,10),(1,10)] D [] [714,715,716,717] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 712 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 713 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 714 [(2,10),(3,10)] D [711] [] [] [] [((2,10),(3,10))] [714,715,716,717] CONDITIONAL_S
Y_MEAS 715 [(3,10)] HALF_D_PLUS_2 [711] [] [] [] [] [714,715,716,717] CONDITIONAL_S
IDLE 716 [(2,10)] HALF_D_PLUS_2 [711] [] [] [] [] [714,715,716,717] CONDITIONAL_S
DISCARD 717 [(3,10)] 0 [711] [] [] [] [] [714,715,716,717] CONDITIONAL_S
MERGE 718 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [720,721,718,719] CONDITIONAL_S
Y_MEAS 719 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [720,721,718,719] CONDITIONAL_S
IDLE 720 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [720,721,718,719] CONDITIONAL_S
DISCARD 721 [(3,10)] 0 [] [] [] [] [] [720,721,718,719] CONDITIONAL_S
INJECT_T 722 [(0,10)] D [] [] [] [] [] [] none
MERGE 723 [(2,10),(0,10),(1,10)] D [] [728,729,726,727] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 724 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 725 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 726 [(2,10),(3,10)] D [723] [] [] [] [((2,10),(3,10))] [728,729,726,727] CONDITIONAL_S
Y_MEAS 727 [(3,10)] HALF_D_PLUS_2 [723] [] [] [] [] [728,729,726,727] CONDITIONAL_S
IDLE 728 [(2,10)] HALF_D_PLUS_2 [723] [] [] [] [] [728,729,726,727] CONDITIONAL_S
DISCARD 729 [(3,10)] 0 [723] [] [] [] [] [728,729,726,727] CONDITIONAL_S
INJECT_T 730 [(0,10)] D [] [] [] [] [] [] none
MERGE 731 [(2,10),(0,10),(1,10)] D [] [736,737,734,735] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 732 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 733 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 734 [(2,10),(3,10)] D [731] [] [] [] [((2,10),(3,10))] [736,737,734,735] CONDITIONAL_S
Y_MEAS 735 [(3,10)] HALF_D_PLUS_2 [731] [] [] [] [] [736,737,734,735] CONDITIONAL_S
IDLE 736 [(2,10)] HALF_D_PLUS_2 [731] [] [] [] [] [736,737,734,735] CONDITIONAL_S
DISCARD 737 [(3,10)] 0 [731] [] [] [] [] [736,737,734,735] CONDITIONAL_S
INJECT_T 738 [(0,10)] D [] [] [] [] [] [] none
MERGE 739 [(2,10),(0,10),(1,10)] D [] [744,745,742,743] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 740 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 741 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 742 [(2,10),(3,10)] D [739] [] [] [] [((2,10),(3,10))] [744,745,742,743] CONDITIONAL_S
Y_MEAS 743 [(3,10)] HALF_D_PLUS_2 [739] [] [] [] [] [744,745,742,743] CONDITIONAL_S
IDLE 744 [(2,10)] HALF_D_PLUS_2 [739] [] [] [] [] [744,745,742,743] CONDITIONAL_S
DISCARD 745 [(3,10)] 0 [739] [] [] [] [] [744,745,742,743] CONDITIONAL_S
INJECT_T 746 [(0,10)] D [] [] [] [] [] [] none
MERGE 747 [(2,10),(0,10),(1,10)] D [] [752,753,750,751] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 748 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 749 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 750 [(2,10),(3,10)] D [747] [] [] [] [((2,10),(3,10))] [752,753,750,751] CONDITIONAL_S
Y_MEAS 751 [(3,10)] HALF_D_PLUS_2 [747] [] [] [] [] [752,753,750,751] CONDITIONAL_S
IDLE 752 [(2,10)] HALF_D_PLUS_2 [747] [] [] [] [] [752,753,750,751] CONDITIONAL_S
DISCARD 753 [(3,10)] 0 [747] [] [] [] [] [752,753,750,751] CONDITIONAL_S
MERGE 754 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [754,755,756,757] CONDITIONAL_S
Y_MEAS 755 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [754,755,756,757] CONDITIONAL_S
IDLE 756 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [754,755,756,757] CONDITIONAL_S
DISCARD 757 [(3,10)] 0 [] [] [] [] [] [754,755,756,757] CONDITIONAL_S
INJECT_T 758 [(0,10)] D [] [] [] [] [] [] none
MERGE 759 [(2,10),(0,10),(1,10)] D [] [762,763,764,765] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 760 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 761 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 762 [(2,10),(3,10)] D [759] [] [] [] [((2,10),(3,10))] [762,763,764,765] CONDITIONAL_S
Y_MEAS 763 [(3,10)] HALF_D_PLUS_2 [759] [] [] [] [] [762,763,764,765] CONDITIONAL_S
IDLE 764 [(2,10)] HALF_D_PLUS_2 [759] [] [] [] [] [762,763,764,765] CONDITIONAL_S
DISCARD 765 [(3,10)] 0 [759] [] [] [] [] [762,763,764,765] CONDITIONAL_S
INJECT_T 766 [(0,10)] D [] [] [] [] [] [] none
MERGE 767 [(2,10),(0,10),(1,10)] D [] [770,771,772,773] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 768 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 769 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 770 [(2,10),(3,10)] D [767] [] [] [] [((2,10),(3,10))] [770,771,772,773] CONDITIONAL_S
Y_MEAS 771 [(3,10)] HALF_D_PLUS_2 [767] [] [] [] [] [770,771,772,773] CONDITIONAL_S
IDLE 772 [(2,10)] HALF_D_PLUS_2 [767] [] [] [] [] [770,771,772,773] CONDITIONAL_S
DISCARD 773 [(3,10)] 0 [767] [] [] [] [] [770,771,772,773] CONDITIONAL_S
INJECT_T 774 [(0,10)] D [] [] [] [] [] [] none
MERGE 775 [(2,10),(0,10),(1,10)] D [] [778,779,780,781] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 776 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 777 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 778 [(2,10),(3,10)] D [775] [] [] [] [((2,10),(3,10))] [778,779,780,781] CONDITIONAL_S
Y_MEAS 779 [(3,10)] HALF_D_PLUS_2 [775] [] [] [] [] [778,779,780,781] CONDITIONAL_S
IDLE 780 [(2,10)] HALF_D_PLUS_2 [775] [] [] [] [] [778,779,780,781] CONDITIONAL_S
DISCARD 781 [(3,10)] 0 [775] [] [] [] [] [778,779,780,781] CONDITIONAL_S
INJECT_T 782 [(0,10)] D [] [] [] [] [] [] none
MERGE 783 [(2,10),(0,10),(1,10)] D [] [786,787,788,789] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 784 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 785 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 786 [(2,10),(3,10)] D [783] [] [] [] [((2,10),(3,10))] [786,787,788,789] CONDITIONAL_S
Y_MEAS 787 [(3,10)] HALF_D_PLUS_2 [783] [] [] [] [] [786,787,788,789] CONDITIONAL_S
IDLE 788 [(2,10)] HALF_D_PLUS_2 [783] [] [] [] [] [786,787,788,789] CONDITIONAL_S
DISCARD 789 [(3,10)] 0 [783] [] [] [] [] [786,787,788,789] CONDITIONAL_S
MERGE 790 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [792,793,790,791] CONDITIONAL_S
Y_MEAS 791 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [792,793,790,791] CONDITIONAL_S
IDLE 792 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [792,793,790,791] CONDITIONAL_S
DISCARD 793 [(3,10)] 0 [] [] [] [] [] [792,793,790,791] CONDITIONAL_S
INJECT_T 794 [(0,10)] D [] [] [] [] [] [] none
MERGE 795 [(2,10),(0,10),(1,10)] D [] [800,801,798,799] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 796 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 797 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 798 [(2,10),(3,10)] D [795] [] [] [] [((2,10),(3,10))] [800,801,798,799] CONDITIONAL_S
Y_MEAS 799 [(3,10)] HALF_D_PLUS_2 [795] [] [] [] [] [800,801,798,799] CONDITIONAL_S
IDLE 800 [(2,10)] HALF_D_PLUS_2 [795] [] [] [] [] [800,801,798,799] CONDITIONAL_S
DISCARD 801 [(3,10)] 0 [795] [] [] [] [] [800,801,798,799] CONDITIONAL_S
INJECT_T 802 [(0,10)] D [] [] [] [] [] [] none
MERGE 803 [(2,10),(0,10),(1,10)] D [] [808,809,806,807] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 804 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 805 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 806 [(2,10),(3,10)] D [803] [] [] [] [((2,10),(3,10))] [808,809,806,807] CONDITIONAL_S
Y_MEAS 807 [(3,10)] HALF_D_PLUS_2 [803] [] [] [] [] [808,809,806,807] CONDITIONAL_S
IDLE 808 [(2,10)] HALF_D_PLUS_2 [803] [] [] [] [] [808,809,806,807] CONDITIONAL_S
DISCARD 809 [(3,10)] 0 [803] [] [] [] [] [808,809,806,807] CONDITIONAL_S
MERGE 810 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [810,811,812,813] CONDITIONAL_S
Y_MEAS 811 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [810,811,812,813] CONDITIONAL_S
IDLE 812 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [810,811,812,813] CONDITIONAL_S
DISCARD 813 [(3,10)] 0 [] [] [] [] [] [810,811,812,813] CONDITIONAL_S
INJECT_T 814 [(0,10)] D [] [] [] [] [] [] none
MERGE 815 [(2,10),(0,10),(1,10)] D [] [818,819,820,821] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 816 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 817 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 818 [(2,10),(3,10)] D [815] [] [] [] [((2,10),(3,10))] [818,819,820,821] CONDITIONAL_S
Y_MEAS 819 [(3,10)] HALF_D_PLUS_2 [815] [] [] [] [] [818,819,820,821] CONDITIONAL_S
IDLE 820 [(2,10)] HALF_D_PLUS_2 [815] [] [] [] [] [818,819,820,821] CONDITIONAL_S
DISCARD 821 [(3,10)] 0 [815] [] [] [] [] [818,819,820,821] CONDITIONAL_S
MERGE 822 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [824,825,822,823] CONDITIONAL_S
Y_MEAS 823 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [824,825,822,823] CONDITIONAL_S
IDLE 824 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [824,825,822,823] CONDITIONAL_S
DISCARD 825 [(3,10)] 0 [] [] [] [] [] [824,825,822,823] CONDITIONAL_S
INJECT_T 826 [(0,10)] D [] [] [] [] [] [] none
MERGE 827 [(2,10),(0,10),(1,10)] D [] [832,833,830,831] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 828 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 829 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 830 [(2,10),(3,10)] D [827] [] [] [] [((2,10),(3,10))] [832,833,830,831] CONDITIONAL_S
Y_MEAS 831 [(3,10)] HALF_D_PLUS_2 [827] [] [] [] [] [832,833,830,831] CONDITIONAL_S
IDLE 832 [(2,10)] HALF_D_PLUS_2 [827] [] [] [] [] [832,833,830,831] CONDITIONAL_S
DISCARD 833 [(3,10)] 0 [827] [] [] [] [] [832,833,830,831] CONDITIONAL_S
INJECT_T 834 [(0,10)] D [] [] [] [] [] [] none
MERGE 835 [(2,10),(0,10),(1,10)] D [] [840,841,838,839] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 836 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 837 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 838 [(2,10),(3,10)] D [835] [] [] [] [((2,10),(3,10))] [840,841,838,839] CONDITIONAL_S
Y_MEAS 839 [(3,10)] HALF_D_PLUS_2 [835] [] [] [] [] [840,841,838,839] CONDITIONAL_S
IDLE 840 [(2,10)] HALF_D_PLUS_2 [835] [] [] [] [] [840,841,838,839] CONDITIONAL_S
DISCARD 841 [(3,10)] 0 [835] [] [] [] [] [840,841,838,839] CONDITIONAL_S
MERGE 842 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [842,843,844,845] CONDITIONAL_S
Y_MEAS 843 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [842,843,844,845] CONDITIONAL_S
IDLE 844 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [842,843,844,845] CONDITIONAL_S
DISCARD 845 [(3,10)] 0 [] [] [] [] [] [842,843,844,845] CONDITIONAL_S
INJECT_T 846 [(0,10)] D [] [] [] [] [] [] none
MERGE 847 [(2,10),(0,10),(1,10)] D [] [850,851,852,853] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 848 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 849 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 850 [(2,10),(3,10)] D [847] [] [] [] [((2,10),(3,10))] [850,851,852,853] CONDITIONAL_S
Y_MEAS 851 [(3,10)] HALF_D_PLUS_2 [847] [] [] [] [] [850,851,852,853] CONDITIONAL_S
IDLE 852 [(2,10)] HALF_D_PLUS_2 [847] [] [] [] [] [850,851,852,853] CONDITIONAL_S
DISCARD 853 [(3,10)] 0 [847] [] [] [] [] [850,851,852,853] CONDITIONAL_S
INJECT_T 854 [(0,10)] D [] [] [] [] [] [] none
MERGE 855 [(2,10),(0,10),(1,10)] D [] [858,859,860,861] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 856 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 857 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 858 [(2,10),(3,10)] D [855] [] [] [] [((2,10),(3,10))] [858,859,860,861] CONDITIONAL_S
Y_MEAS 859 [(3,10)] HALF_D_PLUS_2 [855] [] [] [] [] [858,859,860,861] CONDITIONAL_S
IDLE 860 [(2,10)] HALF_D_PLUS_2 [855] [] [] [] [] [858,859,860,861] CONDITIONAL_S
DISCARD 861 [(3,10)] 0 [855] [] [] [] [] [858,859,860,861] CONDITIONAL_S
INJECT_T 862 [(0,10)] D [] [] [] [] [] [] none
MERGE 863 [(2,10),(0,10),(1,10)] D [] [866,867,868,869] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 864 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 865 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 866 [(2,10),(3,10)] D [863] [] [] [] [((2,10),(3,10))] [866,867,868,869] CONDITIONAL_S
Y_MEAS 867 [(3,10)] HALF_D_PLUS_2 [863] [] [] [] [] [866,867,868,869] CONDITIONAL_S
IDLE 868 [(2,10)] HALF_D_PLUS_2 [863] [] [] [] [] [866,867,868,869] CONDITIONAL_S
DISCARD 869 [(3,10)] 0 [863] [] [] [] [] [866,867,868,869] CONDITIONAL_S
INJECT_T 870 [(0,10)] D [] [] [] [] [] [] none
MERGE 871 [(2,10),(0,10),(1,10)] D [] [874,875,876,877] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 872 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 873 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 874 [(2,10),(3,10)] D [871] [] [] [] [((2,10),(3,10))] [874,875,876,877] CONDITIONAL_S
Y_MEAS 875 [(3,10)] HALF_D_PLUS_2 [871] [] [] [] [] [874,875,876,877] CONDITIONAL_S
IDLE 876 [(2,10)] HALF_D_PLUS_2 [871] [] [] [] [] [874,875,876,877] CONDITIONAL_S
DISCARD 877 [(3,10)] 0 [871] [] [] [] [] [874,875,876,877] CONDITIONAL_S
INJECT_T 878 [(0,10)] D [] [] [] [] [] [] none
MERGE 879 [(2,10),(0,10),(1,10)] D [] [882,883,884,885] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 880 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 881 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 882 [(2,10),(3,10)] D [879] [] [] [] [((2,10),(3,10))] [882,883,884,885] CONDITIONAL_S
Y_MEAS 883 [(3,10)] HALF_D_PLUS_2 [879] [] [] [] [] [882,883,884,885] CONDITIONAL_S
IDLE 884 [(2,10)] HALF_D_PLUS_2 [879] [] [] [] [] [882,883,884,885] CONDITIONAL_S
DISCARD 885 [(3,10)] 0 [879] [] [] [] [] [882,883,884,885] CONDITIONAL_S
INJECT_T 886 [(0,10)] D [] [] [] [] [] [] none
MERGE 887 [(2,10),(0,10),(1,10)] D [] [890,891,892,893] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 888 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 889 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 890 [(2,10),(3,10)] D [887] [] [] [] [((2,10),(3,10))] [890,891,892,893] CONDITIONAL_S
Y_MEAS 891 [(3,10)] HALF_D_PLUS_2 [887] [] [] [] [] [890,891,892,893] CONDITIONAL_S
IDLE 892 [(2,10)] HALF_D_PLUS_2 [887] [] [] [] [] [890,891,892,893] CONDITIONAL_S
DISCARD 893 [(3,10)] 0 [887] [] [] [] [] [890,891,892,893] CONDITIONAL_S
INJECT_T 894 [(0,10)] D [] [] [] [] [] [] none
MERGE 895 [(2,10),(0,10),(1,10)] D [] [898,899,900,901] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 896 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 897 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 898 [(2,10),(3,10)] D [895] [] [] [] [((2,10),(3,10))] [898,899,900,901] CONDITIONAL_S
Y_MEAS 899 [(3,10)] HALF_D_PLUS_2 [895] [] [] [] [] [898,899,900,901] CONDITIONAL_S
IDLE 900 [(2,10)] HALF_D_PLUS_2 [895] [] [] [] [] [898,899,900,901] CONDITIONAL_S
DISCARD 901 [(3,10)] 0 [895] [] [] [] [] [898,899,900,901] CONDITIONAL_S
MERGE 902 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [904,905,902,903] CONDITIONAL_S
Y_MEAS 903 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [904,905,902,903] CONDITIONAL_S
IDLE 904 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [904,905,902,903] CONDITIONAL_S
DISCARD 905 [(3,10)] 0 [] [] [] [] [] [904,905,902,903] CONDITIONAL_S
INJECT_T 906 [(0,10)] D [] [] [] [] [] [] none
MERGE 907 [(2,10),(0,10),(1,10)] D [] [912,913,910,911] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 908 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 909 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 910 [(2,10),(3,10)] D [907] [] [] [] [((2,10),(3,10))] [912,913,910,911] CONDITIONAL_S
Y_MEAS 911 [(3,10)] HALF_D_PLUS_2 [907] [] [] [] [] [912,913,910,911] CONDITIONAL_S
IDLE 912 [(2,10)] HALF_D_PLUS_2 [907] [] [] [] [] [912,913,910,911] CONDITIONAL_S
DISCARD 913 [(3,10)] 0 [907] [] [] [] [] [912,913,910,911] CONDITIONAL_S
MERGE 914 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [914,915,916,917] CONDITIONAL_S
Y_MEAS 915 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [914,915,916,917] CONDITIONAL_S
IDLE 916 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [914,915,916,917] CONDITIONAL_S
DISCARD 917 [(3,10)] 0 [] [] [] [] [] [914,915,916,917] CONDITIONAL_S
INJECT_T 918 [(0,10)] D [] [] [] [] [] [] none
MERGE 919 [(2,10),(0,10),(1,10)] D [] [922,923,924,925] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 920 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 921 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 922 [(2,10),(3,10)] D [919] [] [] [] [((2,10),(3,10))] [922,923,924,925] CONDITIONAL_S
Y_MEAS 923 [(3,10)] HALF_D_PLUS_2 [919] [] [] [] [] [922,923,924,925] CONDITIONAL_S
IDLE 924 [(2,10)] HALF_D_PLUS_2 [919] [] [] [] [] [922,923,924,925] CONDITIONAL_S
DISCARD 925 [(3,10)] 0 [919] [] [] [] [] [922,923,924,925] CONDITIONAL_S
INJECT_T 926 [(0,10)] D [] [] [] [] [] [] none
MERGE 927 [(2,10),(0,10),(1,10)] D [] [930,931,932,933] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 928 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 929 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 930 [(2,10),(3,10)] D [927] [] [] [] [((2,10),(3,10))] [930,931,932,933] CONDITIONAL_S
Y_MEAS 931 [(3,10)] HALF_D_PLUS_2 [927] [] [] [] [] [930,931,932,933] CONDITIONAL_S
IDLE 932 [(2,10)] HALF_D_PLUS_2 [927] [] [] [] [] [930,931,932,933] CONDITIONAL_S
DISCARD 933 [(3,10)] 0 [927] [] [] [] [] [930,931,932,933] CONDITIONAL_S
MERGE 934 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [936,937,934,935] CONDITIONAL_S
Y_MEAS 935 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [936,937,934,935] CONDITIONAL_S
IDLE 936 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [936,937,934,935] CONDITIONAL_S
DISCARD 937 [(3,10)] 0 [] [] [] [] [] [936,937,934,935] CONDITIONAL_S
INJECT_T 938 [(0,10)] D [] [] [] [] [] [] none
MERGE 939 [(2,10),(0,10),(1,10)] D [] [944,945,942,943] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 940 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 941 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 942 [(2,10),(3,10)] D [939] [] [] [] [((2,10),(3,10))] [944,945,942,943] CONDITIONAL_S
Y_MEAS 943 [(3,10)] HALF_D_PLUS_2 [939] [] [] [] [] [944,945,942,943] CONDITIONAL_S
IDLE 944 [(2,10)] HALF_D_PLUS_2 [939] [] [] [] [] [944,945,942,943] CONDITIONAL_S
DISCARD 945 [(3,10)] 0 [939] [] [] [] [] [944,945,942,943] CONDITIONAL_S
INJECT_T 946 [(0,10)] D [] [] [] [] [] [] none
MERGE 947 [(2,10),(0,10),(1,10)] D [] [952,953,950,951] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 948 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 949 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 950 [(2,10),(3,10)] D [947] [] [] [] [((2,10),(3,10))] [952,953,950,951] CONDITIONAL_S
Y_MEAS 951 [(3,10)] HALF_D_PLUS_2 [947] [] [] [] [] [952,953,950,951] CONDITIONAL_S
IDLE 952 [(2,10)] HALF_D_PLUS_2 [947] [] [] [] [] [952,953,950,951] CONDITIONAL_S
DISCARD 953 [(3,10)] 0 [947] [] [] [] [] [952,953,950,951] CONDITIONAL_S
INJECT_T 954 [(0,10)] D [] [] [] [] [] [] none
MERGE 955 [(2,10),(0,10),(1,10)] D [] [960,961,958,959] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 956 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 957 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 958 [(2,10),(3,10)] D [955] [] [] [] [((2,10),(3,10))] [960,961,958,959] CONDITIONAL_S
Y_MEAS 959 [(3,10)] HALF_D_PLUS_2 [955] [] [] [] [] [960,961,958,959] CONDITIONAL_S
IDLE 960 [(2,10)] HALF_D_PLUS_2 [955] [] [] [] [] [960,961,958,959] CONDITIONAL_S
DISCARD 961 [(3,10)] 0 [955] [] [] [] [] [960,961,958,959] CONDITIONAL_S
INJECT_T 962 [(0,10)] D [] [] [] [] [] [] none
MERGE 963 [(2,10),(0,10),(1,10)] D [] [968,969,966,967] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 964 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 965 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 966 [(2,10),(3,10)] D [963] [] [] [] [((2,10),(3,10))] [968,969,966,967] CONDITIONAL_S
Y_MEAS 967 [(3,10)] HALF_D_PLUS_2 [963] [] [] [] [] [968,969,966,967] CONDITIONAL_S
IDLE 968 [(2,10)] HALF_D_PLUS_2 [963] [] [] [] [] [968,969,966,967] CONDITIONAL_S
DISCARD 969 [(3,10)] 0 [963] [] [] [] [] [968,969,966,967] CONDITIONAL_S
MERGE 970 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [970,971,972,973] CONDITIONAL_S
Y_MEAS 971 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [970,971,972,973] CONDITIONAL_S
IDLE 972 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [970,971,972,973] CONDITIONAL_S
DISCARD 973 [(3,10)] 0 [] [] [] [] [] [970,971,972,973] CONDITIONAL_S
INJECT_T 974 [(0,10)] D [] [] [] [] [] [] none
MERGE 975 [(2,10),(0,10),(1,10)] D [] [978,979,980,981] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 976 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 977 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 978 [(2,10),(3,10)] D [975] [] [] [] [((2,10),(3,10))] [978,979,980,981] CONDITIONAL_S
Y_MEAS 979 [(3,10)] HALF_D_PLUS_2 [975] [] [] [] [] [978,979,980,981] CONDITIONAL_S
IDLE 980 [(2,10)] HALF_D_PLUS_2 [975] [] [] [] [] [978,979,980,981] CONDITIONAL_S
DISCARD 981 [(3,10)] 0 [975] [] [] [] [] [978,979,980,981] CONDITIONAL_S
MERGE 982 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [984,985,982,983] CONDITIONAL_S
Y_MEAS 983 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [984,985,982,983] CONDITIONAL_S
IDLE 984 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [984,985,982,983] CONDITIONAL_S
DISCARD 985 [(3,10)] 0 [] [] [] [] [] [984,985,982,983] CONDITIONAL_S
INJECT_T 986 [(0,10)] D [] [] [] [] [] [] none
MERGE 987 [(2,10),(0,10),(1,10)] D [] [992,993,990,991] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 988 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 989 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 990 [(2,10),(3,10)] D [987] [] [] [] [((2,10),(3,10))] [992,993,990,991] CONDITIONAL_S
Y_MEAS 991 [(3,10)] HALF_D_PLUS_2 [987] [] [] [] [] [992,993,990,991] CONDITIONAL_S
IDLE 992 [(2,10)] HALF_D_PLUS_2 [987] [] [] [] [] [992,993,990,991] CONDITIONAL_S
DISCARD 993 [(3,10)] 0 [987] [] [] [] [] [992,993,990,991] CONDITIONAL_S
MERGE 994 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [994,995,996,997] CONDITIONAL_S
Y_MEAS 995 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [994,995,996,997] CONDITIONAL_S
IDLE 996 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [994,995,996,997] CONDITIONAL_S
DISCARD 997 [(3,10)] 0 [] [] [] [] [] [994,995,996,997] CONDITIONAL_S
INJECT_T 998 [(0,10)] D [] [] [] [] [] [] none
MERGE 999 [(2,10),(0,10),(1,10)] D [] [1002,1003,1004,1005] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1000 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1001 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1002 [(2,10),(3,10)] D [999] [] [] [] [((2,10),(3,10))] [1002,1003,1004,1005] CONDITIONAL_S
Y_MEAS 1003 [(3,10)] HALF_D_PLUS_2 [999] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
IDLE 1004 [(2,10)] HALF_D_PLUS_2 [999] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
DISCARD 1005 [(3,10)] 0 [999] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
INJECT_T 1006 [(0,10)] D [] [] [] [] [] [] none
MERGE 1007 [(2,10),(0,10),(1,10)] D [] [1010,1011,1012,1013] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1008 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1009 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1010 [(2,10),(3,10)] D [1007] [] [] [] [((2,10),(3,10))] [1010,1011,1012,1013] CONDITIONAL_S
Y_MEAS 1011 [(3,10)] HALF_D_PLUS_2 [1007] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
IDLE 1012 [(2,10)] HALF_D_PLUS_2 [1007] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
DISCARD 1013 [(3,10)] 0 [1007] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
MERGE 1014 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1016,1017,1014,1015] CONDITIONAL_S
Y_MEAS 1015 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1016,1017,1014,1015] CONDITIONAL_S
IDLE 1016 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1016,1017,1014,1015] CONDITIONAL_S
DISCARD 1017 [(3,10)] 0 [] [] [] [] [] [1016,1017,1014,1015] CONDITIONAL_S
INJECT_T 1018 [(0,10)] D [] [] [] [] [] [] none
MERGE 1019 [(2,10),(0,10),(1,10)] D [] [1024,1025,1022,1023] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1020 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1021 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1022 [(2,10),(3,10)] D [1019] [] [] [] [((2,10),(3,10))] [1024,1025,1022,1023] CONDITIONAL_S
Y_MEAS 1023 [(3,10)] HALF_D_PLUS_2 [1019] [] [] [] [] [1024,1025,1022,1023] CONDITIONAL_S
IDLE 1024 [(2,10)] HALF_D_PLUS_2 [1019] [] [] [] [] [1024,1025,1022,1023] CONDITIONAL_S
DISCARD 1025 [(3,10)] 0 [1019] [] [] [] [] [1024,1025,1022,1023] CONDITIONAL_S
MERGE 1026 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1026,1027,1028,1029] CONDITIONAL_S
Y_MEAS 1027 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1028 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
DISCARD 1029 [(3,10)] 0 [] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
INJECT_T 1030 [(0,10)] D [] [] [] [] [] [] none
MERGE 1031 [(2,10),(0,10),(1,10)] D [] [1034,1035,1036,1037] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1032 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1033 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1034 [(2,10),(3,10)] D [1031] [] [] [] [((2,10),(3,10))] [1034,1035,1036,1037] CONDITIONAL_S
Y_MEAS 1035 [(3,10)] HALF_D_PLUS_2 [1031] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1036 [(2,10)] HALF_D_PLUS_2 [1031] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
DISCARD 1037 [(3,10)] 0 [1031] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
MERGE 1038 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1040,1041,1038,1039] CONDITIONAL_S
Y_MEAS 1039 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1040,1041,1038,1039] CONDITIONAL_S
IDLE 1040 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1040,1041,1038,1039] CONDITIONAL_S
DISCARD 1041 [(3,10)] 0 [] [] [] [] [] [1040,1041,1038,1039] CONDITIONAL_S
INJECT_T 1042 [(0,10)] D [] [] [] [] [] [] none
MERGE 1043 [(2,10),(0,10),(1,10)] D [] [1048,1049,1046,1047] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1044 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1045 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1046 [(2,10),(3,10)] D [1043] [] [] [] [((2,10),(3,10))] [1048,1049,1046,1047] CONDITIONAL_S
Y_MEAS 1047 [(3,10)] HALF_D_PLUS_2 [1043] [] [] [] [] [1048,1049,1046,1047] CONDITIONAL_S
IDLE 1048 [(2,10)] HALF_D_PLUS_2 [1043] [] [] [] [] [1048,1049,1046,1047] CONDITIONAL_S
DISCARD 1049 [(3,10)] 0 [1043] [] [] [] [] [1048,1049,1046,1047] CONDITIONAL_S
MERGE 1050 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1050,1051,1052,1053] CONDITIONAL_S
Y_MEAS 1051 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
IDLE 1052 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
DISCARD 1053 [(3,10)] 0 [] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
INJECT_T 1054 [(0,10)] D [] [] [] [] [] [] none
MERGE 1055 [(2,10),(0,10),(1,10)] D [] [1058,1059,1060,1061] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1056 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1057 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1058 [(2,10),(3,10)] D [1055] [] [] [] [((2,10),(3,10))] [1058,1059,1060,1061] CONDITIONAL_S
Y_MEAS 1059 [(3,10)] HALF_D_PLUS_2 [1055] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1060 [(2,10)] HALF_D_PLUS_2 [1055] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
DISCARD 1061 [(3,10)] 0 [1055] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
MERGE 1062 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1064,1065,1062,1063] CONDITIONAL_S
Y_MEAS 1063 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1064,1065,1062,1063] CONDITIONAL_S
IDLE 1064 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1064,1065,1062,1063] CONDITIONAL_S
DISCARD 1065 [(3,10)] 0 [] [] [] [] [] [1064,1065,1062,1063] CONDITIONAL_S
INJECT_T 1066 [(0,10)] D [] [] [] [] [] [] none
MERGE 1067 [(2,10),(0,10),(1,10)] D [] [1072,1073,1070,1071] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1068 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1069 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1070 [(2,10),(3,10)] D [1067] [] [] [] [((2,10),(3,10))] [1072,1073,1070,1071] CONDITIONAL_S
Y_MEAS 1071 [(3,10)] HALF_D_PLUS_2 [1067] [] [] [] [] [1072,1073,1070,1071] CONDITIONAL_S
IDLE 1072 [(2,10)] HALF_D_PLUS_2 [1067] [] [] [] [] [1072,1073,1070,1071] CONDITIONAL_S
DISCARD 1073 [(3,10)] 0 [1067] [] [] [] [] [1072,1073,1070,1071] CONDITIONAL_S
MERGE 1074 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1074,1075,1076,1077] CONDITIONAL_S
Y_MEAS 1075 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
IDLE 1076 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
DISCARD 1077 [(3,10)] 0 [] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
MERGE 1078 [(3,8),(3,4),(3,1),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 1079 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 1080 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 1081 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 1082 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 1083 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 1084 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 1085 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 1086 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 1087 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1088 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 1089 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 1090 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 1091 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1091,1092,1093,1094] CONDITIONAL_S
Y_MEAS 1092 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1093 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
DISCARD 1094 [(5,2)] 0 [] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
MERGE 1095 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1096,1097,1098,1095] CONDITIONAL_S
Y_MEAS 1096 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1096,1097,1098,1095] CONDITIONAL_S
IDLE 1097 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1096,1097,1098,1095] CONDITIONAL_S
DISCARD 1098 [(5,2)] 0 [] [] [] [] [] [1096,1097,1098,1095] CONDITIONAL_S
INJECT_T 1099 [(4,0)] D [] [] [] [] [] [] none
MERGE 1100 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1105,1106,1107,1108] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1101 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1102 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1103 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1104 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1105 [(4,2),(5,2)] D [1100] [] [] [] [((4,2),(5,2))] [1105,1106,1107,1108] CONDITIONAL_S
Y_MEAS 1106 [(5,2)] HALF_D_PLUS_2 [1100] [] [] [] [] [1105,1106,1107,1108] CONDITIONAL_S
IDLE 1107 [(4,2)] HALF_D_PLUS_2 [1100] [] [] [] [] [1105,1106,1107,1108] CONDITIONAL_S
DISCARD 1108 [(5,2)] 0 [1100] [] [] [] [] [1105,1106,1107,1108] CONDITIONAL_S
MERGE 1109 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1112,1109,1110,1111] CONDITIONAL_S
Y_MEAS 1110 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1112,1109,1110,1111] CONDITIONAL_S
IDLE 1111 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1112,1109,1110,1111] CONDITIONAL_S
DISCARD 1112 [(5,2)] 0 [] [] [] [] [] [1112,1109,1110,1111] CONDITIONAL_S
INJECT_T 1113 [(4,0)] D [] [] [] [] [] [] none
MERGE 1114 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1120,1121,1122,1119] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1115 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1116 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1117 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1118 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1119 [(4,2),(5,2)] D [1114] [] [] [] [((4,2),(5,2))] [1120,1121,1122,1119] CONDITIONAL_S
Y_MEAS 1120 [(5,2)] HALF_D_PLUS_2 [1114] [] [] [] [] [1120,1121,1122,1119] CONDITIONAL_S
IDLE 1121 [(4,2)] HALF_D_PLUS_2 [1114] [] [] [] [] [1120,1121,1122,1119] CONDITIONAL_S
DISCARD 1122 [(5,2)] 0 [1114] [] [] [] [] [1120,1121,1122,1119] CONDITIONAL_S
MERGE 1123 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1123,1124,1125,1126] CONDITIONAL_S
Y_MEAS 1124 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1125 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
DISCARD 1126 [(5,2)] 0 [] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
INJECT_T 1127 [(4,0)] D [] [] [] [] [] [] none
MERGE 1128 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1136,1133,1134,1135] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1129 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1130 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1131 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1132 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1133 [(4,2),(5,2)] D [1128] [] [] [] [((4,2),(5,2))] [1136,1133,1134,1135] CONDITIONAL_S
Y_MEAS 1134 [(5,2)] HALF_D_PLUS_2 [1128] [] [] [] [] [1136,1133,1134,1135] CONDITIONAL_S
IDLE 1135 [(4,2)] HALF_D_PLUS_2 [1128] [] [] [] [] [1136,1133,1134,1135] CONDITIONAL_S
DISCARD 1136 [(5,2)] 0 [1128] [] [] [] [] [1136,1133,1134,1135] CONDITIONAL_S
INJECT_T 1137 [(4,0)] D [] [] [] [] [] [] none
MERGE 1138 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1144,1145,1146,1143] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1139 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1140 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1141 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1142 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1143 [(4,2),(5,2)] D [1138] [] [] [] [((4,2),(5,2))] [1144,1145,1146,1143] CONDITIONAL_S
Y_MEAS 1144 [(5,2)] HALF_D_PLUS_2 [1138] [] [] [] [] [1144,1145,1146,1143] CONDITIONAL_S
IDLE 1145 [(4,2)] HALF_D_PLUS_2 [1138] [] [] [] [] [1144,1145,1146,1143] CONDITIONAL_S
DISCARD 1146 [(5,2)] 0 [1138] [] [] [] [] [1144,1145,1146,1143] CONDITIONAL_S
MERGE 1147 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1147,1148,1149,1150] CONDITIONAL_S
Y_MEAS 1148 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1149 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
DISCARD 1150 [(5,2)] 0 [] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
INJECT_T 1151 [(4,0)] D [] [] [] [] [] [] none
MERGE 1152 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1160,1157,1158,1159] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1153 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1154 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1155 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1156 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1157 [(4,2),(5,2)] D [1152] [] [] [] [((4,2),(5,2))] [1160,1157,1158,1159] CONDITIONAL_S
Y_MEAS 1158 [(5,2)] HALF_D_PLUS_2 [1152] [] [] [] [] [1160,1157,1158,1159] CONDITIONAL_S
IDLE 1159 [(4,2)] HALF_D_PLUS_2 [1152] [] [] [] [] [1160,1157,1158,1159] CONDITIONAL_S
DISCARD 1160 [(5,2)] 0 [1152] [] [] [] [] [1160,1157,1158,1159] CONDITIONAL_S
MERGE 1161 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1161,1162,1163,1164] CONDITIONAL_S
Y_MEAS 1162 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1161,1162,1163,1164] CONDITIONAL_S
IDLE 1163 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1161,1162,1163,1164] CONDITIONAL_S
DISCARD 1164 [(5,2)] 0 [] [] [] [] [] [1161,1162,1163,1164] CONDITIONAL_S
INJECT_T 1165 [(4,0)] D [] [] [] [] [] [] none
MERGE 1166 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1171,1172,1173,1174] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1167 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1168 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1169 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1170 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1171 [(4,2),(5,2)] D [1166] [] [] [] [((4,2),(5,2))] [1171,1172,1173,1174] CONDITIONAL_S
Y_MEAS 1172 [(5,2)] HALF_D_PLUS_2 [1166] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
IDLE 1173 [(4,2)] HALF_D_PLUS_2 [1166] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
DISCARD 1174 [(5,2)] 0 [1166] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
INJECT_T 1175 [(4,0)] D [] [] [] [] [] [] none
MERGE 1176 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1184,1181,1182,1183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1177 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1178 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1179 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1180 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1181 [(4,2),(5,2)] D [1176] [] [] [] [((4,2),(5,2))] [1184,1181,1182,1183] CONDITIONAL_S
Y_MEAS 1182 [(5,2)] HALF_D_PLUS_2 [1176] [] [] [] [] [1184,1181,1182,1183] CONDITIONAL_S
IDLE 1183 [(4,2)] HALF_D_PLUS_2 [1176] [] [] [] [] [1184,1181,1182,1183] CONDITIONAL_S
DISCARD 1184 [(5,2)] 0 [1176] [] [] [] [] [1184,1181,1182,1183] CONDITIONAL_S
MERGE 1185 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1185,1186,1187,1188] CONDITIONAL_S
Y_MEAS 1186 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1185,1186,1187,1188] CONDITIONAL_S
IDLE 1187 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1185,1186,1187,1188] CONDITIONAL_S
DISCARD 1188 [(5,2)] 0 [] [] [] [] [] [1185,1186,1187,1188] CONDITIONAL_S
INJECT_T 1189 [(4,0)] D [] [] [] [] [] [] none
MERGE 1190 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1195,1196,1197,1198] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1191 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1192 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1193 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1194 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1195 [(4,2),(5,2)] D [1190] [] [] [] [((4,2),(5,2))] [1195,1196,1197,1198] CONDITIONAL_S
Y_MEAS 1196 [(5,2)] HALF_D_PLUS_2 [1190] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
IDLE 1197 [(4,2)] HALF_D_PLUS_2 [1190] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
DISCARD 1198 [(5,2)] 0 [1190] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
INJECT_T 1199 [(4,0)] D [] [] [] [] [] [] none
MERGE 1200 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1208,1205,1206,1207] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1201 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1202 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1203 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1204 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1205 [(4,2),(5,2)] D [1200] [] [] [] [((4,2),(5,2))] [1208,1205,1206,1207] CONDITIONAL_S
Y_MEAS 1206 [(5,2)] HALF_D_PLUS_2 [1200] [] [] [] [] [1208,1205,1206,1207] CONDITIONAL_S
IDLE 1207 [(4,2)] HALF_D_PLUS_2 [1200] [] [] [] [] [1208,1205,1206,1207] CONDITIONAL_S
DISCARD 1208 [(5,2)] 0 [1200] [] [] [] [] [1208,1205,1206,1207] CONDITIONAL_S
INJECT_T 1209 [(4,0)] D [] [] [] [] [] [] none
MERGE 1210 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1216,1217,1218,1215] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1211 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1212 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1213 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1214 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1215 [(4,2),(5,2)] D [1210] [] [] [] [((4,2),(5,2))] [1216,1217,1218,1215] CONDITIONAL_S
Y_MEAS 1216 [(5,2)] HALF_D_PLUS_2 [1210] [] [] [] [] [1216,1217,1218,1215] CONDITIONAL_S
IDLE 1217 [(4,2)] HALF_D_PLUS_2 [1210] [] [] [] [] [1216,1217,1218,1215] CONDITIONAL_S
DISCARD 1218 [(5,2)] 0 [1210] [] [] [] [] [1216,1217,1218,1215] CONDITIONAL_S
INJECT_T 1219 [(4,0)] D [] [] [] [] [] [] none
MERGE 1220 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1225,1226,1227,1228] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1221 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1222 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1223 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1224 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1225 [(4,2),(5,2)] D [1220] [] [] [] [((4,2),(5,2))] [1225,1226,1227,1228] CONDITIONAL_S
Y_MEAS 1226 [(5,2)] HALF_D_PLUS_2 [1220] [] [] [] [] [1225,1226,1227,1228] CONDITIONAL_S
IDLE 1227 [(4,2)] HALF_D_PLUS_2 [1220] [] [] [] [] [1225,1226,1227,1228] CONDITIONAL_S
DISCARD 1228 [(5,2)] 0 [1220] [] [] [] [] [1225,1226,1227,1228] CONDITIONAL_S
MERGE 1229 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1232,1229,1230,1231] CONDITIONAL_S
Y_MEAS 1230 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1232,1229,1230,1231] CONDITIONAL_S
IDLE 1231 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1232,1229,1230,1231] CONDITIONAL_S
DISCARD 1232 [(5,2)] 0 [] [] [] [] [] [1232,1229,1230,1231] CONDITIONAL_S
INJECT_T 1233 [(4,0)] D [] [] [] [] [] [] none
MERGE 1234 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1240,1241,1242,1239] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1235 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1236 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1237 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1238 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1239 [(4,2),(5,2)] D [1234] [] [] [] [((4,2),(5,2))] [1240,1241,1242,1239] CONDITIONAL_S
Y_MEAS 1240 [(5,2)] HALF_D_PLUS_2 [1234] [] [] [] [] [1240,1241,1242,1239] CONDITIONAL_S
IDLE 1241 [(4,2)] HALF_D_PLUS_2 [1234] [] [] [] [] [1240,1241,1242,1239] CONDITIONAL_S
DISCARD 1242 [(5,2)] 0 [1234] [] [] [] [] [1240,1241,1242,1239] CONDITIONAL_S
MERGE 1243 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1243,1244,1245,1246] CONDITIONAL_S
Y_MEAS 1244 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
IDLE 1245 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
DISCARD 1246 [(5,2)] 0 [] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
INJECT_T 1247 [(4,0)] D [] [] [] [] [] [] none
MERGE 1248 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1256,1253,1254,1255] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1249 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1250 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1251 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1252 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1253 [(4,2),(5,2)] D [1248] [] [] [] [((4,2),(5,2))] [1256,1253,1254,1255] CONDITIONAL_S
Y_MEAS 1254 [(5,2)] HALF_D_PLUS_2 [1248] [] [] [] [] [1256,1253,1254,1255] CONDITIONAL_S
IDLE 1255 [(4,2)] HALF_D_PLUS_2 [1248] [] [] [] [] [1256,1253,1254,1255] CONDITIONAL_S
DISCARD 1256 [(5,2)] 0 [1248] [] [] [] [] [1256,1253,1254,1255] CONDITIONAL_S
MERGE 1257 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1257,1258,1259,1260] CONDITIONAL_S
Y_MEAS 1258 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1257,1258,1259,1260] CONDITIONAL_S
IDLE 1259 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1257,1258,1259,1260] CONDITIONAL_S
DISCARD 1260 [(5,2)] 0 [] [] [] [] [] [1257,1258,1259,1260] CONDITIONAL_S
INJECT_T 1261 [(4,0)] D [] [] [] [] [] [] none
MERGE 1262 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1267,1268,1269,1270] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1263 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1264 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1265 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1266 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1267 [(4,2),(5,2)] D [1262] [] [] [] [((4,2),(5,2))] [1267,1268,1269,1270] CONDITIONAL_S
Y_MEAS 1268 [(5,2)] HALF_D_PLUS_2 [1262] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
IDLE 1269 [(4,2)] HALF_D_PLUS_2 [1262] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
DISCARD 1270 [(5,2)] 0 [1262] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
INJECT_T 1271 [(4,0)] D [] [] [] [] [] [] none
MERGE 1272 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1280,1277,1278,1279] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1273 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1274 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1275 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1276 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1277 [(4,2),(5,2)] D [1272] [] [] [] [((4,2),(5,2))] [1280,1277,1278,1279] CONDITIONAL_S
Y_MEAS 1278 [(5,2)] HALF_D_PLUS_2 [1272] [] [] [] [] [1280,1277,1278,1279] CONDITIONAL_S
IDLE 1279 [(4,2)] HALF_D_PLUS_2 [1272] [] [] [] [] [1280,1277,1278,1279] CONDITIONAL_S
DISCARD 1280 [(5,2)] 0 [1272] [] [] [] [] [1280,1277,1278,1279] CONDITIONAL_S
MERGE 1281 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1281,1282,1283,1284] CONDITIONAL_S
Y_MEAS 1282 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1281,1282,1283,1284] CONDITIONAL_S
IDLE 1283 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1281,1282,1283,1284] CONDITIONAL_S
DISCARD 1284 [(5,2)] 0 [] [] [] [] [] [1281,1282,1283,1284] CONDITIONAL_S
INJECT_T 1285 [(4,0)] D [] [] [] [] [] [] none
MERGE 1286 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1291,1292,1293,1294] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1287 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1288 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1289 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1290 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1291 [(4,2),(5,2)] D [1286] [] [] [] [((4,2),(5,2))] [1291,1292,1293,1294] CONDITIONAL_S
Y_MEAS 1292 [(5,2)] HALF_D_PLUS_2 [1286] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
IDLE 1293 [(4,2)] HALF_D_PLUS_2 [1286] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
DISCARD 1294 [(5,2)] 0 [1286] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
MERGE 1295 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1296,1297,1298,1295] CONDITIONAL_S
Y_MEAS 1296 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1296,1297,1298,1295] CONDITIONAL_S
IDLE 1297 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1296,1297,1298,1295] CONDITIONAL_S
DISCARD 1298 [(5,2)] 0 [] [] [] [] [] [1296,1297,1298,1295] CONDITIONAL_S
INJECT_T 1299 [(4,0)] D [] [] [] [] [] [] none
MERGE 1300 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1305,1306,1307,1308] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1301 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1302 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1303 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1304 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1305 [(4,2),(5,2)] D [1300] [] [] [] [((4,2),(5,2))] [1305,1306,1307,1308] CONDITIONAL_S
Y_MEAS 1306 [(5,2)] HALF_D_PLUS_2 [1300] [] [] [] [] [1305,1306,1307,1308] CONDITIONAL_S
IDLE 1307 [(4,2)] HALF_D_PLUS_2 [1300] [] [] [] [] [1305,1306,1307,1308] CONDITIONAL_S
DISCARD 1308 [(5,2)] 0 [1300] [] [] [] [] [1305,1306,1307,1308] CONDITIONAL_S
INJECT_T 1309 [(4,0)] D [] [] [] [] [] [] none
MERGE 1310 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1315,1316,1317,1318] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1311 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1312 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1313 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1314 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1315 [(4,2),(5,2)] D [1310] [] [] [] [((4,2),(5,2))] [1315,1316,1317,1318] CONDITIONAL_S
Y_MEAS 1316 [(5,2)] HALF_D_PLUS_2 [1310] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
IDLE 1317 [(4,2)] HALF_D_PLUS_2 [1310] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
DISCARD 1318 [(5,2)] 0 [1310] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
INJECT_T 1319 [(4,0)] D [] [] [] [] [] [] none
MERGE 1320 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1328,1325,1326,1327] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1321 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1322 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1323 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1324 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1325 [(4,2),(5,2)] D [1320] [] [] [] [((4,2),(5,2))] [1328,1325,1326,1327] CONDITIONAL_S
Y_MEAS 1326 [(5,2)] HALF_D_PLUS_2 [1320] [] [] [] [] [1328,1325,1326,1327] CONDITIONAL_S
IDLE 1327 [(4,2)] HALF_D_PLUS_2 [1320] [] [] [] [] [1328,1325,1326,1327] CONDITIONAL_S
DISCARD 1328 [(5,2)] 0 [1320] [] [] [] [] [1328,1325,1326,1327] CONDITIONAL_S
MERGE 1329 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1329,1330,1331,1332] CONDITIONAL_S
Y_MEAS 1330 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1329,1330,1331,1332] CONDITIONAL_S
IDLE 1331 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1329,1330,1331,1332] CONDITIONAL_S
DISCARD 1332 [(5,2)] 0 [] [] [] [] [] [1329,1330,1331,1332] CONDITIONAL_S
INJECT_T 1333 [(4,0)] D [] [] [] [] [] [] none
MERGE 1334 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1339,1340,1341,1342] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1335 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1336 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1337 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1338 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1339 [(4,2),(5,2)] D [1334] [] [] [] [((4,2),(5,2))] [1339,1340,1341,1342] CONDITIONAL_S
Y_MEAS 1340 [(5,2)] HALF_D_PLUS_2 [1334] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
IDLE 1341 [(4,2)] HALF_D_PLUS_2 [1334] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
DISCARD 1342 [(5,2)] 0 [1334] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
MERGE 1343 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1344,1345,1346,1343] CONDITIONAL_S
Y_MEAS 1344 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1344,1345,1346,1343] CONDITIONAL_S
IDLE 1345 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1344,1345,1346,1343] CONDITIONAL_S
DISCARD 1346 [(5,2)] 0 [] [] [] [] [] [1344,1345,1346,1343] CONDITIONAL_S
INJECT_T 1347 [(4,0)] D [] [] [] [] [] [] none
MERGE 1348 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1353,1354,1355,1356] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1349 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1350 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1351 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1352 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1353 [(4,2),(5,2)] D [1348] [] [] [] [((4,2),(5,2))] [1353,1354,1355,1356] CONDITIONAL_S
Y_MEAS 1354 [(5,2)] HALF_D_PLUS_2 [1348] [] [] [] [] [1353,1354,1355,1356] CONDITIONAL_S
IDLE 1355 [(4,2)] HALF_D_PLUS_2 [1348] [] [] [] [] [1353,1354,1355,1356] CONDITIONAL_S
DISCARD 1356 [(5,2)] 0 [1348] [] [] [] [] [1353,1354,1355,1356] CONDITIONAL_S
MERGE 1357 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1360,1357,1358,1359] CONDITIONAL_S
Y_MEAS 1358 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1360,1357,1358,1359] CONDITIONAL_S
IDLE 1359 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1360,1357,1358,1359] CONDITIONAL_S
DISCARD 1360 [(5,2)] 0 [] [] [] [] [] [1360,1357,1358,1359] CONDITIONAL_S
INJECT_T 1361 [(4,0)] D [] [] [] [] [] [] none
MERGE 1362 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1368,1369,1370,1367] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1363 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1364 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1365 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1366 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1367 [(4,2),(5,2)] D [1362] [] [] [] [((4,2),(5,2))] [1368,1369,1370,1367] CONDITIONAL_S
Y_MEAS 1368 [(5,2)] HALF_D_PLUS_2 [1362] [] [] [] [] [1368,1369,1370,1367] CONDITIONAL_S
IDLE 1369 [(4,2)] HALF_D_PLUS_2 [1362] [] [] [] [] [1368,1369,1370,1367] CONDITIONAL_S
DISCARD 1370 [(5,2)] 0 [1362] [] [] [] [] [1368,1369,1370,1367] CONDITIONAL_S
INJECT_T 1371 [(4,0)] D [] [] [] [] [] [] none
MERGE 1372 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1377,1378,1379,1380] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1373 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1374 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1375 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1376 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1377 [(4,2),(5,2)] D [1372] [] [] [] [((4,2),(5,2))] [1377,1378,1379,1380] CONDITIONAL_S
Y_MEAS 1378 [(5,2)] HALF_D_PLUS_2 [1372] [] [] [] [] [1377,1378,1379,1380] CONDITIONAL_S
IDLE 1379 [(4,2)] HALF_D_PLUS_2 [1372] [] [] [] [] [1377,1378,1379,1380] CONDITIONAL_S
DISCARD 1380 [(5,2)] 0 [1372] [] [] [] [] [1377,1378,1379,1380] CONDITIONAL_S
MERGE 1381 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1384,1381,1382,1383] CONDITIONAL_S
Y_MEAS 1382 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1384,1381,1382,1383] CONDITIONAL_S
IDLE 1383 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1384,1381,1382,1383] CONDITIONAL_S
DISCARD 1384 [(5,2)] 0 [] [] [] [] [] [1384,1381,1382,1383] CONDITIONAL_S
INJECT_T 1385 [(4,0)] D [] [] [] [] [] [] none
MERGE 1386 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1392,1393,1394,1391] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1387 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1388 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1389 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1390 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1391 [(4,2),(5,2)] D [1386] [] [] [] [((4,2),(5,2))] [1392,1393,1394,1391] CONDITIONAL_S
Y_MEAS 1392 [(5,2)] HALF_D_PLUS_2 [1386] [] [] [] [] [1392,1393,1394,1391] CONDITIONAL_S
IDLE 1393 [(4,2)] HALF_D_PLUS_2 [1386] [] [] [] [] [1392,1393,1394,1391] CONDITIONAL_S
DISCARD 1394 [(5,2)] 0 [1386] [] [] [] [] [1392,1393,1394,1391] CONDITIONAL_S
MERGE 1395 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1395,1396,1397,1398] CONDITIONAL_S
Y_MEAS 1396 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
IDLE 1397 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
DISCARD 1398 [(5,2)] 0 [] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
INJECT_T 1399 [(4,0)] D [] [] [] [] [] [] none
MERGE 1400 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1408,1405,1406,1407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1401 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1402 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1403 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1404 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1405 [(4,2),(5,2)] D [1400] [] [] [] [((4,2),(5,2))] [1408,1405,1406,1407] CONDITIONAL_S
Y_MEAS 1406 [(5,2)] HALF_D_PLUS_2 [1400] [] [] [] [] [1408,1405,1406,1407] CONDITIONAL_S
IDLE 1407 [(4,2)] HALF_D_PLUS_2 [1400] [] [] [] [] [1408,1405,1406,1407] CONDITIONAL_S
DISCARD 1408 [(5,2)] 0 [1400] [] [] [] [] [1408,1405,1406,1407] CONDITIONAL_S
INJECT_T 1409 [(4,0)] D [] [] [] [] [] [] none
MERGE 1410 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1416,1417,1418,1415] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1411 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1412 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1413 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1414 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1415 [(4,2),(5,2)] D [1410] [] [] [] [((4,2),(5,2))] [1416,1417,1418,1415] CONDITIONAL_S
Y_MEAS 1416 [(5,2)] HALF_D_PLUS_2 [1410] [] [] [] [] [1416,1417,1418,1415] CONDITIONAL_S
IDLE 1417 [(4,2)] HALF_D_PLUS_2 [1410] [] [] [] [] [1416,1417,1418,1415] CONDITIONAL_S
DISCARD 1418 [(5,2)] 0 [1410] [] [] [] [] [1416,1417,1418,1415] CONDITIONAL_S
INJECT_T 1419 [(4,0)] D [] [] [] [] [] [] none
MERGE 1420 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1425,1426,1427,1428] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1421 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1422 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1423 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1424 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1425 [(4,2),(5,2)] D [1420] [] [] [] [((4,2),(5,2))] [1425,1426,1427,1428] CONDITIONAL_S
Y_MEAS 1426 [(5,2)] HALF_D_PLUS_2 [1420] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
IDLE 1427 [(4,2)] HALF_D_PLUS_2 [1420] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
DISCARD 1428 [(5,2)] 0 [1420] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
INJECT_T 1429 [(4,0)] D [] [] [] [] [] [] none
MERGE 1430 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1435,1436,1437,1438] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1431 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1432 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1433 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1434 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1435 [(4,2),(5,2)] D [1430] [] [] [] [((4,2),(5,2))] [1435,1436,1437,1438] CONDITIONAL_S
Y_MEAS 1436 [(5,2)] HALF_D_PLUS_2 [1430] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
IDLE 1437 [(4,2)] HALF_D_PLUS_2 [1430] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
DISCARD 1438 [(5,2)] 0 [1430] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
INJECT_T 1439 [(4,0)] D [] [] [] [] [] [] none
MERGE 1440 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1448,1445,1446,1447] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1441 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1442 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1443 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1444 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1445 [(4,2),(5,2)] D [1440] [] [] [] [((4,2),(5,2))] [1448,1445,1446,1447] CONDITIONAL_S
Y_MEAS 1446 [(5,2)] HALF_D_PLUS_2 [1440] [] [] [] [] [1448,1445,1446,1447] CONDITIONAL_S
IDLE 1447 [(4,2)] HALF_D_PLUS_2 [1440] [] [] [] [] [1448,1445,1446,1447] CONDITIONAL_S
DISCARD 1448 [(5,2)] 0 [1440] [] [] [] [] [1448,1445,1446,1447] CONDITIONAL_S
MERGE 1449 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1449,1450,1451,1452] CONDITIONAL_S
Y_MEAS 1450 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1449,1450,1451,1452] CONDITIONAL_S
IDLE 1451 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1449,1450,1451,1452] CONDITIONAL_S
DISCARD 1452 [(5,2)] 0 [] [] [] [] [] [1449,1450,1451,1452] CONDITIONAL_S
INJECT_T 1453 [(4,0)] D [] [] [] [] [] [] none
MERGE 1454 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1459,1460,1461,1462] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1455 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1456 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1457 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1458 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1459 [(4,2),(5,2)] D [1454] [] [] [] [((4,2),(5,2))] [1459,1460,1461,1462] CONDITIONAL_S
Y_MEAS 1460 [(5,2)] HALF_D_PLUS_2 [1454] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
IDLE 1461 [(4,2)] HALF_D_PLUS_2 [1454] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
DISCARD 1462 [(5,2)] 0 [1454] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
MERGE 1463 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1464,1465,1466,1463] CONDITIONAL_S
Y_MEAS 1464 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1464,1465,1466,1463] CONDITIONAL_S
IDLE 1465 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1464,1465,1466,1463] CONDITIONAL_S
DISCARD 1466 [(5,2)] 0 [] [] [] [] [] [1464,1465,1466,1463] CONDITIONAL_S
INJECT_T 1467 [(4,0)] D [] [] [] [] [] [] none
MERGE 1468 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1473,1474,1475,1476] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1469 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1470 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1471 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1472 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1473 [(4,2),(5,2)] D [1468] [] [] [] [((4,2),(5,2))] [1473,1474,1475,1476] CONDITIONAL_S
Y_MEAS 1474 [(5,2)] HALF_D_PLUS_2 [1468] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
IDLE 1475 [(4,2)] HALF_D_PLUS_2 [1468] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
DISCARD 1476 [(5,2)] 0 [1468] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
INJECT_T 1477 [(4,0)] D [] [] [] [] [] [] none
MERGE 1478 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1483,1484,1485,1486] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1479 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1480 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1481 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1482 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1483 [(4,2),(5,2)] D [1478] [] [] [] [((4,2),(5,2))] [1483,1484,1485,1486] CONDITIONAL_S
Y_MEAS 1484 [(5,2)] HALF_D_PLUS_2 [1478] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1485 [(4,2)] HALF_D_PLUS_2 [1478] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
DISCARD 1486 [(5,2)] 0 [1478] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
MERGE 1487 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1488,1489,1490,1487] CONDITIONAL_S
Y_MEAS 1488 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1488,1489,1490,1487] CONDITIONAL_S
IDLE 1489 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1488,1489,1490,1487] CONDITIONAL_S
DISCARD 1490 [(5,2)] 0 [] [] [] [] [] [1488,1489,1490,1487] CONDITIONAL_S
INJECT_T 1491 [(4,0)] D [] [] [] [] [] [] none
MERGE 1492 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1497,1498,1499,1500] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1493 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1494 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1495 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1496 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1497 [(4,2),(5,2)] D [1492] [] [] [] [((4,2),(5,2))] [1497,1498,1499,1500] CONDITIONAL_S
Y_MEAS 1498 [(5,2)] HALF_D_PLUS_2 [1492] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
IDLE 1499 [(4,2)] HALF_D_PLUS_2 [1492] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
DISCARD 1500 [(5,2)] 0 [1492] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
MERGE 1501 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1504,1501,1502,1503] CONDITIONAL_S
Y_MEAS 1502 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1504,1501,1502,1503] CONDITIONAL_S
IDLE 1503 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1504,1501,1502,1503] CONDITIONAL_S
DISCARD 1504 [(5,2)] 0 [] [] [] [] [] [1504,1501,1502,1503] CONDITIONAL_S
INJECT_T 1505 [(4,0)] D [] [] [] [] [] [] none
MERGE 1506 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1512,1513,1514,1511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1507 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1508 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1509 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1510 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1511 [(4,2),(5,2)] D [1506] [] [] [] [((4,2),(5,2))] [1512,1513,1514,1511] CONDITIONAL_S
Y_MEAS 1512 [(5,2)] HALF_D_PLUS_2 [1506] [] [] [] [] [1512,1513,1514,1511] CONDITIONAL_S
IDLE 1513 [(4,2)] HALF_D_PLUS_2 [1506] [] [] [] [] [1512,1513,1514,1511] CONDITIONAL_S
DISCARD 1514 [(5,2)] 0 [1506] [] [] [] [] [1512,1513,1514,1511] CONDITIONAL_S
INJECT_T 1515 [(4,0)] D [] [] [] [] [] [] none
MERGE 1516 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1521,1522,1523,1524] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1517 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1518 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1519 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1520 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1521 [(4,2),(5,2)] D [1516] [] [] [] [((4,2),(5,2))] [1521,1522,1523,1524] CONDITIONAL_S
Y_MEAS 1522 [(5,2)] HALF_D_PLUS_2 [1516] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
IDLE 1523 [(4,2)] HALF_D_PLUS_2 [1516] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
DISCARD 1524 [(5,2)] 0 [1516] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
INJECT_T 1525 [(4,0)] D [] [] [] [] [] [] none
MERGE 1526 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1531,1532,1533,1534] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1527 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1528 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1529 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1530 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1531 [(4,2),(5,2)] D [1526] [] [] [] [((4,2),(5,2))] [1531,1532,1533,1534] CONDITIONAL_S
Y_MEAS 1532 [(5,2)] HALF_D_PLUS_2 [1526] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1533 [(4,2)] HALF_D_PLUS_2 [1526] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
DISCARD 1534 [(5,2)] 0 [1526] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
MERGE 1535 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1536,1537,1538,1535] CONDITIONAL_S
Y_MEAS 1536 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1536,1537,1538,1535] CONDITIONAL_S
IDLE 1537 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1536,1537,1538,1535] CONDITIONAL_S
DISCARD 1538 [(5,2)] 0 [] [] [] [] [] [1536,1537,1538,1535] CONDITIONAL_S
INJECT_T 1539 [(4,0)] D [] [] [] [] [] [] none
MERGE 1540 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1545,1546,1547,1548] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1541 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1542 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1543 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1544 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1545 [(4,2),(5,2)] D [1540] [] [] [] [((4,2),(5,2))] [1545,1546,1547,1548] CONDITIONAL_S
Y_MEAS 1546 [(5,2)] HALF_D_PLUS_2 [1540] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
IDLE 1547 [(4,2)] HALF_D_PLUS_2 [1540] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
DISCARD 1548 [(5,2)] 0 [1540] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
MERGE 1549 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1552,1549,1550,1551] CONDITIONAL_S
Y_MEAS 1550 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1552,1549,1550,1551] CONDITIONAL_S
IDLE 1551 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1552,1549,1550,1551] CONDITIONAL_S
DISCARD 1552 [(5,2)] 0 [] [] [] [] [] [1552,1549,1550,1551] CONDITIONAL_S
INJECT_T 1553 [(4,0)] D [] [] [] [] [] [] none
MERGE 1554 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1560,1561,1562,1559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1555 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1556 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1557 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1558 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1559 [(4,2),(5,2)] D [1554] [] [] [] [((4,2),(5,2))] [1560,1561,1562,1559] CONDITIONAL_S
Y_MEAS 1560 [(5,2)] HALF_D_PLUS_2 [1554] [] [] [] [] [1560,1561,1562,1559] CONDITIONAL_S
IDLE 1561 [(4,2)] HALF_D_PLUS_2 [1554] [] [] [] [] [1560,1561,1562,1559] CONDITIONAL_S
DISCARD 1562 [(5,2)] 0 [1554] [] [] [] [] [1560,1561,1562,1559] CONDITIONAL_S
INJECT_T 1563 [(4,0)] D [] [] [] [] [] [] none
MERGE 1564 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1569,1570,1571,1572] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1565 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1566 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1567 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1568 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1569 [(4,2),(5,2)] D [1564] [] [] [] [((4,2),(5,2))] [1569,1570,1571,1572] CONDITIONAL_S
Y_MEAS 1570 [(5,2)] HALF_D_PLUS_2 [1564] [] [] [] [] [1569,1570,1571,1572] CONDITIONAL_S
IDLE 1571 [(4,2)] HALF_D_PLUS_2 [1564] [] [] [] [] [1569,1570,1571,1572] CONDITIONAL_S
DISCARD 1572 [(5,2)] 0 [1564] [] [] [] [] [1569,1570,1571,1572] CONDITIONAL_S
MERGE 1573 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1576,1573,1574,1575] CONDITIONAL_S
Y_MEAS 1574 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1576,1573,1574,1575] CONDITIONAL_S
IDLE 1575 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1576,1573,1574,1575] CONDITIONAL_S
DISCARD 1576 [(5,2)] 0 [] [] [] [] [] [1576,1573,1574,1575] CONDITIONAL_S
INJECT_T 1577 [(4,0)] D [] [] [] [] [] [] none
MERGE 1578 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1584,1585,1586,1583] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1579 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1580 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1581 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1582 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1583 [(4,2),(5,2)] D [1578] [] [] [] [((4,2),(5,2))] [1584,1585,1586,1583] CONDITIONAL_S
Y_MEAS 1584 [(5,2)] HALF_D_PLUS_2 [1578] [] [] [] [] [1584,1585,1586,1583] CONDITIONAL_S
IDLE 1585 [(4,2)] HALF_D_PLUS_2 [1578] [] [] [] [] [1584,1585,1586,1583] CONDITIONAL_S
DISCARD 1586 [(5,2)] 0 [1578] [] [] [] [] [1584,1585,1586,1583] CONDITIONAL_S
MERGE 1587 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1587,1588,1589,1590] CONDITIONAL_S
Y_MEAS 1588 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
IDLE 1589 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
DISCARD 1590 [(5,2)] 0 [] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
INJECT_T 1591 [(4,0)] D [] [] [] [] [] [] none
MERGE 1592 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1600,1597,1598,1599] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1593 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1594 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1595 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1596 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1597 [(4,2),(5,2)] D [1592] [] [] [] [((4,2),(5,2))] [1600,1597,1598,1599] CONDITIONAL_S
Y_MEAS 1598 [(5,2)] HALF_D_PLUS_2 [1592] [] [] [] [] [1600,1597,1598,1599] CONDITIONAL_S
IDLE 1599 [(4,2)] HALF_D_PLUS_2 [1592] [] [] [] [] [1600,1597,1598,1599] CONDITIONAL_S
DISCARD 1600 [(5,2)] 0 [1592] [] [] [] [] [1600,1597,1598,1599] CONDITIONAL_S
MERGE 1601 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1601,1602,1603,1604] CONDITIONAL_S
Y_MEAS 1602 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1601,1602,1603,1604] CONDITIONAL_S
IDLE 1603 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1601,1602,1603,1604] CONDITIONAL_S
DISCARD 1604 [(5,2)] 0 [] [] [] [] [] [1601,1602,1603,1604] CONDITIONAL_S
INJECT_T 1605 [(4,0)] D [] [] [] [] [] [] none
MERGE 1606 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1611,1612,1613,1614] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1607 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1608 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1609 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1610 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1611 [(4,2),(5,2)] D [1606] [] [] [] [((4,2),(5,2))] [1611,1612,1613,1614] CONDITIONAL_S
Y_MEAS 1612 [(5,2)] HALF_D_PLUS_2 [1606] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
IDLE 1613 [(4,2)] HALF_D_PLUS_2 [1606] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
DISCARD 1614 [(5,2)] 0 [1606] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
MERGE 1615 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1616,1617,1618,1615] CONDITIONAL_S
Y_MEAS 1616 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1616,1617,1618,1615] CONDITIONAL_S
IDLE 1617 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1616,1617,1618,1615] CONDITIONAL_S
DISCARD 1618 [(5,2)] 0 [] [] [] [] [] [1616,1617,1618,1615] CONDITIONAL_S
INJECT_T 1619 [(4,0)] D [] [] [] [] [] [] none
MERGE 1620 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1625,1626,1627,1628] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1621 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1622 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1623 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1624 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1625 [(4,2),(5,2)] D [1620] [] [] [] [((4,2),(5,2))] [1625,1626,1627,1628] CONDITIONAL_S
Y_MEAS 1626 [(5,2)] HALF_D_PLUS_2 [1620] [] [] [] [] [1625,1626,1627,1628] CONDITIONAL_S
IDLE 1627 [(4,2)] HALF_D_PLUS_2 [1620] [] [] [] [] [1625,1626,1627,1628] CONDITIONAL_S
DISCARD 1628 [(5,2)] 0 [1620] [] [] [] [] [1625,1626,1627,1628] CONDITIONAL_S
MERGE 1629 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1632,1629,1630,1631] CONDITIONAL_S
Y_MEAS 1630 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1632,1629,1630,1631] CONDITIONAL_S
IDLE 1631 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1632,1629,1630,1631] CONDITIONAL_S
DISCARD 1632 [(5,2)] 0 [] [] [] [] [] [1632,1629,1630,1631] CONDITIONAL_S
INJECT_T 1633 [(4,0)] D [] [] [] [] [] [] none
MERGE 1634 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1640,1641,1642,1639] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1635 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1636 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1637 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1638 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1639 [(4,2),(5,2)] D [1634] [] [] [] [((4,2),(5,2))] [1640,1641,1642,1639] CONDITIONAL_S
Y_MEAS 1640 [(5,2)] HALF_D_PLUS_2 [1634] [] [] [] [] [1640,1641,1642,1639] CONDITIONAL_S
IDLE 1641 [(4,2)] HALF_D_PLUS_2 [1634] [] [] [] [] [1640,1641,1642,1639] CONDITIONAL_S
DISCARD 1642 [(5,2)] 0 [1634] [] [] [] [] [1640,1641,1642,1639] CONDITIONAL_S
MERGE 1643 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1643,1644,1645,1646] CONDITIONAL_S
Y_MEAS 1644 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1645 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
DISCARD 1646 [(5,2)] 0 [] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
INJECT_T 1647 [(4,0)] D [] [] [] [] [] [] none
MERGE 1648 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1656,1653,1654,1655] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1649 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1650 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1651 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1652 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1653 [(4,2),(5,2)] D [1648] [] [] [] [((4,2),(5,2))] [1656,1653,1654,1655] CONDITIONAL_S
Y_MEAS 1654 [(5,2)] HALF_D_PLUS_2 [1648] [] [] [] [] [1656,1653,1654,1655] CONDITIONAL_S
IDLE 1655 [(4,2)] HALF_D_PLUS_2 [1648] [] [] [] [] [1656,1653,1654,1655] CONDITIONAL_S
DISCARD 1656 [(5,2)] 0 [1648] [] [] [] [] [1656,1653,1654,1655] CONDITIONAL_S
INJECT_T 1657 [(4,0)] D [] [] [] [] [] [] none
MERGE 1658 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1664,1665,1666,1663] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1659 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1660 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1661 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1662 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1663 [(4,2),(5,2)] D [1658] [] [] [] [((4,2),(5,2))] [1664,1665,1666,1663] CONDITIONAL_S
Y_MEAS 1664 [(5,2)] HALF_D_PLUS_2 [1658] [] [] [] [] [1664,1665,1666,1663] CONDITIONAL_S
IDLE 1665 [(4,2)] HALF_D_PLUS_2 [1658] [] [] [] [] [1664,1665,1666,1663] CONDITIONAL_S
DISCARD 1666 [(5,2)] 0 [1658] [] [] [] [] [1664,1665,1666,1663] CONDITIONAL_S
INJECT_T 1667 [(4,0)] D [] [] [] [] [] [] none
MERGE 1668 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1673,1674,1675,1676] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1669 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1670 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1671 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1672 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1673 [(4,2),(5,2)] D [1668] [] [] [] [((4,2),(5,2))] [1673,1674,1675,1676] CONDITIONAL_S
Y_MEAS 1674 [(5,2)] HALF_D_PLUS_2 [1668] [] [] [] [] [1673,1674,1675,1676] CONDITIONAL_S
IDLE 1675 [(4,2)] HALF_D_PLUS_2 [1668] [] [] [] [] [1673,1674,1675,1676] CONDITIONAL_S
DISCARD 1676 [(5,2)] 0 [1668] [] [] [] [] [1673,1674,1675,1676] CONDITIONAL_S
INJECT_T 1677 [(4,0)] D [] [] [] [] [] [] none
MERGE 1678 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1683,1684,1685,1686] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1679 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1680 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1681 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1682 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1683 [(4,2),(5,2)] D [1678] [] [] [] [((4,2),(5,2))] [1683,1684,1685,1686] CONDITIONAL_S
Y_MEAS 1684 [(5,2)] HALF_D_PLUS_2 [1678] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1685 [(4,2)] HALF_D_PLUS_2 [1678] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
DISCARD 1686 [(5,2)] 0 [1678] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
MERGE 1687 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1688,1689,1690,1687] CONDITIONAL_S
Y_MEAS 1688 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1688,1689,1690,1687] CONDITIONAL_S
IDLE 1689 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1688,1689,1690,1687] CONDITIONAL_S
DISCARD 1690 [(5,2)] 0 [] [] [] [] [] [1688,1689,1690,1687] CONDITIONAL_S
INJECT_T 1691 [(4,0)] D [] [] [] [] [] [] none
MERGE 1692 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1697,1698,1699,1700] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1693 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1694 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1695 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1696 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1697 [(4,2),(5,2)] D [1692] [] [] [] [((4,2),(5,2))] [1697,1698,1699,1700] CONDITIONAL_S
Y_MEAS 1698 [(5,2)] HALF_D_PLUS_2 [1692] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
IDLE 1699 [(4,2)] HALF_D_PLUS_2 [1692] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
DISCARD 1700 [(5,2)] 0 [1692] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
MERGE 1701 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1704,1701,1702,1703] CONDITIONAL_S
Y_MEAS 1702 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1704,1701,1702,1703] CONDITIONAL_S
IDLE 1703 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1704,1701,1702,1703] CONDITIONAL_S
DISCARD 1704 [(5,2)] 0 [] [] [] [] [] [1704,1701,1702,1703] CONDITIONAL_S
INJECT_T 1705 [(4,0)] D [] [] [] [] [] [] none
MERGE 1706 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1712,1713,1714,1711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1707 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1708 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1709 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1710 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1711 [(4,2),(5,2)] D [1706] [] [] [] [((4,2),(5,2))] [1712,1713,1714,1711] CONDITIONAL_S
Y_MEAS 1712 [(5,2)] HALF_D_PLUS_2 [1706] [] [] [] [] [1712,1713,1714,1711] CONDITIONAL_S
IDLE 1713 [(4,2)] HALF_D_PLUS_2 [1706] [] [] [] [] [1712,1713,1714,1711] CONDITIONAL_S
DISCARD 1714 [(5,2)] 0 [1706] [] [] [] [] [1712,1713,1714,1711] CONDITIONAL_S
MERGE 1715 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1715,1716,1717,1718] CONDITIONAL_S
Y_MEAS 1716 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
IDLE 1717 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
DISCARD 1718 [(5,2)] 0 [] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
INJECT_T 1719 [(4,0)] D [] [] [] [] [] [] none
MERGE 1720 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1728,1725,1726,1727] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1721 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1722 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1723 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1724 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1725 [(4,2),(5,2)] D [1720] [] [] [] [((4,2),(5,2))] [1728,1725,1726,1727] CONDITIONAL_S
Y_MEAS 1726 [(5,2)] HALF_D_PLUS_2 [1720] [] [] [] [] [1728,1725,1726,1727] CONDITIONAL_S
IDLE 1727 [(4,2)] HALF_D_PLUS_2 [1720] [] [] [] [] [1728,1725,1726,1727] CONDITIONAL_S
DISCARD 1728 [(5,2)] 0 [1720] [] [] [] [] [1728,1725,1726,1727] CONDITIONAL_S
MERGE 1729 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1729,1730,1731,1732] CONDITIONAL_S
Y_MEAS 1730 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
IDLE 1731 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
DISCARD 1732 [(5,2)] 0 [] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
INJECT_T 1733 [(4,0)] D [] [] [] [] [] [] none
MERGE 1734 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1739,1740,1741,1742] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1735 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1736 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1737 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1738 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1739 [(4,2),(5,2)] D [1734] [] [] [] [((4,2),(5,2))] [1739,1740,1741,1742] CONDITIONAL_S
Y_MEAS 1740 [(5,2)] HALF_D_PLUS_2 [1734] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
IDLE 1741 [(4,2)] HALF_D_PLUS_2 [1734] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
DISCARD 1742 [(5,2)] 0 [1734] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
INJECT_T 1743 [(4,0)] D [] [] [] [] [] [] none
MERGE 1744 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1752,1749,1750,1751] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1745 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1746 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1747 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1748 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1749 [(4,2),(5,2)] D [1744] [] [] [] [((4,2),(5,2))] [1752,1749,1750,1751] CONDITIONAL_S
Y_MEAS 1750 [(5,2)] HALF_D_PLUS_2 [1744] [] [] [] [] [1752,1749,1750,1751] CONDITIONAL_S
IDLE 1751 [(4,2)] HALF_D_PLUS_2 [1744] [] [] [] [] [1752,1749,1750,1751] CONDITIONAL_S
DISCARD 1752 [(5,2)] 0 [1744] [] [] [] [] [1752,1749,1750,1751] CONDITIONAL_S
INJECT_T 1753 [(4,0)] D [] [] [] [] [] [] none
MERGE 1754 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1760,1761,1762,1759] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1755 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1756 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1757 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1758 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1759 [(4,2),(5,2)] D [1754] [] [] [] [((4,2),(5,2))] [1760,1761,1762,1759] CONDITIONAL_S
Y_MEAS 1760 [(5,2)] HALF_D_PLUS_2 [1754] [] [] [] [] [1760,1761,1762,1759] CONDITIONAL_S
IDLE 1761 [(4,2)] HALF_D_PLUS_2 [1754] [] [] [] [] [1760,1761,1762,1759] CONDITIONAL_S
DISCARD 1762 [(5,2)] 0 [1754] [] [] [] [] [1760,1761,1762,1759] CONDITIONAL_S
INJECT_T 1763 [(4,0)] D [] [] [] [] [] [] none
MERGE 1764 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1769,1770,1771,1772] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1765 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1766 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1767 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1768 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1769 [(4,2),(5,2)] D [1764] [] [] [] [((4,2),(5,2))] [1769,1770,1771,1772] CONDITIONAL_S
Y_MEAS 1770 [(5,2)] HALF_D_PLUS_2 [1764] [] [] [] [] [1769,1770,1771,1772] CONDITIONAL_S
IDLE 1771 [(4,2)] HALF_D_PLUS_2 [1764] [] [] [] [] [1769,1770,1771,1772] CONDITIONAL_S
DISCARD 1772 [(5,2)] 0 [1764] [] [] [] [] [1769,1770,1771,1772] CONDITIONAL_S
INJECT_T 1773 [(4,0)] D [] [] [] [] [] [] none
MERGE 1774 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1779,1780,1781,1782] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1775 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1776 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1777 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1778 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1779 [(4,2),(5,2)] D [1774] [] [] [] [((4,2),(5,2))] [1779,1780,1781,1782] CONDITIONAL_S
Y_MEAS 1780 [(5,2)] HALF_D_PLUS_2 [1774] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
IDLE 1781 [(4,2)] HALF_D_PLUS_2 [1774] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
DISCARD 1782 [(5,2)] 0 [1774] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
MERGE 1783 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1784,1785,1786,1783] CONDITIONAL_S
Y_MEAS 1784 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1784,1785,1786,1783] CONDITIONAL_S
IDLE 1785 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1784,1785,1786,1783] CONDITIONAL_S
DISCARD 1786 [(5,2)] 0 [] [] [] [] [] [1784,1785,1786,1783] CONDITIONAL_S
INJECT_T 1787 [(4,0)] D [] [] [] [] [] [] none
MERGE 1788 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1793,1794,1795,1796] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1789 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1790 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1791 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1792 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1793 [(4,2),(5,2)] D [1788] [] [] [] [((4,2),(5,2))] [1793,1794,1795,1796] CONDITIONAL_S
Y_MEAS 1794 [(5,2)] HALF_D_PLUS_2 [1788] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
IDLE 1795 [(4,2)] HALF_D_PLUS_2 [1788] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
DISCARD 1796 [(5,2)] 0 [1788] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
MERGE 1797 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1800,1797,1798,1799] CONDITIONAL_S
Y_MEAS 1798 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1800,1797,1798,1799] CONDITIONAL_S
IDLE 1799 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1800,1797,1798,1799] CONDITIONAL_S
DISCARD 1800 [(5,2)] 0 [] [] [] [] [] [1800,1797,1798,1799] CONDITIONAL_S
INJECT_T 1801 [(4,0)] D [] [] [] [] [] [] none
MERGE 1802 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1808,1809,1810,1807] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1803 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1804 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1805 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1806 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1807 [(4,2),(5,2)] D [1802] [] [] [] [((4,2),(5,2))] [1808,1809,1810,1807] CONDITIONAL_S
Y_MEAS 1808 [(5,2)] HALF_D_PLUS_2 [1802] [] [] [] [] [1808,1809,1810,1807] CONDITIONAL_S
IDLE 1809 [(4,2)] HALF_D_PLUS_2 [1802] [] [] [] [] [1808,1809,1810,1807] CONDITIONAL_S
DISCARD 1810 [(5,2)] 0 [1802] [] [] [] [] [1808,1809,1810,1807] CONDITIONAL_S
INJECT_T 1811 [(4,0)] D [] [] [] [] [] [] none
MERGE 1812 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1817,1818,1819,1820] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1813 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1814 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1815 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1816 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1817 [(4,2),(5,2)] D [1812] [] [] [] [((4,2),(5,2))] [1817,1818,1819,1820] CONDITIONAL_S
Y_MEAS 1818 [(5,2)] HALF_D_PLUS_2 [1812] [] [] [] [] [1817,1818,1819,1820] CONDITIONAL_S
IDLE 1819 [(4,2)] HALF_D_PLUS_2 [1812] [] [] [] [] [1817,1818,1819,1820] CONDITIONAL_S
DISCARD 1820 [(5,2)] 0 [1812] [] [] [] [] [1817,1818,1819,1820] CONDITIONAL_S
INJECT_T 1821 [(4,0)] D [] [] [] [] [] [] none
MERGE 1822 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1827,1828,1829,1830] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1823 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1824 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1825 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1826 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1827 [(4,2),(5,2)] D [1822] [] [] [] [((4,2),(5,2))] [1827,1828,1829,1830] CONDITIONAL_S
Y_MEAS 1828 [(5,2)] HALF_D_PLUS_2 [1822] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1829 [(4,2)] HALF_D_PLUS_2 [1822] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
DISCARD 1830 [(5,2)] 0 [1822] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
MERGE 1831 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1832,1833,1834,1831] CONDITIONAL_S
Y_MEAS 1832 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1832,1833,1834,1831] CONDITIONAL_S
IDLE 1833 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1832,1833,1834,1831] CONDITIONAL_S
DISCARD 1834 [(5,2)] 0 [] [] [] [] [] [1832,1833,1834,1831] CONDITIONAL_S
INJECT_T 1835 [(4,0)] D [] [] [] [] [] [] none
MERGE 1836 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1841,1842,1843,1844] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1837 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1838 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1839 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1840 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1841 [(4,2),(5,2)] D [1836] [] [] [] [((4,2),(5,2))] [1841,1842,1843,1844] CONDITIONAL_S
Y_MEAS 1842 [(5,2)] HALF_D_PLUS_2 [1836] [] [] [] [] [1841,1842,1843,1844] CONDITIONAL_S
IDLE 1843 [(4,2)] HALF_D_PLUS_2 [1836] [] [] [] [] [1841,1842,1843,1844] CONDITIONAL_S
DISCARD 1844 [(5,2)] 0 [1836] [] [] [] [] [1841,1842,1843,1844] CONDITIONAL_S
INJECT_T 1845 [(4,0)] D [] [] [] [] [] [] none
MERGE 1846 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1851,1852,1853,1854] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1847 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1848 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1849 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1850 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1851 [(4,2),(5,2)] D [1846] [] [] [] [((4,2),(5,2))] [1851,1852,1853,1854] CONDITIONAL_S
Y_MEAS 1852 [(5,2)] HALF_D_PLUS_2 [1846] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
IDLE 1853 [(4,2)] HALF_D_PLUS_2 [1846] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
DISCARD 1854 [(5,2)] 0 [1846] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
MERGE 1855 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1856,1857,1858,1855] CONDITIONAL_S
Y_MEAS 1856 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1856,1857,1858,1855] CONDITIONAL_S
IDLE 1857 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1856,1857,1858,1855] CONDITIONAL_S
DISCARD 1858 [(5,2)] 0 [] [] [] [] [] [1856,1857,1858,1855] CONDITIONAL_S
INJECT_T 1859 [(4,0)] D [] [] [] [] [] [] none
MERGE 1860 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1865,1866,1867,1868] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1861 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1862 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1863 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1864 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1865 [(4,2),(5,2)] D [1860] [] [] [] [((4,2),(5,2))] [1865,1866,1867,1868] CONDITIONAL_S
Y_MEAS 1866 [(5,2)] HALF_D_PLUS_2 [1860] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
IDLE 1867 [(4,2)] HALF_D_PLUS_2 [1860] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
DISCARD 1868 [(5,2)] 0 [1860] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
INJECT_T 1869 [(4,0)] D [] [] [] [] [] [] none
MERGE 1870 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1875,1876,1877,1878] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1871 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1872 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1873 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1874 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1875 [(4,2),(5,2)] D [1870] [] [] [] [((4,2),(5,2))] [1875,1876,1877,1878] CONDITIONAL_S
Y_MEAS 1876 [(5,2)] HALF_D_PLUS_2 [1870] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
IDLE 1877 [(4,2)] HALF_D_PLUS_2 [1870] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
DISCARD 1878 [(5,2)] 0 [1870] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
INJECT_T 1879 [(4,0)] D [] [] [] [] [] [] none
MERGE 1880 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1888,1885,1886,1887] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1881 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1882 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1883 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1884 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1885 [(4,2),(5,2)] D [1880] [] [] [] [((4,2),(5,2))] [1888,1885,1886,1887] CONDITIONAL_S
Y_MEAS 1886 [(5,2)] HALF_D_PLUS_2 [1880] [] [] [] [] [1888,1885,1886,1887] CONDITIONAL_S
IDLE 1887 [(4,2)] HALF_D_PLUS_2 [1880] [] [] [] [] [1888,1885,1886,1887] CONDITIONAL_S
DISCARD 1888 [(5,2)] 0 [1880] [] [] [] [] [1888,1885,1886,1887] CONDITIONAL_S
MERGE 1889 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1889,1890,1891,1892] CONDITIONAL_S
Y_MEAS 1890 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
IDLE 1891 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
DISCARD 1892 [(5,2)] 0 [] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
INJECT_T 1893 [(4,0)] D [] [] [] [] [] [] none
MERGE 1894 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1899,1900,1901,1902] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1895 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1896 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1897 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1898 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1899 [(4,2),(5,2)] D [1894] [] [] [] [((4,2),(5,2))] [1899,1900,1901,1902] CONDITIONAL_S
Y_MEAS 1900 [(5,2)] HALF_D_PLUS_2 [1894] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
IDLE 1901 [(4,2)] HALF_D_PLUS_2 [1894] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
DISCARD 1902 [(5,2)] 0 [1894] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
INJECT_T 1903 [(4,0)] D [] [] [] [] [] [] none
MERGE 1904 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1912,1909,1910,1911] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1905 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1906 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1907 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1908 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1909 [(4,2),(5,2)] D [1904] [] [] [] [((4,2),(5,2))] [1912,1909,1910,1911] CONDITIONAL_S
Y_MEAS 1910 [(5,2)] HALF_D_PLUS_2 [1904] [] [] [] [] [1912,1909,1910,1911] CONDITIONAL_S
IDLE 1911 [(4,2)] HALF_D_PLUS_2 [1904] [] [] [] [] [1912,1909,1910,1911] CONDITIONAL_S
DISCARD 1912 [(5,2)] 0 [1904] [] [] [] [] [1912,1909,1910,1911] CONDITIONAL_S
INJECT_T 1913 [(4,0)] D [] [] [] [] [] [] none
MERGE 1914 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1920,1921,1922,1919] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1915 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1916 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1917 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1918 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1919 [(4,2),(5,2)] D [1914] [] [] [] [((4,2),(5,2))] [1920,1921,1922,1919] CONDITIONAL_S
Y_MEAS 1920 [(5,2)] HALF_D_PLUS_2 [1914] [] [] [] [] [1920,1921,1922,1919] CONDITIONAL_S
IDLE 1921 [(4,2)] HALF_D_PLUS_2 [1914] [] [] [] [] [1920,1921,1922,1919] CONDITIONAL_S
DISCARD 1922 [(5,2)] 0 [1914] [] [] [] [] [1920,1921,1922,1919] CONDITIONAL_S
INJECT_T 1923 [(4,0)] D [] [] [] [] [] [] none
MERGE 1924 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1929,1930,1931,1932] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1925 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1926 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1927 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1928 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1929 [(4,2),(5,2)] D [1924] [] [] [] [((4,2),(5,2))] [1929,1930,1931,1932] CONDITIONAL_S
Y_MEAS 1930 [(5,2)] HALF_D_PLUS_2 [1924] [] [] [] [] [1929,1930,1931,1932] CONDITIONAL_S
IDLE 1931 [(4,2)] HALF_D_PLUS_2 [1924] [] [] [] [] [1929,1930,1931,1932] CONDITIONAL_S
DISCARD 1932 [(5,2)] 0 [1924] [] [] [] [] [1929,1930,1931,1932] CONDITIONAL_S
MERGE 1933 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1936,1933,1934,1935] CONDITIONAL_S
Y_MEAS 1934 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
IDLE 1935 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
DISCARD 1936 [(5,2)] 0 [] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
INJECT_T 1937 [(4,0)] D [] [] [] [] [] [] none
MERGE 1938 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1944,1945,1946,1943] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1939 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1940 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1941 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1942 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1943 [(4,2),(5,2)] D [1938] [] [] [] [((4,2),(5,2))] [1944,1945,1946,1943] CONDITIONAL_S
Y_MEAS 1944 [(5,2)] HALF_D_PLUS_2 [1938] [] [] [] [] [1944,1945,1946,1943] CONDITIONAL_S
IDLE 1945 [(4,2)] HALF_D_PLUS_2 [1938] [] [] [] [] [1944,1945,1946,1943] CONDITIONAL_S
DISCARD 1946 [(5,2)] 0 [1938] [] [] [] [] [1944,1945,1946,1943] CONDITIONAL_S
MERGE 1947 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1947,1948,1949,1950] CONDITIONAL_S
Y_MEAS 1948 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
IDLE 1949 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
DISCARD 1950 [(5,2)] 0 [] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
INJECT_T 1951 [(4,0)] D [] [] [] [] [] [] none
MERGE 1952 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1960,1957,1958,1959] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1953 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1954 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1955 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1956 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1957 [(4,2),(5,2)] D [1952] [] [] [] [((4,2),(5,2))] [1960,1957,1958,1959] CONDITIONAL_S
Y_MEAS 1958 [(5,2)] HALF_D_PLUS_2 [1952] [] [] [] [] [1960,1957,1958,1959] CONDITIONAL_S
IDLE 1959 [(4,2)] HALF_D_PLUS_2 [1952] [] [] [] [] [1960,1957,1958,1959] CONDITIONAL_S
DISCARD 1960 [(5,2)] 0 [1952] [] [] [] [] [1960,1957,1958,1959] CONDITIONAL_S
INJECT_T 1961 [(4,0)] D [] [] [] [] [] [] none
MERGE 1962 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1968,1969,1970,1967] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1963 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1964 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1965 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1966 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1967 [(4,2),(5,2)] D [1962] [] [] [] [((4,2),(5,2))] [1968,1969,1970,1967] CONDITIONAL_S
Y_MEAS 1968 [(5,2)] HALF_D_PLUS_2 [1962] [] [] [] [] [1968,1969,1970,1967] CONDITIONAL_S
IDLE 1969 [(4,2)] HALF_D_PLUS_2 [1962] [] [] [] [] [1968,1969,1970,1967] CONDITIONAL_S
DISCARD 1970 [(5,2)] 0 [1962] [] [] [] [] [1968,1969,1970,1967] CONDITIONAL_S
MERGE 1971 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1971,1972,1973,1974] CONDITIONAL_S
Y_MEAS 1972 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
IDLE 1973 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
DISCARD 1974 [(5,2)] 0 [] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
INJECT_T 1975 [(4,0)] D [] [] [] [] [] [] none
MERGE 1976 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1984,1981,1982,1983] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1977 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1978 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1979 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1980 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1981 [(4,2),(5,2)] D [1976] [] [] [] [((4,2),(5,2))] [1984,1981,1982,1983] CONDITIONAL_S
Y_MEAS 1982 [(5,2)] HALF_D_PLUS_2 [1976] [] [] [] [] [1984,1981,1982,1983] CONDITIONAL_S
IDLE 1983 [(4,2)] HALF_D_PLUS_2 [1976] [] [] [] [] [1984,1981,1982,1983] CONDITIONAL_S
DISCARD 1984 [(5,2)] 0 [1976] [] [] [] [] [1984,1981,1982,1983] CONDITIONAL_S
INJECT_T 1985 [(4,0)] D [] [] [] [] [] [] none
MERGE 1986 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1992,1993,1994,1991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1987 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1988 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1989 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1990 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1991 [(4,2),(5,2)] D [1986] [] [] [] [((4,2),(5,2))] [1992,1993,1994,1991] CONDITIONAL_S
Y_MEAS 1992 [(5,2)] HALF_D_PLUS_2 [1986] [] [] [] [] [1992,1993,1994,1991] CONDITIONAL_S
IDLE 1993 [(4,2)] HALF_D_PLUS_2 [1986] [] [] [] [] [1992,1993,1994,1991] CONDITIONAL_S
DISCARD 1994 [(5,2)] 0 [1986] [] [] [] [] [1992,1993,1994,1991] CONDITIONAL_S
INJECT_T 1995 [(4,0)] D [] [] [] [] [] [] none
MERGE 1996 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2001,2002,2003,2004] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1997 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1998 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1999 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2000 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2001 [(4,2),(5,2)] D [1996] [] [] [] [((4,2),(5,2))] [2001,2002,2003,2004] CONDITIONAL_S
Y_MEAS 2002 [(5,2)] HALF_D_PLUS_2 [1996] [] [] [] [] [2001,2002,2003,2004] CONDITIONAL_S
IDLE 2003 [(4,2)] HALF_D_PLUS_2 [1996] [] [] [] [] [2001,2002,2003,2004] CONDITIONAL_S
DISCARD 2004 [(5,2)] 0 [1996] [] [] [] [] [2001,2002,2003,2004] CONDITIONAL_S
MERGE 2005 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2008,2005,2006,2007] CONDITIONAL_S
Y_MEAS 2006 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2008,2005,2006,2007] CONDITIONAL_S
IDLE 2007 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2008,2005,2006,2007] CONDITIONAL_S
DISCARD 2008 [(5,2)] 0 [] [] [] [] [] [2008,2005,2006,2007] CONDITIONAL_S
INJECT_T 2009 [(4,0)] D [] [] [] [] [] [] none
MERGE 2010 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2016,2017,2018,2015] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2011 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2012 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2013 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2014 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2015 [(4,2),(5,2)] D [2010] [] [] [] [((4,2),(5,2))] [2016,2017,2018,2015] CONDITIONAL_S
Y_MEAS 2016 [(5,2)] HALF_D_PLUS_2 [2010] [] [] [] [] [2016,2017,2018,2015] CONDITIONAL_S
IDLE 2017 [(4,2)] HALF_D_PLUS_2 [2010] [] [] [] [] [2016,2017,2018,2015] CONDITIONAL_S
DISCARD 2018 [(5,2)] 0 [2010] [] [] [] [] [2016,2017,2018,2015] CONDITIONAL_S
MERGE 2019 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2019,2020,2021,2022] CONDITIONAL_S
Y_MEAS 2020 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
IDLE 2021 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
DISCARD 2022 [(5,2)] 0 [] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
INJECT_T 2023 [(4,0)] D [] [] [] [] [] [] none
MERGE 2024 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2032,2029,2030,2031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2025 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2026 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2027 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2028 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2029 [(4,2),(5,2)] D [2024] [] [] [] [((4,2),(5,2))] [2032,2029,2030,2031] CONDITIONAL_S
Y_MEAS 2030 [(5,2)] HALF_D_PLUS_2 [2024] [] [] [] [] [2032,2029,2030,2031] CONDITIONAL_S
IDLE 2031 [(4,2)] HALF_D_PLUS_2 [2024] [] [] [] [] [2032,2029,2030,2031] CONDITIONAL_S
DISCARD 2032 [(5,2)] 0 [2024] [] [] [] [] [2032,2029,2030,2031] CONDITIONAL_S
MERGE 2033 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2033,2034,2035,2036] CONDITIONAL_S
Y_MEAS 2034 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2033,2034,2035,2036] CONDITIONAL_S
IDLE 2035 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2033,2034,2035,2036] CONDITIONAL_S
DISCARD 2036 [(5,2)] 0 [] [] [] [] [] [2033,2034,2035,2036] CONDITIONAL_S
INJECT_T 2037 [(4,0)] D [] [] [] [] [] [] none
MERGE 2038 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2043,2044,2045,2046] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2039 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2040 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2041 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2042 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2043 [(4,2),(5,2)] D [2038] [] [] [] [((4,2),(5,2))] [2043,2044,2045,2046] CONDITIONAL_S
Y_MEAS 2044 [(5,2)] HALF_D_PLUS_2 [2038] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
IDLE 2045 [(4,2)] HALF_D_PLUS_2 [2038] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
DISCARD 2046 [(5,2)] 0 [2038] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
INJECT_T 2047 [(4,0)] D [] [] [] [] [] [] none
MERGE 2048 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2056,2053,2054,2055] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2049 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2050 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2051 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2052 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2053 [(4,2),(5,2)] D [2048] [] [] [] [((4,2),(5,2))] [2056,2053,2054,2055] CONDITIONAL_S
Y_MEAS 2054 [(5,2)] HALF_D_PLUS_2 [2048] [] [] [] [] [2056,2053,2054,2055] CONDITIONAL_S
IDLE 2055 [(4,2)] HALF_D_PLUS_2 [2048] [] [] [] [] [2056,2053,2054,2055] CONDITIONAL_S
DISCARD 2056 [(5,2)] 0 [2048] [] [] [] [] [2056,2053,2054,2055] CONDITIONAL_S
MERGE 2057 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2057,2058,2059,2060] CONDITIONAL_S
Y_MEAS 2058 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2057,2058,2059,2060] CONDITIONAL_S
IDLE 2059 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2057,2058,2059,2060] CONDITIONAL_S
DISCARD 2060 [(5,2)] 0 [] [] [] [] [] [2057,2058,2059,2060] CONDITIONAL_S
INJECT_T 2061 [(4,0)] D [] [] [] [] [] [] none
MERGE 2062 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2067,2068,2069,2070] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2063 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2064 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2065 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2066 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2067 [(4,2),(5,2)] D [2062] [] [] [] [((4,2),(5,2))] [2067,2068,2069,2070] CONDITIONAL_S
Y_MEAS 2068 [(5,2)] HALF_D_PLUS_2 [2062] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
IDLE 2069 [(4,2)] HALF_D_PLUS_2 [2062] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
DISCARD 2070 [(5,2)] 0 [2062] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
MERGE 2071 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2072,2073,2074,2071] CONDITIONAL_S
Y_MEAS 2072 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2072,2073,2074,2071] CONDITIONAL_S
IDLE 2073 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2072,2073,2074,2071] CONDITIONAL_S
DISCARD 2074 [(5,2)] 0 [] [] [] [] [] [2072,2073,2074,2071] CONDITIONAL_S
INJECT_T 2075 [(4,0)] D [] [] [] [] [] [] none
MERGE 2076 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2081,2082,2083,2084] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2077 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2078 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2079 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2080 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2081 [(4,2),(5,2)] D [2076] [] [] [] [((4,2),(5,2))] [2081,2082,2083,2084] CONDITIONAL_S
Y_MEAS 2082 [(5,2)] HALF_D_PLUS_2 [2076] [] [] [] [] [2081,2082,2083,2084] CONDITIONAL_S
IDLE 2083 [(4,2)] HALF_D_PLUS_2 [2076] [] [] [] [] [2081,2082,2083,2084] CONDITIONAL_S
DISCARD 2084 [(5,2)] 0 [2076] [] [] [] [] [2081,2082,2083,2084] CONDITIONAL_S
MERGE 2085 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2088,2085,2086,2087] CONDITIONAL_S
Y_MEAS 2086 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2088,2085,2086,2087] CONDITIONAL_S
IDLE 2087 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2088,2085,2086,2087] CONDITIONAL_S
DISCARD 2088 [(5,2)] 0 [] [] [] [] [] [2088,2085,2086,2087] CONDITIONAL_S
INJECT_T 2089 [(4,0)] D [] [] [] [] [] [] none
MERGE 2090 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2096,2097,2098,2095] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2091 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2092 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2093 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2094 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2095 [(4,2),(5,2)] D [2090] [] [] [] [((4,2),(5,2))] [2096,2097,2098,2095] CONDITIONAL_S
Y_MEAS 2096 [(5,2)] HALF_D_PLUS_2 [2090] [] [] [] [] [2096,2097,2098,2095] CONDITIONAL_S
IDLE 2097 [(4,2)] HALF_D_PLUS_2 [2090] [] [] [] [] [2096,2097,2098,2095] CONDITIONAL_S
DISCARD 2098 [(5,2)] 0 [2090] [] [] [] [] [2096,2097,2098,2095] CONDITIONAL_S
MERGE 2099 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2099,2100,2101,2102] CONDITIONAL_S
Y_MEAS 2100 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
IDLE 2101 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
DISCARD 2102 [(5,2)] 0 [] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
INJECT_T 2103 [(4,0)] D [] [] [] [] [] [] none
MERGE 2104 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2112,2109,2110,2111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2105 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2106 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2107 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2108 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2109 [(4,2),(5,2)] D [2104] [] [] [] [((4,2),(5,2))] [2112,2109,2110,2111] CONDITIONAL_S
Y_MEAS 2110 [(5,2)] HALF_D_PLUS_2 [2104] [] [] [] [] [2112,2109,2110,2111] CONDITIONAL_S
IDLE 2111 [(4,2)] HALF_D_PLUS_2 [2104] [] [] [] [] [2112,2109,2110,2111] CONDITIONAL_S
DISCARD 2112 [(5,2)] 0 [2104] [] [] [] [] [2112,2109,2110,2111] CONDITIONAL_S
MERGE 2113 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2113,2114,2115,2116] CONDITIONAL_S
Y_MEAS 2114 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2113,2114,2115,2116] CONDITIONAL_S
IDLE 2115 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2113,2114,2115,2116] CONDITIONAL_S
DISCARD 2116 [(5,2)] 0 [] [] [] [] [] [2113,2114,2115,2116] CONDITIONAL_S
INJECT_T 2117 [(4,0)] D [] [] [] [] [] [] none
MERGE 2118 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2123,2124,2125,2126] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2119 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2120 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2121 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2122 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2123 [(4,2),(5,2)] D [2118] [] [] [] [((4,2),(5,2))] [2123,2124,2125,2126] CONDITIONAL_S
Y_MEAS 2124 [(5,2)] HALF_D_PLUS_2 [2118] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
IDLE 2125 [(4,2)] HALF_D_PLUS_2 [2118] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
DISCARD 2126 [(5,2)] 0 [2118] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
MERGE 2127 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2128,2129,2130,2127] CONDITIONAL_S
Y_MEAS 2128 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2128,2129,2130,2127] CONDITIONAL_S
IDLE 2129 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2128,2129,2130,2127] CONDITIONAL_S
DISCARD 2130 [(5,2)] 0 [] [] [] [] [] [2128,2129,2130,2127] CONDITIONAL_S
INJECT_T 2131 [(4,0)] D [] [] [] [] [] [] none
MERGE 2132 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2137,2138,2139,2140] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2133 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2134 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2135 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2136 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2137 [(4,2),(5,2)] D [2132] [] [] [] [((4,2),(5,2))] [2137,2138,2139,2140] CONDITIONAL_S
Y_MEAS 2138 [(5,2)] HALF_D_PLUS_2 [2132] [] [] [] [] [2137,2138,2139,2140] CONDITIONAL_S
IDLE 2139 [(4,2)] HALF_D_PLUS_2 [2132] [] [] [] [] [2137,2138,2139,2140] CONDITIONAL_S
DISCARD 2140 [(5,2)] 0 [2132] [] [] [] [] [2137,2138,2139,2140] CONDITIONAL_S
MERGE 2141 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2144,2141,2142,2143] CONDITIONAL_S
Y_MEAS 2142 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2144,2141,2142,2143] CONDITIONAL_S
IDLE 2143 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2144,2141,2142,2143] CONDITIONAL_S
DISCARD 2144 [(5,2)] 0 [] [] [] [] [] [2144,2141,2142,2143] CONDITIONAL_S
INJECT_T 2145 [(4,0)] D [] [] [] [] [] [] none
MERGE 2146 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2152,2153,2154,2151] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2147 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2148 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2149 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2150 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2151 [(4,2),(5,2)] D [2146] [] [] [] [((4,2),(5,2))] [2152,2153,2154,2151] CONDITIONAL_S
Y_MEAS 2152 [(5,2)] HALF_D_PLUS_2 [2146] [] [] [] [] [2152,2153,2154,2151] CONDITIONAL_S
IDLE 2153 [(4,2)] HALF_D_PLUS_2 [2146] [] [] [] [] [2152,2153,2154,2151] CONDITIONAL_S
DISCARD 2154 [(5,2)] 0 [2146] [] [] [] [] [2152,2153,2154,2151] CONDITIONAL_S
MERGE 2155 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2155,2156,2157,2158] CONDITIONAL_S
Y_MEAS 2156 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
IDLE 2157 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
DISCARD 2158 [(5,2)] 0 [] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
INJECT_T 2159 [(4,0)] D [] [] [] [] [] [] none
MERGE 2160 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2168,2165,2166,2167] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2161 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2162 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2163 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2164 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2165 [(4,2),(5,2)] D [2160] [] [] [] [((4,2),(5,2))] [2168,2165,2166,2167] CONDITIONAL_S
Y_MEAS 2166 [(5,2)] HALF_D_PLUS_2 [2160] [] [] [] [] [2168,2165,2166,2167] CONDITIONAL_S
IDLE 2167 [(4,2)] HALF_D_PLUS_2 [2160] [] [] [] [] [2168,2165,2166,2167] CONDITIONAL_S
DISCARD 2168 [(5,2)] 0 [2160] [] [] [] [] [2168,2165,2166,2167] CONDITIONAL_S
INJECT_T 2169 [(4,0)] D [] [] [] [] [] [] none
MERGE 2170 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2176,2177,2178,2175] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2171 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2172 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2173 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2174 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2175 [(4,2),(5,2)] D [2170] [] [] [] [((4,2),(5,2))] [2176,2177,2178,2175] CONDITIONAL_S
Y_MEAS 2176 [(5,2)] HALF_D_PLUS_2 [2170] [] [] [] [] [2176,2177,2178,2175] CONDITIONAL_S
IDLE 2177 [(4,2)] HALF_D_PLUS_2 [2170] [] [] [] [] [2176,2177,2178,2175] CONDITIONAL_S
DISCARD 2178 [(5,2)] 0 [2170] [] [] [] [] [2176,2177,2178,2175] CONDITIONAL_S
MERGE 2179 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2179,2180,2181,2182] CONDITIONAL_S
Y_MEAS 2180 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
IDLE 2181 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
DISCARD 2182 [(5,2)] 0 [] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
INJECT_T 2183 [(4,0)] D [] [] [] [] [] [] none
MERGE 2184 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2192,2189,2190,2191] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2185 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2186 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2187 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2188 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2189 [(4,2),(5,2)] D [2184] [] [] [] [((4,2),(5,2))] [2192,2189,2190,2191] CONDITIONAL_S
Y_MEAS 2190 [(5,2)] HALF_D_PLUS_2 [2184] [] [] [] [] [2192,2189,2190,2191] CONDITIONAL_S
IDLE 2191 [(4,2)] HALF_D_PLUS_2 [2184] [] [] [] [] [2192,2189,2190,2191] CONDITIONAL_S
DISCARD 2192 [(5,2)] 0 [2184] [] [] [] [] [2192,2189,2190,2191] CONDITIONAL_S
MERGE 2193 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2193,2194,2195,2196] CONDITIONAL_S
Y_MEAS 2194 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2193,2194,2195,2196] CONDITIONAL_S
IDLE 2195 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2193,2194,2195,2196] CONDITIONAL_S
DISCARD 2196 [(5,2)] 0 [] [] [] [] [] [2193,2194,2195,2196] CONDITIONAL_S
INJECT_T 2197 [(4,0)] D [] [] [] [] [] [] none
MERGE 2198 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2203,2204,2205,2206] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2199 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2200 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2201 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2202 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2203 [(4,2),(5,2)] D [2198] [] [] [] [((4,2),(5,2))] [2203,2204,2205,2206] CONDITIONAL_S
Y_MEAS 2204 [(5,2)] HALF_D_PLUS_2 [2198] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
IDLE 2205 [(4,2)] HALF_D_PLUS_2 [2198] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
DISCARD 2206 [(5,2)] 0 [2198] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
INJECT_T 2207 [(4,0)] D [] [] [] [] [] [] none
MERGE 2208 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2216,2213,2214,2215] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2209 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2210 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2211 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2212 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2213 [(4,2),(5,2)] D [2208] [] [] [] [((4,2),(5,2))] [2216,2213,2214,2215] CONDITIONAL_S
Y_MEAS 2214 [(5,2)] HALF_D_PLUS_2 [2208] [] [] [] [] [2216,2213,2214,2215] CONDITIONAL_S
IDLE 2215 [(4,2)] HALF_D_PLUS_2 [2208] [] [] [] [] [2216,2213,2214,2215] CONDITIONAL_S
DISCARD 2216 [(5,2)] 0 [2208] [] [] [] [] [2216,2213,2214,2215] CONDITIONAL_S
INJECT_T 2217 [(4,0)] D [] [] [] [] [] [] none
MERGE 2218 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2224,2225,2226,2223] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2219 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2220 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2221 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2222 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2223 [(4,2),(5,2)] D [2218] [] [] [] [((4,2),(5,2))] [2224,2225,2226,2223] CONDITIONAL_S
Y_MEAS 2224 [(5,2)] HALF_D_PLUS_2 [2218] [] [] [] [] [2224,2225,2226,2223] CONDITIONAL_S
IDLE 2225 [(4,2)] HALF_D_PLUS_2 [2218] [] [] [] [] [2224,2225,2226,2223] CONDITIONAL_S
DISCARD 2226 [(5,2)] 0 [2218] [] [] [] [] [2224,2225,2226,2223] CONDITIONAL_S
INJECT_T 2227 [(4,0)] D [] [] [] [] [] [] none
MERGE 2228 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2233,2234,2235,2236] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2229 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2230 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2231 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2232 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2233 [(4,2),(5,2)] D [2228] [] [] [] [((4,2),(5,2))] [2233,2234,2235,2236] CONDITIONAL_S
Y_MEAS 2234 [(5,2)] HALF_D_PLUS_2 [2228] [] [] [] [] [2233,2234,2235,2236] CONDITIONAL_S
IDLE 2235 [(4,2)] HALF_D_PLUS_2 [2228] [] [] [] [] [2233,2234,2235,2236] CONDITIONAL_S
DISCARD 2236 [(5,2)] 0 [2228] [] [] [] [] [2233,2234,2235,2236] CONDITIONAL_S
MERGE 2237 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2240,2237,2238,2239] CONDITIONAL_S
Y_MEAS 2238 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2240,2237,2238,2239] CONDITIONAL_S
IDLE 2239 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2240,2237,2238,2239] CONDITIONAL_S
DISCARD 2240 [(5,2)] 0 [] [] [] [] [] [2240,2237,2238,2239] CONDITIONAL_S
INJECT_T 2241 [(4,0)] D [] [] [] [] [] [] none
MERGE 2242 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2248,2249,2250,2247] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2243 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2244 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2245 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2246 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2247 [(4,2),(5,2)] D [2242] [] [] [] [((4,2),(5,2))] [2248,2249,2250,2247] CONDITIONAL_S
Y_MEAS 2248 [(5,2)] HALF_D_PLUS_2 [2242] [] [] [] [] [2248,2249,2250,2247] CONDITIONAL_S
IDLE 2249 [(4,2)] HALF_D_PLUS_2 [2242] [] [] [] [] [2248,2249,2250,2247] CONDITIONAL_S
DISCARD 2250 [(5,2)] 0 [2242] [] [] [] [] [2248,2249,2250,2247] CONDITIONAL_S
INJECT_T 2251 [(4,0)] D [] [] [] [] [] [] none
MERGE 2252 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2257,2258,2259,2260] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2253 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2254 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2255 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2256 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2257 [(4,2),(5,2)] D [2252] [] [] [] [((4,2),(5,2))] [2257,2258,2259,2260] CONDITIONAL_S
Y_MEAS 2258 [(5,2)] HALF_D_PLUS_2 [2252] [] [] [] [] [2257,2258,2259,2260] CONDITIONAL_S
IDLE 2259 [(4,2)] HALF_D_PLUS_2 [2252] [] [] [] [] [2257,2258,2259,2260] CONDITIONAL_S
DISCARD 2260 [(5,2)] 0 [2252] [] [] [] [] [2257,2258,2259,2260] CONDITIONAL_S
MERGE 2261 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2264,2261,2262,2263] CONDITIONAL_S
Y_MEAS 2262 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2264,2261,2262,2263] CONDITIONAL_S
IDLE 2263 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2264,2261,2262,2263] CONDITIONAL_S
DISCARD 2264 [(5,2)] 0 [] [] [] [] [] [2264,2261,2262,2263] CONDITIONAL_S
INJECT_T 2265 [(4,0)] D [] [] [] [] [] [] none
MERGE 2266 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2272,2273,2274,2271] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2267 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2268 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2269 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2270 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2271 [(4,2),(5,2)] D [2266] [] [] [] [((4,2),(5,2))] [2272,2273,2274,2271] CONDITIONAL_S
Y_MEAS 2272 [(5,2)] HALF_D_PLUS_2 [2266] [] [] [] [] [2272,2273,2274,2271] CONDITIONAL_S
IDLE 2273 [(4,2)] HALF_D_PLUS_2 [2266] [] [] [] [] [2272,2273,2274,2271] CONDITIONAL_S
DISCARD 2274 [(5,2)] 0 [2266] [] [] [] [] [2272,2273,2274,2271] CONDITIONAL_S
MERGE 2275 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2275,2276,2277,2278] CONDITIONAL_S
Y_MEAS 2276 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
IDLE 2277 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
DISCARD 2278 [(5,2)] 0 [] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
INJECT_T 2279 [(4,0)] D [] [] [] [] [] [] none
MERGE 2280 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2288,2285,2286,2287] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2281 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2282 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2283 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2284 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2285 [(4,2),(5,2)] D [2280] [] [] [] [((4,2),(5,2))] [2288,2285,2286,2287] CONDITIONAL_S
Y_MEAS 2286 [(5,2)] HALF_D_PLUS_2 [2280] [] [] [] [] [2288,2285,2286,2287] CONDITIONAL_S
IDLE 2287 [(4,2)] HALF_D_PLUS_2 [2280] [] [] [] [] [2288,2285,2286,2287] CONDITIONAL_S
DISCARD 2288 [(5,2)] 0 [2280] [] [] [] [] [2288,2285,2286,2287] CONDITIONAL_S
INJECT_T 2289 [(4,0)] D [] [] [] [] [] [] none
MERGE 2290 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2296,2297,2298,2295] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2291 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2292 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2293 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2294 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2295 [(4,2),(5,2)] D [2290] [] [] [] [((4,2),(5,2))] [2296,2297,2298,2295] CONDITIONAL_S
Y_MEAS 2296 [(5,2)] HALF_D_PLUS_2 [2290] [] [] [] [] [2296,2297,2298,2295] CONDITIONAL_S
IDLE 2297 [(4,2)] HALF_D_PLUS_2 [2290] [] [] [] [] [2296,2297,2298,2295] CONDITIONAL_S
DISCARD 2298 [(5,2)] 0 [2290] [] [] [] [] [2296,2297,2298,2295] CONDITIONAL_S
MERGE 2299 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2299,2300,2301,2302] CONDITIONAL_S
Y_MEAS 2300 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
IDLE 2301 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
DISCARD 2302 [(5,2)] 0 [] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
INJECT_T 2303 [(4,0)] D [] [] [] [] [] [] none
MERGE 2304 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2312,2309,2310,2311] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2305 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2306 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2307 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2308 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2309 [(4,2),(5,2)] D [2304] [] [] [] [((4,2),(5,2))] [2312,2309,2310,2311] CONDITIONAL_S
Y_MEAS 2310 [(5,2)] HALF_D_PLUS_2 [2304] [] [] [] [] [2312,2309,2310,2311] CONDITIONAL_S
IDLE 2311 [(4,2)] HALF_D_PLUS_2 [2304] [] [] [] [] [2312,2309,2310,2311] CONDITIONAL_S
DISCARD 2312 [(5,2)] 0 [2304] [] [] [] [] [2312,2309,2310,2311] CONDITIONAL_S
INJECT_T 2313 [(4,0)] D [] [] [] [] [] [] none
MERGE 2314 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2320,2321,2322,2319] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2315 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2316 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2317 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2318 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2319 [(4,2),(5,2)] D [2314] [] [] [] [((4,2),(5,2))] [2320,2321,2322,2319] CONDITIONAL_S
Y_MEAS 2320 [(5,2)] HALF_D_PLUS_2 [2314] [] [] [] [] [2320,2321,2322,2319] CONDITIONAL_S
IDLE 2321 [(4,2)] HALF_D_PLUS_2 [2314] [] [] [] [] [2320,2321,2322,2319] CONDITIONAL_S
DISCARD 2322 [(5,2)] 0 [2314] [] [] [] [] [2320,2321,2322,2319] CONDITIONAL_S
MERGE 2323 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2323,2324,2325,2326] CONDITIONAL_S
Y_MEAS 2324 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2323,2324,2325,2326] CONDITIONAL_S
IDLE 2325 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2323,2324,2325,2326] CONDITIONAL_S
DISCARD 2326 [(5,2)] 0 [] [] [] [] [] [2323,2324,2325,2326] CONDITIONAL_S
MERGE 2327 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2328,2329,2330,2327] CONDITIONAL_S
Y_MEAS 2328 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2328,2329,2330,2327] CONDITIONAL_S
IDLE 2329 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2328,2329,2330,2327] CONDITIONAL_S
DISCARD 2330 [(5,2)] 0 [] [] [] [] [] [2328,2329,2330,2327] CONDITIONAL_S
MERGE 2331 [(3,8),(3,4),(3,1),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 2332 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 2333 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 2334 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 2335 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 2336 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 2337 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 2338 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2339 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2340 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2341 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 2342 [(3,8),(3,4),(4,3),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 2343 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 2344 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 2345 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 2346 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 2347 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 2348 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 2349 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2350 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 2351 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 2352 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 2353 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2353,2354,2355,2356] CONDITIONAL_S
Y_MEAS 2354 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2353,2354,2355,2356] CONDITIONAL_S
IDLE 2355 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2353,2354,2355,2356] CONDITIONAL_S
DISCARD 2356 [(5,2)] 0 [] [] [] [] [] [2353,2354,2355,2356] CONDITIONAL_S
MERGE 2357 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 2358 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 2359 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2360,2361,2362,2359] CONDITIONAL_S
Y_MEAS 2360 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2360,2361,2362,2359] CONDITIONAL_S
IDLE 2361 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2360,2361,2362,2359] CONDITIONAL_S
DISCARD 2362 [(5,4)] 0 [] [] [] [] [] [2360,2361,2362,2359] CONDITIONAL_S
MERGE 2363 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2363,2364,2365,2366] CONDITIONAL_S
Y_MEAS 2364 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2363,2364,2365,2366] CONDITIONAL_S
IDLE 2365 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2363,2364,2365,2366] CONDITIONAL_S
DISCARD 2366 [(5,2)] 0 [] [] [] [] [] [2363,2364,2365,2366] CONDITIONAL_S
MERGE 2367 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2368,2369,2370,2367] CONDITIONAL_S
Y_MEAS 2368 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2368,2369,2370,2367] CONDITIONAL_S
IDLE 2369 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2368,2369,2370,2367] CONDITIONAL_S
DISCARD 2370 [(5,4)] 0 [] [] [] [] [] [2368,2369,2370,2367] CONDITIONAL_S
INJECT_T 2371 [(4,0)] D [] [] [] [] [] [] none
MERGE 2372 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2377,2378,2379,2380] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2373 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2374 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2375 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2376 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2377 [(4,2),(5,2)] D [2372] [] [] [] [((4,2),(5,2))] [2377,2378,2379,2380] CONDITIONAL_S
Y_MEAS 2378 [(5,2)] HALF_D_PLUS_2 [2372] [] [] [] [] [2377,2378,2379,2380] CONDITIONAL_S
IDLE 2379 [(4,2)] HALF_D_PLUS_2 [2372] [] [] [] [] [2377,2378,2379,2380] CONDITIONAL_S
DISCARD 2380 [(5,2)] 0 [2372] [] [] [] [] [2377,2378,2379,2380] CONDITIONAL_S
MERGE 2381 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2384,2381,2382,2383] CONDITIONAL_S
Y_MEAS 2382 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2384,2381,2382,2383] CONDITIONAL_S
IDLE 2383 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2384,2381,2382,2383] CONDITIONAL_S
DISCARD 2384 [(5,4)] 0 [] [] [] [] [] [2384,2381,2382,2383] CONDITIONAL_S
INJECT_T 2385 [(0,4)] D [] [] [] [] [] [] none
MERGE 2386 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2393,2394,2395,2396] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2387 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2388 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2389 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2390 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2391 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2392 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2393 [(4,4),(5,4)] D [2386] [] [] [] [((4,4),(5,4))] [2393,2394,2395,2396] CONDITIONAL_S
Y_MEAS 2394 [(5,4)] HALF_D_PLUS_2 [2386] [] [] [] [] [2393,2394,2395,2396] CONDITIONAL_S
IDLE 2395 [(4,4)] HALF_D_PLUS_2 [2386] [] [] [] [] [2393,2394,2395,2396] CONDITIONAL_S
DISCARD 2396 [(5,4)] 0 [2386] [] [] [] [] [2393,2394,2395,2396] CONDITIONAL_S
MERGE 2397 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2400,2397,2398,2399] CONDITIONAL_S
Y_MEAS 2398 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2400,2397,2398,2399] CONDITIONAL_S
IDLE 2399 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2400,2397,2398,2399] CONDITIONAL_S
DISCARD 2400 [(5,2)] 0 [] [] [] [] [] [2400,2397,2398,2399] CONDITIONAL_S
INJECT_T 2401 [(4,0)] D [] [] [] [] [] [] none
MERGE 2402 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2408,2409,2410,2407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2403 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2404 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2405 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2406 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2407 [(4,2),(5,2)] D [2402] [] [] [] [((4,2),(5,2))] [2408,2409,2410,2407] CONDITIONAL_S
Y_MEAS 2408 [(5,2)] HALF_D_PLUS_2 [2402] [] [] [] [] [2408,2409,2410,2407] CONDITIONAL_S
IDLE 2409 [(4,2)] HALF_D_PLUS_2 [2402] [] [] [] [] [2408,2409,2410,2407] CONDITIONAL_S
DISCARD 2410 [(5,2)] 0 [2402] [] [] [] [] [2408,2409,2410,2407] CONDITIONAL_S
MERGE 2411 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2411,2412,2413,2414] CONDITIONAL_S
Y_MEAS 2412 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
IDLE 2413 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
DISCARD 2414 [(5,4)] 0 [] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
INJECT_T 2415 [(0,4)] D [] [] [] [] [] [] none
MERGE 2416 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2424,2425,2426,2423] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2417 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2418 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2419 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2420 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2421 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2422 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2423 [(4,4),(5,4)] D [2416] [] [] [] [((4,4),(5,4))] [2424,2425,2426,2423] CONDITIONAL_S
Y_MEAS 2424 [(5,4)] HALF_D_PLUS_2 [2416] [] [] [] [] [2424,2425,2426,2423] CONDITIONAL_S
IDLE 2425 [(4,4)] HALF_D_PLUS_2 [2416] [] [] [] [] [2424,2425,2426,2423] CONDITIONAL_S
DISCARD 2426 [(5,4)] 0 [2416] [] [] [] [] [2424,2425,2426,2423] CONDITIONAL_S
INJECT_T 2427 [(4,0)] D [] [] [] [] [] [] none
MERGE 2428 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2433,2434,2435,2436] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2429 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2430 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2431 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2432 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2433 [(4,2),(5,2)] D [2428] [] [] [] [((4,2),(5,2))] [2433,2434,2435,2436] CONDITIONAL_S
Y_MEAS 2434 [(5,2)] HALF_D_PLUS_2 [2428] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
IDLE 2435 [(4,2)] HALF_D_PLUS_2 [2428] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
DISCARD 2436 [(5,2)] 0 [2428] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
MERGE 2437 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2440,2437,2438,2439] CONDITIONAL_S
Y_MEAS 2438 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2440,2437,2438,2439] CONDITIONAL_S
IDLE 2439 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2440,2437,2438,2439] CONDITIONAL_S
DISCARD 2440 [(5,4)] 0 [] [] [] [] [] [2440,2437,2438,2439] CONDITIONAL_S
INJECT_T 2441 [(0,4)] D [] [] [] [] [] [] none
MERGE 2442 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2449,2450,2451,2452] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2443 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2444 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2445 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2446 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2447 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2448 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2449 [(4,4),(5,4)] D [2442] [] [] [] [((4,4),(5,4))] [2449,2450,2451,2452] CONDITIONAL_S
Y_MEAS 2450 [(5,4)] HALF_D_PLUS_2 [2442] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
IDLE 2451 [(4,4)] HALF_D_PLUS_2 [2442] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
DISCARD 2452 [(5,4)] 0 [2442] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
MERGE 2453 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2456,2453,2454,2455] CONDITIONAL_S
Y_MEAS 2454 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2456,2453,2454,2455] CONDITIONAL_S
IDLE 2455 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2456,2453,2454,2455] CONDITIONAL_S
DISCARD 2456 [(5,2)] 0 [] [] [] [] [] [2456,2453,2454,2455] CONDITIONAL_S
INJECT_T 2457 [(4,0)] D [] [] [] [] [] [] none
MERGE 2458 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2464,2465,2466,2463] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2459 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2460 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2461 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2462 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2463 [(4,2),(5,2)] D [2458] [] [] [] [((4,2),(5,2))] [2464,2465,2466,2463] CONDITIONAL_S
Y_MEAS 2464 [(5,2)] HALF_D_PLUS_2 [2458] [] [] [] [] [2464,2465,2466,2463] CONDITIONAL_S
IDLE 2465 [(4,2)] HALF_D_PLUS_2 [2458] [] [] [] [] [2464,2465,2466,2463] CONDITIONAL_S
DISCARD 2466 [(5,2)] 0 [2458] [] [] [] [] [2464,2465,2466,2463] CONDITIONAL_S
INJECT_T 2467 [(0,4)] D [] [] [] [] [] [] none
MERGE 2468 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2475,2476,2477,2478] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2469 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2470 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2471 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2472 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2473 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2474 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2475 [(4,4),(5,4)] D [2468] [] [] [] [((4,4),(5,4))] [2475,2476,2477,2478] CONDITIONAL_S
Y_MEAS 2476 [(5,4)] HALF_D_PLUS_2 [2468] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
IDLE 2477 [(4,4)] HALF_D_PLUS_2 [2468] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
DISCARD 2478 [(5,4)] 0 [2468] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
MERGE 2479 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2480,2481,2482,2479] CONDITIONAL_S
Y_MEAS 2480 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2480,2481,2482,2479] CONDITIONAL_S
IDLE 2481 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2480,2481,2482,2479] CONDITIONAL_S
DISCARD 2482 [(5,2)] 0 [] [] [] [] [] [2480,2481,2482,2479] CONDITIONAL_S
INJECT_T 2483 [(4,0)] D [] [] [] [] [] [] none
MERGE 2484 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2489,2490,2491,2492] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2485 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2486 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2487 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2488 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2489 [(4,2),(5,2)] D [2484] [] [] [] [((4,2),(5,2))] [2489,2490,2491,2492] CONDITIONAL_S
Y_MEAS 2490 [(5,2)] HALF_D_PLUS_2 [2484] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
IDLE 2491 [(4,2)] HALF_D_PLUS_2 [2484] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
DISCARD 2492 [(5,2)] 0 [2484] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
MERGE 2493 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2496,2493,2494,2495] CONDITIONAL_S
Y_MEAS 2494 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2496,2493,2494,2495] CONDITIONAL_S
IDLE 2495 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2496,2493,2494,2495] CONDITIONAL_S
DISCARD 2496 [(5,4)] 0 [] [] [] [] [] [2496,2493,2494,2495] CONDITIONAL_S
INJECT_T 2497 [(0,4)] D [] [] [] [] [] [] none
MERGE 2498 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2505,2506,2507,2508] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2499 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2500 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2501 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2502 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2503 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2504 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2505 [(4,4),(5,4)] D [2498] [] [] [] [((4,4),(5,4))] [2505,2506,2507,2508] CONDITIONAL_S
Y_MEAS 2506 [(5,4)] HALF_D_PLUS_2 [2498] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
IDLE 2507 [(4,4)] HALF_D_PLUS_2 [2498] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
DISCARD 2508 [(5,4)] 0 [2498] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
MERGE 2509 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2512,2509,2510,2511] CONDITIONAL_S
Y_MEAS 2510 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2512,2509,2510,2511] CONDITIONAL_S
IDLE 2511 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2512,2509,2510,2511] CONDITIONAL_S
DISCARD 2512 [(5,2)] 0 [] [] [] [] [] [2512,2509,2510,2511] CONDITIONAL_S
INJECT_T 2513 [(4,0)] D [] [] [] [] [] [] none
MERGE 2514 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2528,2529,2530,2527] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2515 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2516 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2517 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2518 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 2519 [(0,4)] D [] [] [] [] [] [] none
MERGE 2520 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2531,2532,2533,2534] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2521 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2522 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2523 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2524 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2525 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2526 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2527 [(4,2),(5,2)] D [2514] [] [] [] [((4,2),(5,2))] [2528,2529,2530,2527] CONDITIONAL_S
Y_MEAS 2528 [(5,2)] HALF_D_PLUS_2 [2514] [] [] [] [] [2528,2529,2530,2527] CONDITIONAL_S
IDLE 2529 [(4,2)] HALF_D_PLUS_2 [2514] [] [] [] [] [2528,2529,2530,2527] CONDITIONAL_S
DISCARD 2530 [(5,2)] 0 [2514] [] [] [] [] [2528,2529,2530,2527] CONDITIONAL_S
MERGE 2531 [(4,4),(5,4)] D [2520] [] [] [] [((4,4),(5,4))] [2531,2532,2533,2534] CONDITIONAL_S
Y_MEAS 2532 [(5,4)] HALF_D_PLUS_2 [2520] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
IDLE 2533 [(4,4)] HALF_D_PLUS_2 [2520] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
DISCARD 2534 [(5,4)] 0 [2520] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
INJECT_T 2535 [(0,4)] D [] [] [] [] [] [] none
MERGE 2536 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2553,2554,2555,2556] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2537 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2538 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2539 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2540 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2541 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2542 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2543 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2544,2545,2546,2543] CONDITIONAL_S
Y_MEAS 2544 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2544,2545,2546,2543] CONDITIONAL_S
IDLE 2545 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2544,2545,2546,2543] CONDITIONAL_S
DISCARD 2546 [(5,2)] 0 [] [] [] [] [] [2544,2545,2546,2543] CONDITIONAL_S
INJECT_T 2547 [(4,0)] D [] [] [] [] [] [] none
MERGE 2548 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2560,2557,2558,2559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2549 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2550 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2551 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2552 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2553 [(4,4),(5,4)] D [2536] [] [] [] [((4,4),(5,4))] [2553,2554,2555,2556] CONDITIONAL_S
Y_MEAS 2554 [(5,4)] HALF_D_PLUS_2 [2536] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
IDLE 2555 [(4,4)] HALF_D_PLUS_2 [2536] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
DISCARD 2556 [(5,4)] 0 [2536] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
MERGE 2557 [(4,2),(5,2)] D [2548] [] [] [] [((4,2),(5,2))] [2560,2557,2558,2559] CONDITIONAL_S
Y_MEAS 2558 [(5,2)] HALF_D_PLUS_2 [2548] [] [] [] [] [2560,2557,2558,2559] CONDITIONAL_S
IDLE 2559 [(4,2)] HALF_D_PLUS_2 [2548] [] [] [] [] [2560,2557,2558,2559] CONDITIONAL_S
DISCARD 2560 [(5,2)] 0 [2548] [] [] [] [] [2560,2557,2558,2559] CONDITIONAL_S
INJECT_T 2561 [(0,4)] D [] [] [] [] [] [] none
MERGE 2562 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2569,2570,2571,2572] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2563 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2564 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2565 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2566 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2567 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2568 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2569 [(4,4),(5,4)] D [2562] [] [] [] [((4,4),(5,4))] [2569,2570,2571,2572] CONDITIONAL_S
Y_MEAS 2570 [(5,4)] HALF_D_PLUS_2 [2562] [] [] [] [] [2569,2570,2571,2572] CONDITIONAL_S
IDLE 2571 [(4,4)] HALF_D_PLUS_2 [2562] [] [] [] [] [2569,2570,2571,2572] CONDITIONAL_S
DISCARD 2572 [(5,4)] 0 [2562] [] [] [] [] [2569,2570,2571,2572] CONDITIONAL_S
MERGE 2573 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2576,2573,2574,2575] CONDITIONAL_S
Y_MEAS 2574 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2576,2573,2574,2575] CONDITIONAL_S
IDLE 2575 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2576,2573,2574,2575] CONDITIONAL_S
DISCARD 2576 [(5,2)] 0 [] [] [] [] [] [2576,2573,2574,2575] CONDITIONAL_S
INJECT_T 2577 [(4,0)] D [] [] [] [] [] [] none
MERGE 2578 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2584,2585,2586,2583] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2579 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2580 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2581 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2582 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2583 [(4,2),(5,2)] D [2578] [] [] [] [((4,2),(5,2))] [2584,2585,2586,2583] CONDITIONAL_S
Y_MEAS 2584 [(5,2)] HALF_D_PLUS_2 [2578] [] [] [] [] [2584,2585,2586,2583] CONDITIONAL_S
IDLE 2585 [(4,2)] HALF_D_PLUS_2 [2578] [] [] [] [] [2584,2585,2586,2583] CONDITIONAL_S
DISCARD 2586 [(5,2)] 0 [2578] [] [] [] [] [2584,2585,2586,2583] CONDITIONAL_S
INJECT_T 2587 [(0,4)] D [] [] [] [] [] [] none
MERGE 2588 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2595,2596,2597,2598] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2589 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2590 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2591 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2592 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2593 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2594 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2595 [(4,4),(5,4)] D [2588] [] [] [] [((4,4),(5,4))] [2595,2596,2597,2598] CONDITIONAL_S
Y_MEAS 2596 [(5,4)] HALF_D_PLUS_2 [2588] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
IDLE 2597 [(4,4)] HALF_D_PLUS_2 [2588] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
DISCARD 2598 [(5,4)] 0 [2588] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
INJECT_T 2599 [(4,0)] D [] [] [] [] [] [] none
MERGE 2600 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2608,2605,2606,2607] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2601 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2602 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2603 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2604 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2605 [(4,2),(5,2)] D [2600] [] [] [] [((4,2),(5,2))] [2608,2605,2606,2607] CONDITIONAL_S
Y_MEAS 2606 [(5,2)] HALF_D_PLUS_2 [2600] [] [] [] [] [2608,2605,2606,2607] CONDITIONAL_S
IDLE 2607 [(4,2)] HALF_D_PLUS_2 [2600] [] [] [] [] [2608,2605,2606,2607] CONDITIONAL_S
DISCARD 2608 [(5,2)] 0 [2600] [] [] [] [] [2608,2605,2606,2607] CONDITIONAL_S
MERGE 2609 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2609,2610,2611,2612] CONDITIONAL_S
Y_MEAS 2610 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2609,2610,2611,2612] CONDITIONAL_S
IDLE 2611 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2609,2610,2611,2612] CONDITIONAL_S
DISCARD 2612 [(5,4)] 0 [] [] [] [] [] [2609,2610,2611,2612] CONDITIONAL_S
INJECT_T 2613 [(0,4)] D [] [] [] [] [] [] none
MERGE 2614 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2624,2621,2622,2623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2615 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2616 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2617 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2618 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2619 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2620 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2621 [(4,4),(5,4)] D [2614] [] [] [] [((4,4),(5,4))] [2624,2621,2622,2623] CONDITIONAL_S
Y_MEAS 2622 [(5,4)] HALF_D_PLUS_2 [2614] [] [] [] [] [2624,2621,2622,2623] CONDITIONAL_S
IDLE 2623 [(4,4)] HALF_D_PLUS_2 [2614] [] [] [] [] [2624,2621,2622,2623] CONDITIONAL_S
DISCARD 2624 [(5,4)] 0 [2614] [] [] [] [] [2624,2621,2622,2623] CONDITIONAL_S
MERGE 2625 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2625,2626,2627,2628] CONDITIONAL_S
Y_MEAS 2626 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2625,2626,2627,2628] CONDITIONAL_S
IDLE 2627 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2625,2626,2627,2628] CONDITIONAL_S
DISCARD 2628 [(5,2)] 0 [] [] [] [] [] [2625,2626,2627,2628] CONDITIONAL_S
INJECT_T 2629 [(4,0)] D [] [] [] [] [] [] none
MERGE 2630 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2635,2636,2637,2638] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2631 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2632 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2633 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2634 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2635 [(4,2),(5,2)] D [2630] [] [] [] [((4,2),(5,2))] [2635,2636,2637,2638] CONDITIONAL_S
Y_MEAS 2636 [(5,2)] HALF_D_PLUS_2 [2630] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
IDLE 2637 [(4,2)] HALF_D_PLUS_2 [2630] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
DISCARD 2638 [(5,2)] 0 [2630] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
INJECT_T 2639 [(0,4)] D [] [] [] [] [] [] none
MERGE 2640 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2648,2649,2650,2647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2641 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2642 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2643 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2644 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2645 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2646 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2647 [(4,4),(5,4)] D [2640] [] [] [] [((4,4),(5,4))] [2648,2649,2650,2647] CONDITIONAL_S
Y_MEAS 2648 [(5,4)] HALF_D_PLUS_2 [2640] [] [] [] [] [2648,2649,2650,2647] CONDITIONAL_S
IDLE 2649 [(4,4)] HALF_D_PLUS_2 [2640] [] [] [] [] [2648,2649,2650,2647] CONDITIONAL_S
DISCARD 2650 [(5,4)] 0 [2640] [] [] [] [] [2648,2649,2650,2647] CONDITIONAL_S
INJECT_T 2651 [(4,0)] D [] [] [] [] [] [] none
MERGE 2652 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2657,2658,2659,2660] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2653 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2654 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2655 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2656 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2657 [(4,2),(5,2)] D [2652] [] [] [] [((4,2),(5,2))] [2657,2658,2659,2660] CONDITIONAL_S
Y_MEAS 2658 [(5,2)] HALF_D_PLUS_2 [2652] [] [] [] [] [2657,2658,2659,2660] CONDITIONAL_S
IDLE 2659 [(4,2)] HALF_D_PLUS_2 [2652] [] [] [] [] [2657,2658,2659,2660] CONDITIONAL_S
DISCARD 2660 [(5,2)] 0 [2652] [] [] [] [] [2657,2658,2659,2660] CONDITIONAL_S
MERGE 2661 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2664,2661,2662,2663] CONDITIONAL_S
Y_MEAS 2662 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2664,2661,2662,2663] CONDITIONAL_S
IDLE 2663 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2664,2661,2662,2663] CONDITIONAL_S
DISCARD 2664 [(5,4)] 0 [] [] [] [] [] [2664,2661,2662,2663] CONDITIONAL_S
INJECT_T 2665 [(0,4)] D [] [] [] [] [] [] none
MERGE 2666 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2673,2674,2675,2676] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2667 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2668 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2669 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2670 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2671 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2672 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2673 [(4,4),(5,4)] D [2666] [] [] [] [((4,4),(5,4))] [2673,2674,2675,2676] CONDITIONAL_S
Y_MEAS 2674 [(5,4)] HALF_D_PLUS_2 [2666] [] [] [] [] [2673,2674,2675,2676] CONDITIONAL_S
IDLE 2675 [(4,4)] HALF_D_PLUS_2 [2666] [] [] [] [] [2673,2674,2675,2676] CONDITIONAL_S
DISCARD 2676 [(5,4)] 0 [2666] [] [] [] [] [2673,2674,2675,2676] CONDITIONAL_S
MERGE 2677 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2680,2677,2678,2679] CONDITIONAL_S
Y_MEAS 2678 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2680,2677,2678,2679] CONDITIONAL_S
IDLE 2679 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2680,2677,2678,2679] CONDITIONAL_S
DISCARD 2680 [(5,2)] 0 [] [] [] [] [] [2680,2677,2678,2679] CONDITIONAL_S
INJECT_T 2681 [(4,0)] D [] [] [] [] [] [] none
MERGE 2682 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2688,2689,2690,2687] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2683 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2684 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2685 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2686 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2687 [(4,2),(5,2)] D [2682] [] [] [] [((4,2),(5,2))] [2688,2689,2690,2687] CONDITIONAL_S
Y_MEAS 2688 [(5,2)] HALF_D_PLUS_2 [2682] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
IDLE 2689 [(4,2)] HALF_D_PLUS_2 [2682] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
DISCARD 2690 [(5,2)] 0 [2682] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
MERGE 2691 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2691,2692,2693,2694] CONDITIONAL_S
Y_MEAS 2692 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2691,2692,2693,2694] CONDITIONAL_S
IDLE 2693 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2691,2692,2693,2694] CONDITIONAL_S
DISCARD 2694 [(5,4)] 0 [] [] [] [] [] [2691,2692,2693,2694] CONDITIONAL_S
INJECT_T 2695 [(0,4)] D [] [] [] [] [] [] none
MERGE 2696 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2712,2709,2710,2711] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2697 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2698 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2699 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2700 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2701 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2702 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 2703 [(4,0)] D [] [] [] [] [] [] none
MERGE 2704 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2713,2714,2715,2716] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2705 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2706 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2707 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2708 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2709 [(4,4),(5,4)] D [2696] [] [] [] [((4,4),(5,4))] [2712,2709,2710,2711] CONDITIONAL_S
Y_MEAS 2710 [(5,4)] HALF_D_PLUS_2 [2696] [] [] [] [] [2712,2709,2710,2711] CONDITIONAL_S
IDLE 2711 [(4,4)] HALF_D_PLUS_2 [2696] [] [] [] [] [2712,2709,2710,2711] CONDITIONAL_S
DISCARD 2712 [(5,4)] 0 [2696] [] [] [] [] [2712,2709,2710,2711] CONDITIONAL_S
MERGE 2713 [(4,2),(5,2)] D [2704] [] [] [] [((4,2),(5,2))] [2713,2714,2715,2716] CONDITIONAL_S
Y_MEAS 2714 [(5,2)] HALF_D_PLUS_2 [2704] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
IDLE 2715 [(4,2)] HALF_D_PLUS_2 [2704] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
DISCARD 2716 [(5,2)] 0 [2704] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
INJECT_T 2717 [(0,4)] D [] [] [] [] [] [] none
MERGE 2718 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2728,2725,2726,2727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2719 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2720 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2721 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2722 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2723 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2724 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2725 [(4,4),(5,4)] D [2718] [] [] [] [((4,4),(5,4))] [2728,2725,2726,2727] CONDITIONAL_S
Y_MEAS 2726 [(5,4)] HALF_D_PLUS_2 [2718] [] [] [] [] [2728,2725,2726,2727] CONDITIONAL_S
IDLE 2727 [(4,4)] HALF_D_PLUS_2 [2718] [] [] [] [] [2728,2725,2726,2727] CONDITIONAL_S
DISCARD 2728 [(5,4)] 0 [2718] [] [] [] [] [2728,2725,2726,2727] CONDITIONAL_S
MERGE 2729 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2729,2730,2731,2732] CONDITIONAL_S
Y_MEAS 2730 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
IDLE 2731 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
DISCARD 2732 [(5,2)] 0 [] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
INJECT_T 2733 [(4,0)] D [] [] [] [] [] [] none
MERGE 2734 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2739,2740,2741,2742] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2735 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2736 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2737 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2738 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2739 [(4,2),(5,2)] D [2734] [] [] [] [((4,2),(5,2))] [2739,2740,2741,2742] CONDITIONAL_S
Y_MEAS 2740 [(5,2)] HALF_D_PLUS_2 [2734] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
IDLE 2741 [(4,2)] HALF_D_PLUS_2 [2734] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
DISCARD 2742 [(5,2)] 0 [2734] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
INJECT_T 2743 [(0,4)] D [] [] [] [] [] [] none
MERGE 2744 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2752,2753,2754,2751] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2745 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2746 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2747 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2748 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2749 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2750 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2751 [(4,4),(5,4)] D [2744] [] [] [] [((4,4),(5,4))] [2752,2753,2754,2751] CONDITIONAL_S
Y_MEAS 2752 [(5,4)] HALF_D_PLUS_2 [2744] [] [] [] [] [2752,2753,2754,2751] CONDITIONAL_S
IDLE 2753 [(4,4)] HALF_D_PLUS_2 [2744] [] [] [] [] [2752,2753,2754,2751] CONDITIONAL_S
DISCARD 2754 [(5,4)] 0 [2744] [] [] [] [] [2752,2753,2754,2751] CONDITIONAL_S
INJECT_T 2755 [(4,0)] D [] [] [] [] [] [] none
MERGE 2756 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2761,2762,2763,2764] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2757 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2758 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2759 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2760 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2761 [(4,2),(5,2)] D [2756] [] [] [] [((4,2),(5,2))] [2761,2762,2763,2764] CONDITIONAL_S
Y_MEAS 2762 [(5,2)] HALF_D_PLUS_2 [2756] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
IDLE 2763 [(4,2)] HALF_D_PLUS_2 [2756] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
DISCARD 2764 [(5,2)] 0 [2756] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
MERGE 2765 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2768,2765,2766,2767] CONDITIONAL_S
Y_MEAS 2766 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2768,2765,2766,2767] CONDITIONAL_S
IDLE 2767 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2768,2765,2766,2767] CONDITIONAL_S
DISCARD 2768 [(5,4)] 0 [] [] [] [] [] [2768,2765,2766,2767] CONDITIONAL_S
INJECT_T 2769 [(0,4)] D [] [] [] [] [] [] none
MERGE 2770 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2784,2785,2786,2783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2771 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2772 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2773 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2774 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2775 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2776 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 2777 [(4,0)] D [] [] [] [] [] [] none
MERGE 2778 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2787,2788,2789,2790] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2779 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2780 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2781 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2782 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2783 [(4,4),(5,4)] D [2770] [] [] [] [((4,4),(5,4))] [2784,2785,2786,2783] CONDITIONAL_S
Y_MEAS 2784 [(5,4)] HALF_D_PLUS_2 [2770] [] [] [] [] [2784,2785,2786,2783] CONDITIONAL_S
IDLE 2785 [(4,4)] HALF_D_PLUS_2 [2770] [] [] [] [] [2784,2785,2786,2783] CONDITIONAL_S
DISCARD 2786 [(5,4)] 0 [2770] [] [] [] [] [2784,2785,2786,2783] CONDITIONAL_S
MERGE 2787 [(4,2),(5,2)] D [2778] [] [] [] [((4,2),(5,2))] [2787,2788,2789,2790] CONDITIONAL_S
Y_MEAS 2788 [(5,2)] HALF_D_PLUS_2 [2778] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
IDLE 2789 [(4,2)] HALF_D_PLUS_2 [2778] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
DISCARD 2790 [(5,2)] 0 [2778] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
INJECT_T 2791 [(0,4)] D [] [] [] [] [] [] none
MERGE 2792 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2808,2805,2806,2807] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2793 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2794 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2795 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2796 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2797 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2798 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 2799 [(4,0)] D [] [] [] [] [] [] none
MERGE 2800 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2809,2810,2811,2812] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2801 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2802 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2803 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2804 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2805 [(4,4),(5,4)] D [2792] [] [] [] [((4,4),(5,4))] [2808,2805,2806,2807] CONDITIONAL_S
Y_MEAS 2806 [(5,4)] HALF_D_PLUS_2 [2792] [] [] [] [] [2808,2805,2806,2807] CONDITIONAL_S
IDLE 2807 [(4,4)] HALF_D_PLUS_2 [2792] [] [] [] [] [2808,2805,2806,2807] CONDITIONAL_S
DISCARD 2808 [(5,4)] 0 [2792] [] [] [] [] [2808,2805,2806,2807] CONDITIONAL_S
MERGE 2809 [(4,2),(5,2)] D [2800] [] [] [] [((4,2),(5,2))] [2809,2810,2811,2812] CONDITIONAL_S
Y_MEAS 2810 [(5,2)] HALF_D_PLUS_2 [2800] [] [] [] [] [2809,2810,2811,2812] CONDITIONAL_S
IDLE 2811 [(4,2)] HALF_D_PLUS_2 [2800] [] [] [] [] [2809,2810,2811,2812] CONDITIONAL_S
DISCARD 2812 [(5,2)] 0 [2800] [] [] [] [] [2809,2810,2811,2812] CONDITIONAL_S
INJECT_T 2813 [(0,4)] D [] [] [] [] [] [] none
MERGE 2814 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2824,2821,2822,2823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2815 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2816 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2817 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2818 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2819 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2820 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2821 [(4,4),(5,4)] D [2814] [] [] [] [((4,4),(5,4))] [2824,2821,2822,2823] CONDITIONAL_S
Y_MEAS 2822 [(5,4)] HALF_D_PLUS_2 [2814] [] [] [] [] [2824,2821,2822,2823] CONDITIONAL_S
IDLE 2823 [(4,4)] HALF_D_PLUS_2 [2814] [] [] [] [] [2824,2821,2822,2823] CONDITIONAL_S
DISCARD 2824 [(5,4)] 0 [2814] [] [] [] [] [2824,2821,2822,2823] CONDITIONAL_S
MERGE 2825 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2825,2826,2827,2828] CONDITIONAL_S
Y_MEAS 2826 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
IDLE 2827 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
DISCARD 2828 [(5,2)] 0 [] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
INJECT_T 2829 [(4,0)] D [] [] [] [] [] [] none
MERGE 2830 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2835,2836,2837,2838] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2831 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2832 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2833 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2834 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2835 [(4,2),(5,2)] D [2830] [] [] [] [((4,2),(5,2))] [2835,2836,2837,2838] CONDITIONAL_S
Y_MEAS 2836 [(5,2)] HALF_D_PLUS_2 [2830] [] [] [] [] [2835,2836,2837,2838] CONDITIONAL_S
IDLE 2837 [(4,2)] HALF_D_PLUS_2 [2830] [] [] [] [] [2835,2836,2837,2838] CONDITIONAL_S
DISCARD 2838 [(5,2)] 0 [2830] [] [] [] [] [2835,2836,2837,2838] CONDITIONAL_S
INJECT_T 2839 [(0,4)] D [] [] [] [] [] [] none
MERGE 2840 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2848,2849,2850,2847] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2841 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2842 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2843 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2844 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2845 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2846 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2847 [(4,4),(5,4)] D [2840] [] [] [] [((4,4),(5,4))] [2848,2849,2850,2847] CONDITIONAL_S
Y_MEAS 2848 [(5,4)] HALF_D_PLUS_2 [2840] [] [] [] [] [2848,2849,2850,2847] CONDITIONAL_S
IDLE 2849 [(4,4)] HALF_D_PLUS_2 [2840] [] [] [] [] [2848,2849,2850,2847] CONDITIONAL_S
DISCARD 2850 [(5,4)] 0 [2840] [] [] [] [] [2848,2849,2850,2847] CONDITIONAL_S
MERGE 2851 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2851,2852,2853,2854] CONDITIONAL_S
Y_MEAS 2852 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2851,2852,2853,2854] CONDITIONAL_S
IDLE 2853 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2851,2852,2853,2854] CONDITIONAL_S
DISCARD 2854 [(5,2)] 0 [] [] [] [] [] [2851,2852,2853,2854] CONDITIONAL_S
INJECT_T 2855 [(4,0)] D [] [] [] [] [] [] none
MERGE 2856 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2872,2869,2870,2871] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2857 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2858 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2859 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2860 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 2861 [(0,4)] D [] [] [] [] [] [] none
MERGE 2862 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2873,2874,2875,2876] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2863 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2864 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2865 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2866 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2867 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2868 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2869 [(4,2),(5,2)] D [2856] [] [] [] [((4,2),(5,2))] [2872,2869,2870,2871] CONDITIONAL_S
Y_MEAS 2870 [(5,2)] HALF_D_PLUS_2 [2856] [] [] [] [] [2872,2869,2870,2871] CONDITIONAL_S
IDLE 2871 [(4,2)] HALF_D_PLUS_2 [2856] [] [] [] [] [2872,2869,2870,2871] CONDITIONAL_S
DISCARD 2872 [(5,2)] 0 [2856] [] [] [] [] [2872,2869,2870,2871] CONDITIONAL_S
MERGE 2873 [(4,4),(5,4)] D [2862] [] [] [] [((4,4),(5,4))] [2873,2874,2875,2876] CONDITIONAL_S
Y_MEAS 2874 [(5,4)] HALF_D_PLUS_2 [2862] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
IDLE 2875 [(4,4)] HALF_D_PLUS_2 [2862] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
DISCARD 2876 [(5,4)] 0 [2862] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
INJECT_T 2877 [(4,0)] D [] [] [] [] [] [] none
MERGE 2878 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2883,2884,2885,2886] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2879 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2880 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2881 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2882 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2883 [(4,2),(5,2)] D [2878] [] [] [] [((4,2),(5,2))] [2883,2884,2885,2886] CONDITIONAL_S
Y_MEAS 2884 [(5,2)] HALF_D_PLUS_2 [2878] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
IDLE 2885 [(4,2)] HALF_D_PLUS_2 [2878] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
DISCARD 2886 [(5,2)] 0 [2878] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
MERGE 2887 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2888,2889,2890,2887] CONDITIONAL_S
Y_MEAS 2888 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2888,2889,2890,2887] CONDITIONAL_S
IDLE 2889 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2888,2889,2890,2887] CONDITIONAL_S
DISCARD 2890 [(5,4)] 0 [] [] [] [] [] [2888,2889,2890,2887] CONDITIONAL_S
INJECT_T 2891 [(0,4)] D [] [] [] [] [] [] none
MERGE 2892 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2899,2900,2901,2902] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2893 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2894 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2895 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2896 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2897 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2898 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2899 [(4,4),(5,4)] D [2892] [] [] [] [((4,4),(5,4))] [2899,2900,2901,2902] CONDITIONAL_S
Y_MEAS 2900 [(5,4)] HALF_D_PLUS_2 [2892] [] [] [] [] [2899,2900,2901,2902] CONDITIONAL_S
IDLE 2901 [(4,4)] HALF_D_PLUS_2 [2892] [] [] [] [] [2899,2900,2901,2902] CONDITIONAL_S
DISCARD 2902 [(5,4)] 0 [2892] [] [] [] [] [2899,2900,2901,2902] CONDITIONAL_S
MERGE 2903 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2904,2905,2906,2903] CONDITIONAL_S
Y_MEAS 2904 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2904,2905,2906,2903] CONDITIONAL_S
IDLE 2905 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2904,2905,2906,2903] CONDITIONAL_S
DISCARD 2906 [(5,2)] 0 [] [] [] [] [] [2904,2905,2906,2903] CONDITIONAL_S
INJECT_T 2907 [(4,0)] D [] [] [] [] [] [] none
MERGE 2908 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2921,2922,2923,2924] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2909 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2910 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2911 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2912 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 2913 [(0,4)] D [] [] [] [] [] [] none
MERGE 2914 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2928,2925,2926,2927] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2915 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2916 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2917 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2918 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2919 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2920 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2921 [(4,2),(5,2)] D [2908] [] [] [] [((4,2),(5,2))] [2921,2922,2923,2924] CONDITIONAL_S
Y_MEAS 2922 [(5,2)] HALF_D_PLUS_2 [2908] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
IDLE 2923 [(4,2)] HALF_D_PLUS_2 [2908] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
DISCARD 2924 [(5,2)] 0 [2908] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
MERGE 2925 [(4,4),(5,4)] D [2914] [] [] [] [((4,4),(5,4))] [2928,2925,2926,2927] CONDITIONAL_S
Y_MEAS 2926 [(5,4)] HALF_D_PLUS_2 [2914] [] [] [] [] [2928,2925,2926,2927] CONDITIONAL_S
IDLE 2927 [(4,4)] HALF_D_PLUS_2 [2914] [] [] [] [] [2928,2925,2926,2927] CONDITIONAL_S
DISCARD 2928 [(5,4)] 0 [2914] [] [] [] [] [2928,2925,2926,2927] CONDITIONAL_S
MERGE 2929 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2929,2930,2931,2932] CONDITIONAL_S
Y_MEAS 2930 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
IDLE 2931 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
DISCARD 2932 [(5,2)] 0 [] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
INJECT_T 2933 [(4,0)] D [] [] [] [] [] [] none
MERGE 2934 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2952,2953,2954,2951] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2935 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2936 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2937 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2938 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2939 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2939,2940,2941,2942] CONDITIONAL_S
Y_MEAS 2940 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2939,2940,2941,2942] CONDITIONAL_S
IDLE 2941 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2939,2940,2941,2942] CONDITIONAL_S
DISCARD 2942 [(5,4)] 0 [] [] [] [] [] [2939,2940,2941,2942] CONDITIONAL_S
INJECT_T 2943 [(0,4)] D [] [] [] [] [] [] none
MERGE 2944 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2955,2956,2957,2958] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2945 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2946 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2947 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2948 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2949 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2950 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2951 [(4,2),(5,2)] D [2934] [] [] [] [((4,2),(5,2))] [2952,2953,2954,2951] CONDITIONAL_S
Y_MEAS 2952 [(5,2)] HALF_D_PLUS_2 [2934] [] [] [] [] [2952,2953,2954,2951] CONDITIONAL_S
IDLE 2953 [(4,2)] HALF_D_PLUS_2 [2934] [] [] [] [] [2952,2953,2954,2951] CONDITIONAL_S
DISCARD 2954 [(5,2)] 0 [2934] [] [] [] [] [2952,2953,2954,2951] CONDITIONAL_S
MERGE 2955 [(4,4),(5,4)] D [2944] [] [] [] [((4,4),(5,4))] [2955,2956,2957,2958] CONDITIONAL_S
Y_MEAS 2956 [(5,4)] HALF_D_PLUS_2 [2944] [] [] [] [] [2955,2956,2957,2958] CONDITIONAL_S
IDLE 2957 [(4,4)] HALF_D_PLUS_2 [2944] [] [] [] [] [2955,2956,2957,2958] CONDITIONAL_S
DISCARD 2958 [(5,4)] 0 [2944] [] [] [] [] [2955,2956,2957,2958] CONDITIONAL_S
INJECT_T 2959 [(4,0)] D [] [] [] [] [] [] none
MERGE 2960 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2976,2973,2974,2975] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2961 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2962 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2963 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2964 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 2965 [(0,4)] D [] [] [] [] [] [] none
MERGE 2966 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2977,2978,2979,2980] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2967 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2968 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2969 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2970 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2971 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2972 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2973 [(4,2),(5,2)] D [2960] [] [] [] [((4,2),(5,2))] [2976,2973,2974,2975] CONDITIONAL_S
Y_MEAS 2974 [(5,2)] HALF_D_PLUS_2 [2960] [] [] [] [] [2976,2973,2974,2975] CONDITIONAL_S
IDLE 2975 [(4,2)] HALF_D_PLUS_2 [2960] [] [] [] [] [2976,2973,2974,2975] CONDITIONAL_S
DISCARD 2976 [(5,2)] 0 [2960] [] [] [] [] [2976,2973,2974,2975] CONDITIONAL_S
MERGE 2977 [(4,4),(5,4)] D [2966] [] [] [] [((4,4),(5,4))] [2977,2978,2979,2980] CONDITIONAL_S
Y_MEAS 2978 [(5,4)] HALF_D_PLUS_2 [2966] [] [] [] [] [2977,2978,2979,2980] CONDITIONAL_S
IDLE 2979 [(4,4)] HALF_D_PLUS_2 [2966] [] [] [] [] [2977,2978,2979,2980] CONDITIONAL_S
DISCARD 2980 [(5,4)] 0 [2966] [] [] [] [] [2977,2978,2979,2980] CONDITIONAL_S
INJECT_T 2981 [(0,4)] D [] [] [] [] [] [] none
MERGE 2982 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3000,3001,3002,2999] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2983 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2984 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2985 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2986 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2987 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2988 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2989 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2992,2989,2990,2991] CONDITIONAL_S
Y_MEAS 2990 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2992,2989,2990,2991] CONDITIONAL_S
IDLE 2991 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2992,2989,2990,2991] CONDITIONAL_S
DISCARD 2992 [(5,2)] 0 [] [] [] [] [] [2992,2989,2990,2991] CONDITIONAL_S
INJECT_T 2993 [(4,0)] D [] [] [] [] [] [] none
MERGE 2994 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3003,3004,3005,3006] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2995 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2996 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2997 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2998 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2999 [(4,4),(5,4)] D [2982] [] [] [] [((4,4),(5,4))] [3000,3001,3002,2999] CONDITIONAL_S
Y_MEAS 3000 [(5,4)] HALF_D_PLUS_2 [2982] [] [] [] [] [3000,3001,3002,2999] CONDITIONAL_S
IDLE 3001 [(4,4)] HALF_D_PLUS_2 [2982] [] [] [] [] [3000,3001,3002,2999] CONDITIONAL_S
DISCARD 3002 [(5,4)] 0 [2982] [] [] [] [] [3000,3001,3002,2999] CONDITIONAL_S
MERGE 3003 [(4,2),(5,2)] D [2994] [] [] [] [((4,2),(5,2))] [3003,3004,3005,3006] CONDITIONAL_S
Y_MEAS 3004 [(5,2)] HALF_D_PLUS_2 [2994] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
IDLE 3005 [(4,2)] HALF_D_PLUS_2 [2994] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
DISCARD 3006 [(5,2)] 0 [2994] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
INJECT_T 3007 [(0,4)] D [] [] [] [] [] [] none
MERGE 3008 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3016,3017,3018,3015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3009 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3010 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3011 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3012 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3013 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3014 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3015 [(4,4),(5,4)] D [3008] [] [] [] [((4,4),(5,4))] [3016,3017,3018,3015] CONDITIONAL_S
Y_MEAS 3016 [(5,4)] HALF_D_PLUS_2 [3008] [] [] [] [] [3016,3017,3018,3015] CONDITIONAL_S
IDLE 3017 [(4,4)] HALF_D_PLUS_2 [3008] [] [] [] [] [3016,3017,3018,3015] CONDITIONAL_S
DISCARD 3018 [(5,4)] 0 [3008] [] [] [] [] [3016,3017,3018,3015] CONDITIONAL_S
MERGE 3019 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3019,3020,3021,3022] CONDITIONAL_S
Y_MEAS 3020 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3019,3020,3021,3022] CONDITIONAL_S
IDLE 3021 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3019,3020,3021,3022] CONDITIONAL_S
DISCARD 3022 [(5,2)] 0 [] [] [] [] [] [3019,3020,3021,3022] CONDITIONAL_S
INJECT_T 3023 [(4,0)] D [] [] [] [] [] [] none
MERGE 3024 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3032,3029,3030,3031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3025 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3026 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3027 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3028 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3029 [(4,2),(5,2)] D [3024] [] [] [] [((4,2),(5,2))] [3032,3029,3030,3031] CONDITIONAL_S
Y_MEAS 3030 [(5,2)] HALF_D_PLUS_2 [3024] [] [] [] [] [3032,3029,3030,3031] CONDITIONAL_S
IDLE 3031 [(4,2)] HALF_D_PLUS_2 [3024] [] [] [] [] [3032,3029,3030,3031] CONDITIONAL_S
DISCARD 3032 [(5,2)] 0 [3024] [] [] [] [] [3032,3029,3030,3031] CONDITIONAL_S
INJECT_T 3033 [(0,4)] D [] [] [] [] [] [] none
MERGE 3034 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3041,3042,3043,3044] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3035 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3036 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3037 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3038 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3039 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3040 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3041 [(4,4),(5,4)] D [3034] [] [] [] [((4,4),(5,4))] [3041,3042,3043,3044] CONDITIONAL_S
Y_MEAS 3042 [(5,4)] HALF_D_PLUS_2 [3034] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
IDLE 3043 [(4,4)] HALF_D_PLUS_2 [3034] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
DISCARD 3044 [(5,4)] 0 [3034] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
INJECT_T 3045 [(4,0)] D [] [] [] [] [] [] none
MERGE 3046 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3051,3052,3053,3054] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3047 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3048 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3049 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3050 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3051 [(4,2),(5,2)] D [3046] [] [] [] [((4,2),(5,2))] [3051,3052,3053,3054] CONDITIONAL_S
Y_MEAS 3052 [(5,2)] HALF_D_PLUS_2 [3046] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
IDLE 3053 [(4,2)] HALF_D_PLUS_2 [3046] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
DISCARD 3054 [(5,2)] 0 [3046] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
INJECT_T 3055 [(0,4)] D [] [] [] [] [] [] none
MERGE 3056 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3064,3065,3066,3063] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3057 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3058 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3059 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3060 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3061 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3062 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3063 [(4,4),(5,4)] D [3056] [] [] [] [((4,4),(5,4))] [3064,3065,3066,3063] CONDITIONAL_S
Y_MEAS 3064 [(5,4)] HALF_D_PLUS_2 [3056] [] [] [] [] [3064,3065,3066,3063] CONDITIONAL_S
IDLE 3065 [(4,4)] HALF_D_PLUS_2 [3056] [] [] [] [] [3064,3065,3066,3063] CONDITIONAL_S
DISCARD 3066 [(5,4)] 0 [3056] [] [] [] [] [3064,3065,3066,3063] CONDITIONAL_S
MERGE 3067 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3067,3068,3069,3070] CONDITIONAL_S
Y_MEAS 3068 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
IDLE 3069 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
DISCARD 3070 [(5,2)] 0 [] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
INJECT_T 3071 [(4,0)] D [] [] [] [] [] [] none
MERGE 3072 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3080,3077,3078,3079] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3073 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3074 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3075 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3076 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3077 [(4,2),(5,2)] D [3072] [] [] [] [((4,2),(5,2))] [3080,3077,3078,3079] CONDITIONAL_S
Y_MEAS 3078 [(5,2)] HALF_D_PLUS_2 [3072] [] [] [] [] [3080,3077,3078,3079] CONDITIONAL_S
IDLE 3079 [(4,2)] HALF_D_PLUS_2 [3072] [] [] [] [] [3080,3077,3078,3079] CONDITIONAL_S
DISCARD 3080 [(5,2)] 0 [3072] [] [] [] [] [3080,3077,3078,3079] CONDITIONAL_S
MERGE 3081 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3081,3082,3083,3084] CONDITIONAL_S
Y_MEAS 3082 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
IDLE 3083 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
DISCARD 3084 [(5,4)] 0 [] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
INJECT_T 3085 [(0,4)] D [] [] [] [] [] [] none
MERGE 3086 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3096,3093,3094,3095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3087 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3088 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3089 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3090 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3091 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3092 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3093 [(4,4),(5,4)] D [3086] [] [] [] [((4,4),(5,4))] [3096,3093,3094,3095] CONDITIONAL_S
Y_MEAS 3094 [(5,4)] HALF_D_PLUS_2 [3086] [] [] [] [] [3096,3093,3094,3095] CONDITIONAL_S
IDLE 3095 [(4,4)] HALF_D_PLUS_2 [3086] [] [] [] [] [3096,3093,3094,3095] CONDITIONAL_S
DISCARD 3096 [(5,4)] 0 [3086] [] [] [] [] [3096,3093,3094,3095] CONDITIONAL_S
INJECT_T 3097 [(4,0)] D [] [] [] [] [] [] none
MERGE 3098 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3104,3105,3106,3103] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3099 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3100 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3101 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3102 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3103 [(4,2),(5,2)] D [3098] [] [] [] [((4,2),(5,2))] [3104,3105,3106,3103] CONDITIONAL_S
Y_MEAS 3104 [(5,2)] HALF_D_PLUS_2 [3098] [] [] [] [] [3104,3105,3106,3103] CONDITIONAL_S
IDLE 3105 [(4,2)] HALF_D_PLUS_2 [3098] [] [] [] [] [3104,3105,3106,3103] CONDITIONAL_S
DISCARD 3106 [(5,2)] 0 [3098] [] [] [] [] [3104,3105,3106,3103] CONDITIONAL_S
INJECT_T 3107 [(0,4)] D [] [] [] [] [] [] none
MERGE 3108 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3115,3116,3117,3118] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3109 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3110 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3111 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3112 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3113 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3114 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3115 [(4,4),(5,4)] D [3108] [] [] [] [((4,4),(5,4))] [3115,3116,3117,3118] CONDITIONAL_S
Y_MEAS 3116 [(5,4)] HALF_D_PLUS_2 [3108] [] [] [] [] [3115,3116,3117,3118] CONDITIONAL_S
IDLE 3117 [(4,4)] HALF_D_PLUS_2 [3108] [] [] [] [] [3115,3116,3117,3118] CONDITIONAL_S
DISCARD 3118 [(5,4)] 0 [3108] [] [] [] [] [3115,3116,3117,3118] CONDITIONAL_S
MERGE 3119 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3120,3121,3122,3119] CONDITIONAL_S
Y_MEAS 3120 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3120,3121,3122,3119] CONDITIONAL_S
IDLE 3121 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3120,3121,3122,3119] CONDITIONAL_S
DISCARD 3122 [(5,2)] 0 [] [] [] [] [] [3120,3121,3122,3119] CONDITIONAL_S
INJECT_T 3123 [(4,0)] D [] [] [] [] [] [] none
MERGE 3124 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3137,3138,3139,3140] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3125 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3126 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3127 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3128 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3129 [(0,4)] D [] [] [] [] [] [] none
MERGE 3130 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3144,3141,3142,3143] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3131 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3132 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3133 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3134 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3135 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3136 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3137 [(4,2),(5,2)] D [3124] [] [] [] [((4,2),(5,2))] [3137,3138,3139,3140] CONDITIONAL_S
Y_MEAS 3138 [(5,2)] HALF_D_PLUS_2 [3124] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
IDLE 3139 [(4,2)] HALF_D_PLUS_2 [3124] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
DISCARD 3140 [(5,2)] 0 [3124] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
MERGE 3141 [(4,4),(5,4)] D [3130] [] [] [] [((4,4),(5,4))] [3144,3141,3142,3143] CONDITIONAL_S
Y_MEAS 3142 [(5,4)] HALF_D_PLUS_2 [3130] [] [] [] [] [3144,3141,3142,3143] CONDITIONAL_S
IDLE 3143 [(4,4)] HALF_D_PLUS_2 [3130] [] [] [] [] [3144,3141,3142,3143] CONDITIONAL_S
DISCARD 3144 [(5,4)] 0 [3130] [] [] [] [] [3144,3141,3142,3143] CONDITIONAL_S
INJECT_T 3145 [(0,4)] D [] [] [] [] [] [] none
MERGE 3146 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3163,3164,3165,3166] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3147 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3148 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3149 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3150 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3151 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3152 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3153 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3153,3154,3155,3156] CONDITIONAL_S
Y_MEAS 3154 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
IDLE 3155 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
DISCARD 3156 [(5,2)] 0 [] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
INJECT_T 3157 [(4,0)] D [] [] [] [] [] [] none
MERGE 3158 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3168,3169,3170,3167] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3159 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3160 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3161 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3162 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3163 [(4,4),(5,4)] D [3146] [] [] [] [((4,4),(5,4))] [3163,3164,3165,3166] CONDITIONAL_S
Y_MEAS 3164 [(5,4)] HALF_D_PLUS_2 [3146] [] [] [] [] [3163,3164,3165,3166] CONDITIONAL_S
IDLE 3165 [(4,4)] HALF_D_PLUS_2 [3146] [] [] [] [] [3163,3164,3165,3166] CONDITIONAL_S
DISCARD 3166 [(5,4)] 0 [3146] [] [] [] [] [3163,3164,3165,3166] CONDITIONAL_S
MERGE 3167 [(4,2),(5,2)] D [3158] [] [] [] [((4,2),(5,2))] [3168,3169,3170,3167] CONDITIONAL_S
Y_MEAS 3168 [(5,2)] HALF_D_PLUS_2 [3158] [] [] [] [] [3168,3169,3170,3167] CONDITIONAL_S
IDLE 3169 [(4,2)] HALF_D_PLUS_2 [3158] [] [] [] [] [3168,3169,3170,3167] CONDITIONAL_S
DISCARD 3170 [(5,2)] 0 [3158] [] [] [] [] [3168,3169,3170,3167] CONDITIONAL_S
INJECT_T 3171 [(4,0)] D [] [] [] [] [] [] none
MERGE 3172 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3192,3189,3190,3191] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3173 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3174 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3175 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3176 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3177 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3177,3178,3179,3180] CONDITIONAL_S
Y_MEAS 3178 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
IDLE 3179 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
DISCARD 3180 [(5,4)] 0 [] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
INJECT_T 3181 [(0,4)] D [] [] [] [] [] [] none
MERGE 3182 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3193,3194,3195,3196] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3183 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3184 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3185 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3186 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3187 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3188 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3189 [(4,2),(5,2)] D [3172] [] [] [] [((4,2),(5,2))] [3192,3189,3190,3191] CONDITIONAL_S
Y_MEAS 3190 [(5,2)] HALF_D_PLUS_2 [3172] [] [] [] [] [3192,3189,3190,3191] CONDITIONAL_S
IDLE 3191 [(4,2)] HALF_D_PLUS_2 [3172] [] [] [] [] [3192,3189,3190,3191] CONDITIONAL_S
DISCARD 3192 [(5,2)] 0 [3172] [] [] [] [] [3192,3189,3190,3191] CONDITIONAL_S
MERGE 3193 [(4,4),(5,4)] D [3182] [] [] [] [((4,4),(5,4))] [3193,3194,3195,3196] CONDITIONAL_S
Y_MEAS 3194 [(5,4)] HALF_D_PLUS_2 [3182] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
IDLE 3195 [(4,4)] HALF_D_PLUS_2 [3182] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
DISCARD 3196 [(5,4)] 0 [3182] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
INJECT_T 3197 [(4,0)] D [] [] [] [] [] [] none
MERGE 3198 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3203,3204,3205,3206] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3199 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3200 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3201 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3202 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3203 [(4,2),(5,2)] D [3198] [] [] [] [((4,2),(5,2))] [3203,3204,3205,3206] CONDITIONAL_S
Y_MEAS 3204 [(5,2)] HALF_D_PLUS_2 [3198] [] [] [] [] [3203,3204,3205,3206] CONDITIONAL_S
IDLE 3205 [(4,2)] HALF_D_PLUS_2 [3198] [] [] [] [] [3203,3204,3205,3206] CONDITIONAL_S
DISCARD 3206 [(5,2)] 0 [3198] [] [] [] [] [3203,3204,3205,3206] CONDITIONAL_S
MERGE 3207 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3208,3209,3210,3207] CONDITIONAL_S
Y_MEAS 3208 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3208,3209,3210,3207] CONDITIONAL_S
IDLE 3209 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3208,3209,3210,3207] CONDITIONAL_S
DISCARD 3210 [(5,4)] 0 [] [] [] [] [] [3208,3209,3210,3207] CONDITIONAL_S
INJECT_T 3211 [(0,4)] D [] [] [] [] [] [] none
MERGE 3212 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3219,3220,3221,3222] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3213 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3214 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3215 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3216 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3217 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3218 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3219 [(4,4),(5,4)] D [3212] [] [] [] [((4,4),(5,4))] [3219,3220,3221,3222] CONDITIONAL_S
Y_MEAS 3220 [(5,4)] HALF_D_PLUS_2 [3212] [] [] [] [] [3219,3220,3221,3222] CONDITIONAL_S
IDLE 3221 [(4,4)] HALF_D_PLUS_2 [3212] [] [] [] [] [3219,3220,3221,3222] CONDITIONAL_S
DISCARD 3222 [(5,4)] 0 [3212] [] [] [] [] [3219,3220,3221,3222] CONDITIONAL_S
INJECT_T 3223 [(4,0)] D [] [] [] [] [] [] none
MERGE 3224 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3232,3229,3230,3231] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3225 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3226 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3227 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3228 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3229 [(4,2),(5,2)] D [3224] [] [] [] [((4,2),(5,2))] [3232,3229,3230,3231] CONDITIONAL_S
Y_MEAS 3230 [(5,2)] HALF_D_PLUS_2 [3224] [] [] [] [] [3232,3229,3230,3231] CONDITIONAL_S
IDLE 3231 [(4,2)] HALF_D_PLUS_2 [3224] [] [] [] [] [3232,3229,3230,3231] CONDITIONAL_S
DISCARD 3232 [(5,2)] 0 [3224] [] [] [] [] [3232,3229,3230,3231] CONDITIONAL_S
INJECT_T 3233 [(0,4)] D [] [] [] [] [] [] none
MERGE 3234 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3241,3242,3243,3244] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3235 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3236 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3237 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3238 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3239 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3240 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3241 [(4,4),(5,4)] D [3234] [] [] [] [((4,4),(5,4))] [3241,3242,3243,3244] CONDITIONAL_S
Y_MEAS 3242 [(5,4)] HALF_D_PLUS_2 [3234] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3243 [(4,4)] HALF_D_PLUS_2 [3234] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
DISCARD 3244 [(5,4)] 0 [3234] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
MERGE 3245 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3248,3245,3246,3247] CONDITIONAL_S
Y_MEAS 3246 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3248,3245,3246,3247] CONDITIONAL_S
IDLE 3247 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3248,3245,3246,3247] CONDITIONAL_S
DISCARD 3248 [(5,2)] 0 [] [] [] [] [] [3248,3245,3246,3247] CONDITIONAL_S
INJECT_T 3249 [(4,0)] D [] [] [] [] [] [] none
MERGE 3250 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3264,3265,3266,3263] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3251 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3252 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3253 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3254 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3255 [(0,4)] D [] [] [] [] [] [] none
MERGE 3256 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3267,3268,3269,3270] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3257 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3258 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3259 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3260 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3261 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3262 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3263 [(4,2),(5,2)] D [3250] [] [] [] [((4,2),(5,2))] [3264,3265,3266,3263] CONDITIONAL_S
Y_MEAS 3264 [(5,2)] HALF_D_PLUS_2 [3250] [] [] [] [] [3264,3265,3266,3263] CONDITIONAL_S
IDLE 3265 [(4,2)] HALF_D_PLUS_2 [3250] [] [] [] [] [3264,3265,3266,3263] CONDITIONAL_S
DISCARD 3266 [(5,2)] 0 [3250] [] [] [] [] [3264,3265,3266,3263] CONDITIONAL_S
MERGE 3267 [(4,4),(5,4)] D [3256] [] [] [] [((4,4),(5,4))] [3267,3268,3269,3270] CONDITIONAL_S
Y_MEAS 3268 [(5,4)] HALF_D_PLUS_2 [3256] [] [] [] [] [3267,3268,3269,3270] CONDITIONAL_S
IDLE 3269 [(4,4)] HALF_D_PLUS_2 [3256] [] [] [] [] [3267,3268,3269,3270] CONDITIONAL_S
DISCARD 3270 [(5,4)] 0 [3256] [] [] [] [] [3267,3268,3269,3270] CONDITIONAL_S
INJECT_T 3271 [(4,0)] D [] [] [] [] [] [] none
MERGE 3272 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3288,3285,3286,3287] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3273 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3274 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3275 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3276 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3277 [(0,4)] D [] [] [] [] [] [] none
MERGE 3278 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3289,3290,3291,3292] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3279 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3280 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3281 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3282 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3283 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3284 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3285 [(4,2),(5,2)] D [3272] [] [] [] [((4,2),(5,2))] [3288,3285,3286,3287] CONDITIONAL_S
Y_MEAS 3286 [(5,2)] HALF_D_PLUS_2 [3272] [] [] [] [] [3288,3285,3286,3287] CONDITIONAL_S
IDLE 3287 [(4,2)] HALF_D_PLUS_2 [3272] [] [] [] [] [3288,3285,3286,3287] CONDITIONAL_S
DISCARD 3288 [(5,2)] 0 [3272] [] [] [] [] [3288,3285,3286,3287] CONDITIONAL_S
MERGE 3289 [(4,4),(5,4)] D [3278] [] [] [] [((4,4),(5,4))] [3289,3290,3291,3292] CONDITIONAL_S
Y_MEAS 3290 [(5,4)] HALF_D_PLUS_2 [3278] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
IDLE 3291 [(4,4)] HALF_D_PLUS_2 [3278] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
DISCARD 3292 [(5,4)] 0 [3278] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
INJECT_T 3293 [(4,0)] D [] [] [] [] [] [] none
MERGE 3294 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3307,3308,3309,3310] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3295 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3296 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3297 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3298 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3299 [(0,4)] D [] [] [] [] [] [] none
MERGE 3300 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3312,3313,3314,3311] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3301 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3302 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3303 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3304 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3305 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3306 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3307 [(4,2),(5,2)] D [3294] [] [] [] [((4,2),(5,2))] [3307,3308,3309,3310] CONDITIONAL_S
Y_MEAS 3308 [(5,2)] HALF_D_PLUS_2 [3294] [] [] [] [] [3307,3308,3309,3310] CONDITIONAL_S
IDLE 3309 [(4,2)] HALF_D_PLUS_2 [3294] [] [] [] [] [3307,3308,3309,3310] CONDITIONAL_S
DISCARD 3310 [(5,2)] 0 [3294] [] [] [] [] [3307,3308,3309,3310] CONDITIONAL_S
MERGE 3311 [(4,4),(5,4)] D [3300] [] [] [] [((4,4),(5,4))] [3312,3313,3314,3311] CONDITIONAL_S
Y_MEAS 3312 [(5,4)] HALF_D_PLUS_2 [3300] [] [] [] [] [3312,3313,3314,3311] CONDITIONAL_S
IDLE 3313 [(4,4)] HALF_D_PLUS_2 [3300] [] [] [] [] [3312,3313,3314,3311] CONDITIONAL_S
DISCARD 3314 [(5,4)] 0 [3300] [] [] [] [] [3312,3313,3314,3311] CONDITIONAL_S
INJECT_T 3315 [(0,4)] D [] [] [] [] [] [] none
MERGE 3316 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3336,3333,3334,3335] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3317 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3318 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3319 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3320 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3321 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3322 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3323 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3323,3324,3325,3326] CONDITIONAL_S
Y_MEAS 3324 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3323,3324,3325,3326] CONDITIONAL_S
IDLE 3325 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3323,3324,3325,3326] CONDITIONAL_S
DISCARD 3326 [(5,2)] 0 [] [] [] [] [] [3323,3324,3325,3326] CONDITIONAL_S
INJECT_T 3327 [(4,0)] D [] [] [] [] [] [] none
MERGE 3328 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3337,3338,3339,3340] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3329 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3330 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3331 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3332 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3333 [(4,4),(5,4)] D [3316] [] [] [] [((4,4),(5,4))] [3336,3333,3334,3335] CONDITIONAL_S
Y_MEAS 3334 [(5,4)] HALF_D_PLUS_2 [3316] [] [] [] [] [3336,3333,3334,3335] CONDITIONAL_S
IDLE 3335 [(4,4)] HALF_D_PLUS_2 [3316] [] [] [] [] [3336,3333,3334,3335] CONDITIONAL_S
DISCARD 3336 [(5,4)] 0 [3316] [] [] [] [] [3336,3333,3334,3335] CONDITIONAL_S
MERGE 3337 [(4,2),(5,2)] D [3328] [] [] [] [((4,2),(5,2))] [3337,3338,3339,3340] CONDITIONAL_S
Y_MEAS 3338 [(5,2)] HALF_D_PLUS_2 [3328] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
IDLE 3339 [(4,2)] HALF_D_PLUS_2 [3328] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
DISCARD 3340 [(5,2)] 0 [3328] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
INJECT_T 3341 [(0,4)] D [] [] [] [] [] [] none
MERGE 3342 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3355,3356,3357,3358] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3343 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3344 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3345 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3346 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3347 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3348 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3349 [(4,0)] D [] [] [] [] [] [] none
MERGE 3350 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3360,3361,3362,3359] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3351 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3352 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3353 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3354 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3355 [(4,4),(5,4)] D [3342] [] [] [] [((4,4),(5,4))] [3355,3356,3357,3358] CONDITIONAL_S
Y_MEAS 3356 [(5,4)] HALF_D_PLUS_2 [3342] [] [] [] [] [3355,3356,3357,3358] CONDITIONAL_S
IDLE 3357 [(4,4)] HALF_D_PLUS_2 [3342] [] [] [] [] [3355,3356,3357,3358] CONDITIONAL_S
DISCARD 3358 [(5,4)] 0 [3342] [] [] [] [] [3355,3356,3357,3358] CONDITIONAL_S
MERGE 3359 [(4,2),(5,2)] D [3350] [] [] [] [((4,2),(5,2))] [3360,3361,3362,3359] CONDITIONAL_S
Y_MEAS 3360 [(5,2)] HALF_D_PLUS_2 [3350] [] [] [] [] [3360,3361,3362,3359] CONDITIONAL_S
IDLE 3361 [(4,2)] HALF_D_PLUS_2 [3350] [] [] [] [] [3360,3361,3362,3359] CONDITIONAL_S
DISCARD 3362 [(5,2)] 0 [3350] [] [] [] [] [3360,3361,3362,3359] CONDITIONAL_S
INJECT_T 3363 [(0,4)] D [] [] [] [] [] [] none
MERGE 3364 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3377,3378,3379,3380] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3365 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3366 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3367 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3368 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3369 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3370 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3371 [(4,0)] D [] [] [] [] [] [] none
MERGE 3372 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3384,3381,3382,3383] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3373 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3374 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3375 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3376 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3377 [(4,4),(5,4)] D [3364] [] [] [] [((4,4),(5,4))] [3377,3378,3379,3380] CONDITIONAL_S
Y_MEAS 3378 [(5,4)] HALF_D_PLUS_2 [3364] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3379 [(4,4)] HALF_D_PLUS_2 [3364] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
DISCARD 3380 [(5,4)] 0 [3364] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
MERGE 3381 [(4,2),(5,2)] D [3372] [] [] [] [((4,2),(5,2))] [3384,3381,3382,3383] CONDITIONAL_S
Y_MEAS 3382 [(5,2)] HALF_D_PLUS_2 [3372] [] [] [] [] [3384,3381,3382,3383] CONDITIONAL_S
IDLE 3383 [(4,2)] HALF_D_PLUS_2 [3372] [] [] [] [] [3384,3381,3382,3383] CONDITIONAL_S
DISCARD 3384 [(5,2)] 0 [3372] [] [] [] [] [3384,3381,3382,3383] CONDITIONAL_S
INJECT_T 3385 [(4,0)] D [] [] [] [] [] [] none
MERGE 3386 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3403,3404,3405,3406] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3387 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3388 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3389 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3390 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3391 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3392,3393,3394,3391] CONDITIONAL_S
Y_MEAS 3392 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
IDLE 3393 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
DISCARD 3394 [(5,4)] 0 [] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
INJECT_T 3395 [(0,4)] D [] [] [] [] [] [] none
MERGE 3396 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3408,3409,3410,3407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3397 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3398 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3399 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3400 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3401 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3402 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3403 [(4,2),(5,2)] D [3386] [] [] [] [((4,2),(5,2))] [3403,3404,3405,3406] CONDITIONAL_S
Y_MEAS 3404 [(5,2)] HALF_D_PLUS_2 [3386] [] [] [] [] [3403,3404,3405,3406] CONDITIONAL_S
IDLE 3405 [(4,2)] HALF_D_PLUS_2 [3386] [] [] [] [] [3403,3404,3405,3406] CONDITIONAL_S
DISCARD 3406 [(5,2)] 0 [3386] [] [] [] [] [3403,3404,3405,3406] CONDITIONAL_S
MERGE 3407 [(4,4),(5,4)] D [3396] [] [] [] [((4,4),(5,4))] [3408,3409,3410,3407] CONDITIONAL_S
Y_MEAS 3408 [(5,4)] HALF_D_PLUS_2 [3396] [] [] [] [] [3408,3409,3410,3407] CONDITIONAL_S
IDLE 3409 [(4,4)] HALF_D_PLUS_2 [3396] [] [] [] [] [3408,3409,3410,3407] CONDITIONAL_S
DISCARD 3410 [(5,4)] 0 [3396] [] [] [] [] [3408,3409,3410,3407] CONDITIONAL_S
INJECT_T 3411 [(4,0)] D [] [] [] [] [] [] none
MERGE 3412 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3425,3426,3427,3428] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3413 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3414 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3415 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3416 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3417 [(0,4)] D [] [] [] [] [] [] none
MERGE 3418 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3432,3429,3430,3431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3419 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3420 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3421 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3422 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3423 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3424 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3425 [(4,2),(5,2)] D [3412] [] [] [] [((4,2),(5,2))] [3425,3426,3427,3428] CONDITIONAL_S
Y_MEAS 3426 [(5,2)] HALF_D_PLUS_2 [3412] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
IDLE 3427 [(4,2)] HALF_D_PLUS_2 [3412] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
DISCARD 3428 [(5,2)] 0 [3412] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
MERGE 3429 [(4,4),(5,4)] D [3418] [] [] [] [((4,4),(5,4))] [3432,3429,3430,3431] CONDITIONAL_S
Y_MEAS 3430 [(5,4)] HALF_D_PLUS_2 [3418] [] [] [] [] [3432,3429,3430,3431] CONDITIONAL_S
IDLE 3431 [(4,4)] HALF_D_PLUS_2 [3418] [] [] [] [] [3432,3429,3430,3431] CONDITIONAL_S
DISCARD 3432 [(5,4)] 0 [3418] [] [] [] [] [3432,3429,3430,3431] CONDITIONAL_S
INJECT_T 3433 [(4,0)] D [] [] [] [] [] [] none
MERGE 3434 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3440,3441,3442,3439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3435 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3436 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3437 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3438 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3439 [(4,2),(5,2)] D [3434] [] [] [] [((4,2),(5,2))] [3440,3441,3442,3439] CONDITIONAL_S
Y_MEAS 3440 [(5,2)] HALF_D_PLUS_2 [3434] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
IDLE 3441 [(4,2)] HALF_D_PLUS_2 [3434] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
DISCARD 3442 [(5,2)] 0 [3434] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
MERGE 3443 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3443,3444,3445,3446] CONDITIONAL_S
Y_MEAS 3444 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3443,3444,3445,3446] CONDITIONAL_S
IDLE 3445 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3443,3444,3445,3446] CONDITIONAL_S
DISCARD 3446 [(5,4)] 0 [] [] [] [] [] [3443,3444,3445,3446] CONDITIONAL_S
INJECT_T 3447 [(0,4)] D [] [] [] [] [] [] none
MERGE 3448 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3456,3457,3458,3455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3449 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3450 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3451 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3452 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3453 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3454 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3455 [(4,4),(5,4)] D [3448] [] [] [] [((4,4),(5,4))] [3456,3457,3458,3455] CONDITIONAL_S
Y_MEAS 3456 [(5,4)] HALF_D_PLUS_2 [3448] [] [] [] [] [3456,3457,3458,3455] CONDITIONAL_S
IDLE 3457 [(4,4)] HALF_D_PLUS_2 [3448] [] [] [] [] [3456,3457,3458,3455] CONDITIONAL_S
DISCARD 3458 [(5,4)] 0 [3448] [] [] [] [] [3456,3457,3458,3455] CONDITIONAL_S
INJECT_T 3459 [(4,0)] D [] [] [] [] [] [] none
MERGE 3460 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3465,3466,3467,3468] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3461 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3462 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3463 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3464 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3465 [(4,2),(5,2)] D [3460] [] [] [] [((4,2),(5,2))] [3465,3466,3467,3468] CONDITIONAL_S
Y_MEAS 3466 [(5,2)] HALF_D_PLUS_2 [3460] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3467 [(4,2)] HALF_D_PLUS_2 [3460] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
DISCARD 3468 [(5,2)] 0 [3460] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
MERGE 3469 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3472,3469,3470,3471] CONDITIONAL_S
Y_MEAS 3470 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3472,3469,3470,3471] CONDITIONAL_S
IDLE 3471 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3472,3469,3470,3471] CONDITIONAL_S
DISCARD 3472 [(5,4)] 0 [] [] [] [] [] [3472,3469,3470,3471] CONDITIONAL_S
INJECT_T 3473 [(0,4)] D [] [] [] [] [] [] none
MERGE 3474 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3488,3489,3490,3487] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3475 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3476 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3477 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3478 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3479 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3480 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3481 [(4,0)] D [] [] [] [] [] [] none
MERGE 3482 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3491,3492,3493,3494] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3483 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3484 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3485 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3486 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3487 [(4,4),(5,4)] D [3474] [] [] [] [((4,4),(5,4))] [3488,3489,3490,3487] CONDITIONAL_S
Y_MEAS 3488 [(5,4)] HALF_D_PLUS_2 [3474] [] [] [] [] [3488,3489,3490,3487] CONDITIONAL_S
IDLE 3489 [(4,4)] HALF_D_PLUS_2 [3474] [] [] [] [] [3488,3489,3490,3487] CONDITIONAL_S
DISCARD 3490 [(5,4)] 0 [3474] [] [] [] [] [3488,3489,3490,3487] CONDITIONAL_S
MERGE 3491 [(4,2),(5,2)] D [3482] [] [] [] [((4,2),(5,2))] [3491,3492,3493,3494] CONDITIONAL_S
Y_MEAS 3492 [(5,2)] HALF_D_PLUS_2 [3482] [] [] [] [] [3491,3492,3493,3494] CONDITIONAL_S
IDLE 3493 [(4,2)] HALF_D_PLUS_2 [3482] [] [] [] [] [3491,3492,3493,3494] CONDITIONAL_S
DISCARD 3494 [(5,2)] 0 [3482] [] [] [] [] [3491,3492,3493,3494] CONDITIONAL_S
INJECT_T 3495 [(0,4)] D [] [] [] [] [] [] none
MERGE 3496 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3504,3505,3506,3503] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3497 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3498 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3499 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3500 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3501 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3502 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3503 [(4,4),(5,4)] D [3496] [] [] [] [((4,4),(5,4))] [3504,3505,3506,3503] CONDITIONAL_S
Y_MEAS 3504 [(5,4)] HALF_D_PLUS_2 [3496] [] [] [] [] [3504,3505,3506,3503] CONDITIONAL_S
IDLE 3505 [(4,4)] HALF_D_PLUS_2 [3496] [] [] [] [] [3504,3505,3506,3503] CONDITIONAL_S
DISCARD 3506 [(5,4)] 0 [3496] [] [] [] [] [3504,3505,3506,3503] CONDITIONAL_S
MERGE 3507 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3507,3508,3509,3510] CONDITIONAL_S
Y_MEAS 3508 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3507,3508,3509,3510] CONDITIONAL_S
IDLE 3509 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3507,3508,3509,3510] CONDITIONAL_S
DISCARD 3510 [(5,2)] 0 [] [] [] [] [] [3507,3508,3509,3510] CONDITIONAL_S
INJECT_T 3511 [(4,0)] D [] [] [] [] [] [] none
MERGE 3512 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3520,3517,3518,3519] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3513 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3514 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3515 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3516 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3517 [(4,2),(5,2)] D [3512] [] [] [] [((4,2),(5,2))] [3520,3517,3518,3519] CONDITIONAL_S
Y_MEAS 3518 [(5,2)] HALF_D_PLUS_2 [3512] [] [] [] [] [3520,3517,3518,3519] CONDITIONAL_S
IDLE 3519 [(4,2)] HALF_D_PLUS_2 [3512] [] [] [] [] [3520,3517,3518,3519] CONDITIONAL_S
DISCARD 3520 [(5,2)] 0 [3512] [] [] [] [] [3520,3517,3518,3519] CONDITIONAL_S
MERGE 3521 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3521,3522,3523,3524] CONDITIONAL_S
Y_MEAS 3522 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3523 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
DISCARD 3524 [(5,4)] 0 [] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
INJECT_T 3525 [(0,4)] D [] [] [] [] [] [] none
MERGE 3526 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3539,3540,3541,3542] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3527 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3528 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3529 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3530 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3531 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3532 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3533 [(4,0)] D [] [] [] [] [] [] none
MERGE 3534 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3544,3545,3546,3543] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3535 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3536 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3537 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3538 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3539 [(4,4),(5,4)] D [3526] [] [] [] [((4,4),(5,4))] [3539,3540,3541,3542] CONDITIONAL_S
Y_MEAS 3540 [(5,4)] HALF_D_PLUS_2 [3526] [] [] [] [] [3539,3540,3541,3542] CONDITIONAL_S
IDLE 3541 [(4,4)] HALF_D_PLUS_2 [3526] [] [] [] [] [3539,3540,3541,3542] CONDITIONAL_S
DISCARD 3542 [(5,4)] 0 [3526] [] [] [] [] [3539,3540,3541,3542] CONDITIONAL_S
MERGE 3543 [(4,2),(5,2)] D [3534] [] [] [] [((4,2),(5,2))] [3544,3545,3546,3543] CONDITIONAL_S
Y_MEAS 3544 [(5,2)] HALF_D_PLUS_2 [3534] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
IDLE 3545 [(4,2)] HALF_D_PLUS_2 [3534] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
DISCARD 3546 [(5,2)] 0 [3534] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
MERGE 3547 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3547,3548,3549,3550] CONDITIONAL_S
Y_MEAS 3548 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3547,3548,3549,3550] CONDITIONAL_S
IDLE 3549 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3547,3548,3549,3550] CONDITIONAL_S
DISCARD 3550 [(5,4)] 0 [] [] [] [] [] [3547,3548,3549,3550] CONDITIONAL_S
INJECT_T 3551 [(0,4)] D [] [] [] [] [] [] none
MERGE 3552 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3569,3570,3571,3572] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3553 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3554 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3555 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3556 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3557 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3558 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3559 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3560,3561,3562,3559] CONDITIONAL_S
Y_MEAS 3560 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3560,3561,3562,3559] CONDITIONAL_S
IDLE 3561 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3560,3561,3562,3559] CONDITIONAL_S
DISCARD 3562 [(5,2)] 0 [] [] [] [] [] [3560,3561,3562,3559] CONDITIONAL_S
INJECT_T 3563 [(4,0)] D [] [] [] [] [] [] none
MERGE 3564 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3576,3573,3574,3575] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3565 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3566 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3567 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3568 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3569 [(4,4),(5,4)] D [3552] [] [] [] [((4,4),(5,4))] [3569,3570,3571,3572] CONDITIONAL_S
Y_MEAS 3570 [(5,4)] HALF_D_PLUS_2 [3552] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
IDLE 3571 [(4,4)] HALF_D_PLUS_2 [3552] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
DISCARD 3572 [(5,4)] 0 [3552] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
MERGE 3573 [(4,2),(5,2)] D [3564] [] [] [] [((4,2),(5,2))] [3576,3573,3574,3575] CONDITIONAL_S
Y_MEAS 3574 [(5,2)] HALF_D_PLUS_2 [3564] [] [] [] [] [3576,3573,3574,3575] CONDITIONAL_S
IDLE 3575 [(4,2)] HALF_D_PLUS_2 [3564] [] [] [] [] [3576,3573,3574,3575] CONDITIONAL_S
DISCARD 3576 [(5,2)] 0 [3564] [] [] [] [] [3576,3573,3574,3575] CONDITIONAL_S
MERGE 3577 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3577,3578,3579,3580] CONDITIONAL_S
Y_MEAS 3578 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3579 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
DISCARD 3580 [(5,4)] 0 [] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
INJECT_T 3581 [(0,4)] D [] [] [] [] [] [] none
MERGE 3582 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3600,3601,3602,3599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3583 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3584 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3585 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3586 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3587 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3588 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3589 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3592,3589,3590,3591] CONDITIONAL_S
Y_MEAS 3590 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3592,3589,3590,3591] CONDITIONAL_S
IDLE 3591 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3592,3589,3590,3591] CONDITIONAL_S
DISCARD 3592 [(5,2)] 0 [] [] [] [] [] [3592,3589,3590,3591] CONDITIONAL_S
INJECT_T 3593 [(4,0)] D [] [] [] [] [] [] none
MERGE 3594 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3603,3604,3605,3606] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3595 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3596 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3597 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3598 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3599 [(4,4),(5,4)] D [3582] [] [] [] [((4,4),(5,4))] [3600,3601,3602,3599] CONDITIONAL_S
Y_MEAS 3600 [(5,4)] HALF_D_PLUS_2 [3582] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
IDLE 3601 [(4,4)] HALF_D_PLUS_2 [3582] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
DISCARD 3602 [(5,4)] 0 [3582] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
MERGE 3603 [(4,2),(5,2)] D [3594] [] [] [] [((4,2),(5,2))] [3603,3604,3605,3606] CONDITIONAL_S
Y_MEAS 3604 [(5,2)] HALF_D_PLUS_2 [3594] [] [] [] [] [3603,3604,3605,3606] CONDITIONAL_S
IDLE 3605 [(4,2)] HALF_D_PLUS_2 [3594] [] [] [] [] [3603,3604,3605,3606] CONDITIONAL_S
DISCARD 3606 [(5,2)] 0 [3594] [] [] [] [] [3603,3604,3605,3606] CONDITIONAL_S
INJECT_T 3607 [(0,4)] D [] [] [] [] [] [] none
MERGE 3608 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3624,3621,3622,3623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3609 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3610 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3611 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3612 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3613 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3614 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3615 [(4,0)] D [] [] [] [] [] [] none
MERGE 3616 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3625,3626,3627,3628] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3617 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3618 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3619 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3620 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3621 [(4,4),(5,4)] D [3608] [] [] [] [((4,4),(5,4))] [3624,3621,3622,3623] CONDITIONAL_S
Y_MEAS 3622 [(5,4)] HALF_D_PLUS_2 [3608] [] [] [] [] [3624,3621,3622,3623] CONDITIONAL_S
IDLE 3623 [(4,4)] HALF_D_PLUS_2 [3608] [] [] [] [] [3624,3621,3622,3623] CONDITIONAL_S
DISCARD 3624 [(5,4)] 0 [3608] [] [] [] [] [3624,3621,3622,3623] CONDITIONAL_S
MERGE 3625 [(4,2),(5,2)] D [3616] [] [] [] [((4,2),(5,2))] [3625,3626,3627,3628] CONDITIONAL_S
Y_MEAS 3626 [(5,2)] HALF_D_PLUS_2 [3616] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3627 [(4,2)] HALF_D_PLUS_2 [3616] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
DISCARD 3628 [(5,2)] 0 [3616] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
INJECT_T 3629 [(0,4)] D [] [] [] [] [] [] none
MERGE 3630 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3643,3644,3645,3646] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3631 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3632 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3633 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3634 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3635 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3636 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3637 [(4,0)] D [] [] [] [] [] [] none
MERGE 3638 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3648,3649,3650,3647] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3639 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3640 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3641 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3642 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3643 [(4,4),(5,4)] D [3630] [] [] [] [((4,4),(5,4))] [3643,3644,3645,3646] CONDITIONAL_S
Y_MEAS 3644 [(5,4)] HALF_D_PLUS_2 [3630] [] [] [] [] [3643,3644,3645,3646] CONDITIONAL_S
IDLE 3645 [(4,4)] HALF_D_PLUS_2 [3630] [] [] [] [] [3643,3644,3645,3646] CONDITIONAL_S
DISCARD 3646 [(5,4)] 0 [3630] [] [] [] [] [3643,3644,3645,3646] CONDITIONAL_S
MERGE 3647 [(4,2),(5,2)] D [3638] [] [] [] [((4,2),(5,2))] [3648,3649,3650,3647] CONDITIONAL_S
Y_MEAS 3648 [(5,2)] HALF_D_PLUS_2 [3638] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
IDLE 3649 [(4,2)] HALF_D_PLUS_2 [3638] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
DISCARD 3650 [(5,2)] 0 [3638] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
INJECT_T 3651 [(0,4)] D [] [] [] [] [] [] none
MERGE 3652 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3659,3660,3661,3662] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3653 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3654 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3655 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3656 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3657 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3658 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3659 [(4,4),(5,4)] D [3652] [] [] [] [((4,4),(5,4))] [3659,3660,3661,3662] CONDITIONAL_S
Y_MEAS 3660 [(5,4)] HALF_D_PLUS_2 [3652] [] [] [] [] [3659,3660,3661,3662] CONDITIONAL_S
IDLE 3661 [(4,4)] HALF_D_PLUS_2 [3652] [] [] [] [] [3659,3660,3661,3662] CONDITIONAL_S
DISCARD 3662 [(5,4)] 0 [3652] [] [] [] [] [3659,3660,3661,3662] CONDITIONAL_S
MERGE 3663 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3664,3665,3666,3663] CONDITIONAL_S
Y_MEAS 3664 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3664,3665,3666,3663] CONDITIONAL_S
IDLE 3665 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3664,3665,3666,3663] CONDITIONAL_S
DISCARD 3666 [(5,2)] 0 [] [] [] [] [] [3664,3665,3666,3663] CONDITIONAL_S
INJECT_T 3667 [(4,0)] D [] [] [] [] [] [] none
MERGE 3668 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3673,3674,3675,3676] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3669 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3670 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3671 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3672 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3673 [(4,2),(5,2)] D [3668] [] [] [] [((4,2),(5,2))] [3673,3674,3675,3676] CONDITIONAL_S
Y_MEAS 3674 [(5,2)] HALF_D_PLUS_2 [3668] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3675 [(4,2)] HALF_D_PLUS_2 [3668] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
DISCARD 3676 [(5,2)] 0 [3668] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
MERGE 3677 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3680,3677,3678,3679] CONDITIONAL_S
Y_MEAS 3678 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3680,3677,3678,3679] CONDITIONAL_S
IDLE 3679 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3680,3677,3678,3679] CONDITIONAL_S
DISCARD 3680 [(5,4)] 0 [] [] [] [] [] [3680,3677,3678,3679] CONDITIONAL_S
INJECT_T 3681 [(0,4)] D [] [] [] [] [] [] none
MERGE 3682 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3696,3697,3698,3695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3683 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3684 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3685 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3686 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3687 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3688 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3689 [(4,0)] D [] [] [] [] [] [] none
MERGE 3690 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3699,3700,3701,3702] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3691 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3692 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3693 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3694 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3695 [(4,4),(5,4)] D [3682] [] [] [] [((4,4),(5,4))] [3696,3697,3698,3695] CONDITIONAL_S
Y_MEAS 3696 [(5,4)] HALF_D_PLUS_2 [3682] [] [] [] [] [3696,3697,3698,3695] CONDITIONAL_S
IDLE 3697 [(4,4)] HALF_D_PLUS_2 [3682] [] [] [] [] [3696,3697,3698,3695] CONDITIONAL_S
DISCARD 3698 [(5,4)] 0 [3682] [] [] [] [] [3696,3697,3698,3695] CONDITIONAL_S
MERGE 3699 [(4,2),(5,2)] D [3690] [] [] [] [((4,2),(5,2))] [3699,3700,3701,3702] CONDITIONAL_S
Y_MEAS 3700 [(5,2)] HALF_D_PLUS_2 [3690] [] [] [] [] [3699,3700,3701,3702] CONDITIONAL_S
IDLE 3701 [(4,2)] HALF_D_PLUS_2 [3690] [] [] [] [] [3699,3700,3701,3702] CONDITIONAL_S
DISCARD 3702 [(5,2)] 0 [3690] [] [] [] [] [3699,3700,3701,3702] CONDITIONAL_S
INJECT_T 3703 [(0,4)] D [] [] [] [] [] [] none
MERGE 3704 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3712,3713,3714,3711] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3705 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3706 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3707 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3708 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3709 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3710 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3711 [(4,4),(5,4)] D [3704] [] [] [] [((4,4),(5,4))] [3712,3713,3714,3711] CONDITIONAL_S
Y_MEAS 3712 [(5,4)] HALF_D_PLUS_2 [3704] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
IDLE 3713 [(4,4)] HALF_D_PLUS_2 [3704] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
DISCARD 3714 [(5,4)] 0 [3704] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
MERGE 3715 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3715,3716,3717,3718] CONDITIONAL_S
Y_MEAS 3716 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3715,3716,3717,3718] CONDITIONAL_S
IDLE 3717 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3715,3716,3717,3718] CONDITIONAL_S
DISCARD 3718 [(5,2)] 0 [] [] [] [] [] [3715,3716,3717,3718] CONDITIONAL_S
INJECT_T 3719 [(4,0)] D [] [] [] [] [] [] none
MERGE 3720 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3728,3725,3726,3727] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3721 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3722 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3723 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3724 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3725 [(4,2),(5,2)] D [3720] [] [] [] [((4,2),(5,2))] [3728,3725,3726,3727] CONDITIONAL_S
Y_MEAS 3726 [(5,2)] HALF_D_PLUS_2 [3720] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
IDLE 3727 [(4,2)] HALF_D_PLUS_2 [3720] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
DISCARD 3728 [(5,2)] 0 [3720] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
INJECT_T 3729 [(0,4)] D [] [] [] [] [] [] none
MERGE 3730 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3737,3738,3739,3740] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3731 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3732 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3733 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3734 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3735 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3736 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3737 [(4,4),(5,4)] D [3730] [] [] [] [((4,4),(5,4))] [3737,3738,3739,3740] CONDITIONAL_S
Y_MEAS 3738 [(5,4)] HALF_D_PLUS_2 [3730] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
IDLE 3739 [(4,4)] HALF_D_PLUS_2 [3730] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
DISCARD 3740 [(5,4)] 0 [3730] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
INJECT_T 3741 [(4,0)] D [] [] [] [] [] [] none
MERGE 3742 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3747,3748,3749,3750] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3743 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3744 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3745 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3746 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3747 [(4,2),(5,2)] D [3742] [] [] [] [((4,2),(5,2))] [3747,3748,3749,3750] CONDITIONAL_S
Y_MEAS 3748 [(5,2)] HALF_D_PLUS_2 [3742] [] [] [] [] [3747,3748,3749,3750] CONDITIONAL_S
IDLE 3749 [(4,2)] HALF_D_PLUS_2 [3742] [] [] [] [] [3747,3748,3749,3750] CONDITIONAL_S
DISCARD 3750 [(5,2)] 0 [3742] [] [] [] [] [3747,3748,3749,3750] CONDITIONAL_S
INJECT_T 3751 [(0,4)] D [] [] [] [] [] [] none
MERGE 3752 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3760,3761,3762,3759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3753 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3754 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3755 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3756 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3757 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3758 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3759 [(4,4),(5,4)] D [3752] [] [] [] [((4,4),(5,4))] [3760,3761,3762,3759] CONDITIONAL_S
Y_MEAS 3760 [(5,4)] HALF_D_PLUS_2 [3752] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
IDLE 3761 [(4,4)] HALF_D_PLUS_2 [3752] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
DISCARD 3762 [(5,4)] 0 [3752] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
MERGE 3763 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3763,3764,3765,3766] CONDITIONAL_S
Y_MEAS 3764 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3763,3764,3765,3766] CONDITIONAL_S
IDLE 3765 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3763,3764,3765,3766] CONDITIONAL_S
DISCARD 3766 [(5,2)] 0 [] [] [] [] [] [3763,3764,3765,3766] CONDITIONAL_S
INJECT_T 3767 [(4,0)] D [] [] [] [] [] [] none
MERGE 3768 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3784,3781,3782,3783] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3769 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3770 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3771 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3772 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3773 [(0,4)] D [] [] [] [] [] [] none
MERGE 3774 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3785,3786,3787,3788] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3775 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3776 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3777 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3778 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3779 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3780 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3781 [(4,2),(5,2)] D [3768] [] [] [] [((4,2),(5,2))] [3784,3781,3782,3783] CONDITIONAL_S
Y_MEAS 3782 [(5,2)] HALF_D_PLUS_2 [3768] [] [] [] [] [3784,3781,3782,3783] CONDITIONAL_S
IDLE 3783 [(4,2)] HALF_D_PLUS_2 [3768] [] [] [] [] [3784,3781,3782,3783] CONDITIONAL_S
DISCARD 3784 [(5,2)] 0 [3768] [] [] [] [] [3784,3781,3782,3783] CONDITIONAL_S
MERGE 3785 [(4,4),(5,4)] D [3774] [] [] [] [((4,4),(5,4))] [3785,3786,3787,3788] CONDITIONAL_S
Y_MEAS 3786 [(5,4)] HALF_D_PLUS_2 [3774] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
IDLE 3787 [(4,4)] HALF_D_PLUS_2 [3774] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
DISCARD 3788 [(5,4)] 0 [3774] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
INJECT_T 3789 [(0,4)] D [] [] [] [] [] [] none
MERGE 3790 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3808,3809,3810,3807] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3791 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3792 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3793 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3794 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3795 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3796 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3797 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3800,3797,3798,3799] CONDITIONAL_S
Y_MEAS 3798 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3800,3797,3798,3799] CONDITIONAL_S
IDLE 3799 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3800,3797,3798,3799] CONDITIONAL_S
DISCARD 3800 [(5,2)] 0 [] [] [] [] [] [3800,3797,3798,3799] CONDITIONAL_S
INJECT_T 3801 [(4,0)] D [] [] [] [] [] [] none
MERGE 3802 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3811,3812,3813,3814] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3803 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3804 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3805 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3806 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3807 [(4,4),(5,4)] D [3790] [] [] [] [((4,4),(5,4))] [3808,3809,3810,3807] CONDITIONAL_S
Y_MEAS 3808 [(5,4)] HALF_D_PLUS_2 [3790] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
IDLE 3809 [(4,4)] HALF_D_PLUS_2 [3790] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
DISCARD 3810 [(5,4)] 0 [3790] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
MERGE 3811 [(4,2),(5,2)] D [3802] [] [] [] [((4,2),(5,2))] [3811,3812,3813,3814] CONDITIONAL_S
Y_MEAS 3812 [(5,2)] HALF_D_PLUS_2 [3802] [] [] [] [] [3811,3812,3813,3814] CONDITIONAL_S
IDLE 3813 [(4,2)] HALF_D_PLUS_2 [3802] [] [] [] [] [3811,3812,3813,3814] CONDITIONAL_S
DISCARD 3814 [(5,2)] 0 [3802] [] [] [] [] [3811,3812,3813,3814] CONDITIONAL_S
INJECT_T 3815 [(0,4)] D [] [] [] [] [] [] none
MERGE 3816 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3824,3825,3826,3823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3817 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3818 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3819 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3820 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3821 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3822 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3823 [(4,4),(5,4)] D [3816] [] [] [] [((4,4),(5,4))] [3824,3825,3826,3823] CONDITIONAL_S
Y_MEAS 3824 [(5,4)] HALF_D_PLUS_2 [3816] [] [] [] [] [3824,3825,3826,3823] CONDITIONAL_S
IDLE 3825 [(4,4)] HALF_D_PLUS_2 [3816] [] [] [] [] [3824,3825,3826,3823] CONDITIONAL_S
DISCARD 3826 [(5,4)] 0 [3816] [] [] [] [] [3824,3825,3826,3823] CONDITIONAL_S
MERGE 3827 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3827,3828,3829,3830] CONDITIONAL_S
Y_MEAS 3828 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3827,3828,3829,3830] CONDITIONAL_S
IDLE 3829 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3827,3828,3829,3830] CONDITIONAL_S
DISCARD 3830 [(5,2)] 0 [] [] [] [] [] [3827,3828,3829,3830] CONDITIONAL_S
INJECT_T 3831 [(4,0)] D [] [] [] [] [] [] none
MERGE 3832 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3840,3837,3838,3839] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3833 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3834 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3835 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3836 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3837 [(4,2),(5,2)] D [3832] [] [] [] [((4,2),(5,2))] [3840,3837,3838,3839] CONDITIONAL_S
Y_MEAS 3838 [(5,2)] HALF_D_PLUS_2 [3832] [] [] [] [] [3840,3837,3838,3839] CONDITIONAL_S
IDLE 3839 [(4,2)] HALF_D_PLUS_2 [3832] [] [] [] [] [3840,3837,3838,3839] CONDITIONAL_S
DISCARD 3840 [(5,2)] 0 [3832] [] [] [] [] [3840,3837,3838,3839] CONDITIONAL_S
MERGE 3841 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3841,3842,3843,3844] CONDITIONAL_S
Y_MEAS 3842 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
IDLE 3843 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
DISCARD 3844 [(5,4)] 0 [] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
INJECT_T 3845 [(0,4)] D [] [] [] [] [] [] none
MERGE 3846 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3856,3853,3854,3855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3847 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3848 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3849 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3850 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3851 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3852 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3853 [(4,4),(5,4)] D [3846] [] [] [] [((4,4),(5,4))] [3856,3853,3854,3855] CONDITIONAL_S
Y_MEAS 3854 [(5,4)] HALF_D_PLUS_2 [3846] [] [] [] [] [3856,3853,3854,3855] CONDITIONAL_S
IDLE 3855 [(4,4)] HALF_D_PLUS_2 [3846] [] [] [] [] [3856,3853,3854,3855] CONDITIONAL_S
DISCARD 3856 [(5,4)] 0 [3846] [] [] [] [] [3856,3853,3854,3855] CONDITIONAL_S
MERGE 3857 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3857,3858,3859,3860] CONDITIONAL_S
Y_MEAS 3858 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
IDLE 3859 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
DISCARD 3860 [(5,2)] 0 [] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
INJECT_T 3861 [(4,0)] D [] [] [] [] [] [] none
MERGE 3862 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3867,3868,3869,3870] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3863 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3864 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3865 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3866 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3867 [(4,2),(5,2)] D [3862] [] [] [] [((4,2),(5,2))] [3867,3868,3869,3870] CONDITIONAL_S
Y_MEAS 3868 [(5,2)] HALF_D_PLUS_2 [3862] [] [] [] [] [3867,3868,3869,3870] CONDITIONAL_S
IDLE 3869 [(4,2)] HALF_D_PLUS_2 [3862] [] [] [] [] [3867,3868,3869,3870] CONDITIONAL_S
DISCARD 3870 [(5,2)] 0 [3862] [] [] [] [] [3867,3868,3869,3870] CONDITIONAL_S
INJECT_T 3871 [(0,4)] D [] [] [] [] [] [] none
MERGE 3872 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3880,3881,3882,3879] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3873 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3874 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3875 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3876 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3877 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3878 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3879 [(4,4),(5,4)] D [3872] [] [] [] [((4,4),(5,4))] [3880,3881,3882,3879] CONDITIONAL_S
Y_MEAS 3880 [(5,4)] HALF_D_PLUS_2 [3872] [] [] [] [] [3880,3881,3882,3879] CONDITIONAL_S
IDLE 3881 [(4,4)] HALF_D_PLUS_2 [3872] [] [] [] [] [3880,3881,3882,3879] CONDITIONAL_S
DISCARD 3882 [(5,4)] 0 [3872] [] [] [] [] [3880,3881,3882,3879] CONDITIONAL_S
MERGE 3883 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3883,3884,3885,3886] CONDITIONAL_S
Y_MEAS 3884 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3883,3884,3885,3886] CONDITIONAL_S
IDLE 3885 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3883,3884,3885,3886] CONDITIONAL_S
DISCARD 3886 [(5,2)] 0 [] [] [] [] [] [3883,3884,3885,3886] CONDITIONAL_S
INJECT_T 3887 [(4,0)] D [] [] [] [] [] [] none
MERGE 3888 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3904,3901,3902,3903] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3889 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3890 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3891 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3892 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3893 [(0,4)] D [] [] [] [] [] [] none
MERGE 3894 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3905,3906,3907,3908] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3895 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3896 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3897 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3898 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3899 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3900 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3901 [(4,2),(5,2)] D [3888] [] [] [] [((4,2),(5,2))] [3904,3901,3902,3903] CONDITIONAL_S
Y_MEAS 3902 [(5,2)] HALF_D_PLUS_2 [3888] [] [] [] [] [3904,3901,3902,3903] CONDITIONAL_S
IDLE 3903 [(4,2)] HALF_D_PLUS_2 [3888] [] [] [] [] [3904,3901,3902,3903] CONDITIONAL_S
DISCARD 3904 [(5,2)] 0 [3888] [] [] [] [] [3904,3901,3902,3903] CONDITIONAL_S
MERGE 3905 [(4,4),(5,4)] D [3894] [] [] [] [((4,4),(5,4))] [3905,3906,3907,3908] CONDITIONAL_S
Y_MEAS 3906 [(5,4)] HALF_D_PLUS_2 [3894] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
IDLE 3907 [(4,4)] HALF_D_PLUS_2 [3894] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
DISCARD 3908 [(5,4)] 0 [3894] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
INJECT_T 3909 [(0,4)] D [] [] [] [] [] [] none
MERGE 3910 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3928,3929,3930,3927] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3911 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3912 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3913 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3914 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3915 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3916 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3917 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3920,3917,3918,3919] CONDITIONAL_S
Y_MEAS 3918 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3920,3917,3918,3919] CONDITIONAL_S
IDLE 3919 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3920,3917,3918,3919] CONDITIONAL_S
DISCARD 3920 [(5,2)] 0 [] [] [] [] [] [3920,3917,3918,3919] CONDITIONAL_S
INJECT_T 3921 [(4,0)] D [] [] [] [] [] [] none
MERGE 3922 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3931,3932,3933,3934] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3923 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3924 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3925 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3926 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3927 [(4,4),(5,4)] D [3910] [] [] [] [((4,4),(5,4))] [3928,3929,3930,3927] CONDITIONAL_S
Y_MEAS 3928 [(5,4)] HALF_D_PLUS_2 [3910] [] [] [] [] [3928,3929,3930,3927] CONDITIONAL_S
IDLE 3929 [(4,4)] HALF_D_PLUS_2 [3910] [] [] [] [] [3928,3929,3930,3927] CONDITIONAL_S
DISCARD 3930 [(5,4)] 0 [3910] [] [] [] [] [3928,3929,3930,3927] CONDITIONAL_S
MERGE 3931 [(4,2),(5,2)] D [3922] [] [] [] [((4,2),(5,2))] [3931,3932,3933,3934] CONDITIONAL_S
Y_MEAS 3932 [(5,2)] HALF_D_PLUS_2 [3922] [] [] [] [] [3931,3932,3933,3934] CONDITIONAL_S
IDLE 3933 [(4,2)] HALF_D_PLUS_2 [3922] [] [] [] [] [3931,3932,3933,3934] CONDITIONAL_S
DISCARD 3934 [(5,2)] 0 [3922] [] [] [] [] [3931,3932,3933,3934] CONDITIONAL_S
INJECT_T 3935 [(0,4)] D [] [] [] [] [] [] none
MERGE 3936 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3952,3949,3950,3951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3937 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3938 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3939 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3940 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3941 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3942 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3943 [(4,0)] D [] [] [] [] [] [] none
MERGE 3944 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3953,3954,3955,3956] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3945 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3946 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3947 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3948 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3949 [(4,4),(5,4)] D [3936] [] [] [] [((4,4),(5,4))] [3952,3949,3950,3951] CONDITIONAL_S
Y_MEAS 3950 [(5,4)] HALF_D_PLUS_2 [3936] [] [] [] [] [3952,3949,3950,3951] CONDITIONAL_S
IDLE 3951 [(4,4)] HALF_D_PLUS_2 [3936] [] [] [] [] [3952,3949,3950,3951] CONDITIONAL_S
DISCARD 3952 [(5,4)] 0 [3936] [] [] [] [] [3952,3949,3950,3951] CONDITIONAL_S
MERGE 3953 [(4,2),(5,2)] D [3944] [] [] [] [((4,2),(5,2))] [3953,3954,3955,3956] CONDITIONAL_S
Y_MEAS 3954 [(5,2)] HALF_D_PLUS_2 [3944] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3955 [(4,2)] HALF_D_PLUS_2 [3944] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
DISCARD 3956 [(5,2)] 0 [3944] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
INJECT_T 3957 [(4,0)] D [] [] [] [] [] [] none
MERGE 3958 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3976,3977,3978,3975] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3959 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3960 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3961 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3962 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3963 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3963,3964,3965,3966] CONDITIONAL_S
Y_MEAS 3964 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3963,3964,3965,3966] CONDITIONAL_S
IDLE 3965 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3963,3964,3965,3966] CONDITIONAL_S
DISCARD 3966 [(5,4)] 0 [] [] [] [] [] [3963,3964,3965,3966] CONDITIONAL_S
INJECT_T 3967 [(0,4)] D [] [] [] [] [] [] none
MERGE 3968 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3979,3980,3981,3982] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3969 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3970 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3971 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3972 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3973 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3974 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3975 [(4,2),(5,2)] D [3958] [] [] [] [((4,2),(5,2))] [3976,3977,3978,3975] CONDITIONAL_S
Y_MEAS 3976 [(5,2)] HALF_D_PLUS_2 [3958] [] [] [] [] [3976,3977,3978,3975] CONDITIONAL_S
IDLE 3977 [(4,2)] HALF_D_PLUS_2 [3958] [] [] [] [] [3976,3977,3978,3975] CONDITIONAL_S
DISCARD 3978 [(5,2)] 0 [3958] [] [] [] [] [3976,3977,3978,3975] CONDITIONAL_S
MERGE 3979 [(4,4),(5,4)] D [3968] [] [] [] [((4,4),(5,4))] [3979,3980,3981,3982] CONDITIONAL_S
Y_MEAS 3980 [(5,4)] HALF_D_PLUS_2 [3968] [] [] [] [] [3979,3980,3981,3982] CONDITIONAL_S
IDLE 3981 [(4,4)] HALF_D_PLUS_2 [3968] [] [] [] [] [3979,3980,3981,3982] CONDITIONAL_S
DISCARD 3982 [(5,4)] 0 [3968] [] [] [] [] [3979,3980,3981,3982] CONDITIONAL_S
INJECT_T 3983 [(4,0)] D [] [] [] [] [] [] none
MERGE 3984 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4000,3997,3998,3999] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3985 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3986 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3987 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3988 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3989 [(0,4)] D [] [] [] [] [] [] none
MERGE 3990 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4001,4002,4003,4004] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3991 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3992 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3993 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3994 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3995 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3996 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3997 [(4,2),(5,2)] D [3984] [] [] [] [((4,2),(5,2))] [4000,3997,3998,3999] CONDITIONAL_S
Y_MEAS 3998 [(5,2)] HALF_D_PLUS_2 [3984] [] [] [] [] [4000,3997,3998,3999] CONDITIONAL_S
IDLE 3999 [(4,2)] HALF_D_PLUS_2 [3984] [] [] [] [] [4000,3997,3998,3999] CONDITIONAL_S
DISCARD 4000 [(5,2)] 0 [3984] [] [] [] [] [4000,3997,3998,3999] CONDITIONAL_S
MERGE 4001 [(4,4),(5,4)] D [3990] [] [] [] [((4,4),(5,4))] [4001,4002,4003,4004] CONDITIONAL_S
Y_MEAS 4002 [(5,4)] HALF_D_PLUS_2 [3990] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
IDLE 4003 [(4,4)] HALF_D_PLUS_2 [3990] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
DISCARD 4004 [(5,4)] 0 [3990] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
INJECT_T 4005 [(4,0)] D [] [] [] [] [] [] none
MERGE 4006 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4019,4020,4021,4022] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4007 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4008 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4009 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4010 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4011 [(0,4)] D [] [] [] [] [] [] none
MERGE 4012 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4024,4025,4026,4023] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4013 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4014 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4015 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4016 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4017 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4018 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4019 [(4,2),(5,2)] D [4006] [] [] [] [((4,2),(5,2))] [4019,4020,4021,4022] CONDITIONAL_S
Y_MEAS 4020 [(5,2)] HALF_D_PLUS_2 [4006] [] [] [] [] [4019,4020,4021,4022] CONDITIONAL_S
IDLE 4021 [(4,2)] HALF_D_PLUS_2 [4006] [] [] [] [] [4019,4020,4021,4022] CONDITIONAL_S
DISCARD 4022 [(5,2)] 0 [4006] [] [] [] [] [4019,4020,4021,4022] CONDITIONAL_S
MERGE 4023 [(4,4),(5,4)] D [4012] [] [] [] [((4,4),(5,4))] [4024,4025,4026,4023] CONDITIONAL_S
Y_MEAS 4024 [(5,4)] HALF_D_PLUS_2 [4012] [] [] [] [] [4024,4025,4026,4023] CONDITIONAL_S
IDLE 4025 [(4,4)] HALF_D_PLUS_2 [4012] [] [] [] [] [4024,4025,4026,4023] CONDITIONAL_S
DISCARD 4026 [(5,4)] 0 [4012] [] [] [] [] [4024,4025,4026,4023] CONDITIONAL_S
INJECT_T 4027 [(4,0)] D [] [] [] [] [] [] none
MERGE 4028 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4041,4042,4043,4044] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4029 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4030 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4031 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4032 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4033 [(0,4)] D [] [] [] [] [] [] none
MERGE 4034 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4048,4045,4046,4047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4035 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4036 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4037 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4038 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4039 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4040 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4041 [(4,2),(5,2)] D [4028] [] [] [] [((4,2),(5,2))] [4041,4042,4043,4044] CONDITIONAL_S
Y_MEAS 4042 [(5,2)] HALF_D_PLUS_2 [4028] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4043 [(4,2)] HALF_D_PLUS_2 [4028] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
DISCARD 4044 [(5,2)] 0 [4028] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
MERGE 4045 [(4,4),(5,4)] D [4034] [] [] [] [((4,4),(5,4))] [4048,4045,4046,4047] CONDITIONAL_S
Y_MEAS 4046 [(5,4)] HALF_D_PLUS_2 [4034] [] [] [] [] [4048,4045,4046,4047] CONDITIONAL_S
IDLE 4047 [(4,4)] HALF_D_PLUS_2 [4034] [] [] [] [] [4048,4045,4046,4047] CONDITIONAL_S
DISCARD 4048 [(5,4)] 0 [4034] [] [] [] [] [4048,4045,4046,4047] CONDITIONAL_S
MERGE 4049 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4049,4050,4051,4052] CONDITIONAL_S
Y_MEAS 4050 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
IDLE 4051 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
DISCARD 4052 [(5,2)] 0 [] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
INJECT_T 4053 [(4,0)] D [] [] [] [] [] [] none
MERGE 4054 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4072,4073,4074,4071] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4055 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4056 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4057 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4058 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4059 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4059,4060,4061,4062] CONDITIONAL_S
Y_MEAS 4060 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4059,4060,4061,4062] CONDITIONAL_S
IDLE 4061 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4059,4060,4061,4062] CONDITIONAL_S
DISCARD 4062 [(5,4)] 0 [] [] [] [] [] [4059,4060,4061,4062] CONDITIONAL_S
INJECT_T 4063 [(0,4)] D [] [] [] [] [] [] none
MERGE 4064 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4075,4076,4077,4078] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4065 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4066 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4067 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4068 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4069 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4070 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4071 [(4,2),(5,2)] D [4054] [] [] [] [((4,2),(5,2))] [4072,4073,4074,4071] CONDITIONAL_S
Y_MEAS 4072 [(5,2)] HALF_D_PLUS_2 [4054] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
IDLE 4073 [(4,2)] HALF_D_PLUS_2 [4054] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
DISCARD 4074 [(5,2)] 0 [4054] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
MERGE 4075 [(4,4),(5,4)] D [4064] [] [] [] [((4,4),(5,4))] [4075,4076,4077,4078] CONDITIONAL_S
Y_MEAS 4076 [(5,4)] HALF_D_PLUS_2 [4064] [] [] [] [] [4075,4076,4077,4078] CONDITIONAL_S
IDLE 4077 [(4,4)] HALF_D_PLUS_2 [4064] [] [] [] [] [4075,4076,4077,4078] CONDITIONAL_S
DISCARD 4078 [(5,4)] 0 [4064] [] [] [] [] [4075,4076,4077,4078] CONDITIONAL_S
INJECT_T 4079 [(0,4)] D [] [] [] [] [] [] none
MERGE 4080 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4097,4098,4099,4100] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4081 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4082 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4083 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4084 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4085 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4086 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4087 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4088,4089,4090,4087] CONDITIONAL_S
Y_MEAS 4088 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
IDLE 4089 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
DISCARD 4090 [(5,2)] 0 [] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
INJECT_T 4091 [(4,0)] D [] [] [] [] [] [] none
MERGE 4092 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4104,4101,4102,4103] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4093 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4094 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4095 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4096 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4097 [(4,4),(5,4)] D [4080] [] [] [] [((4,4),(5,4))] [4097,4098,4099,4100] CONDITIONAL_S
Y_MEAS 4098 [(5,4)] HALF_D_PLUS_2 [4080] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4099 [(4,4)] HALF_D_PLUS_2 [4080] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
DISCARD 4100 [(5,4)] 0 [4080] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
MERGE 4101 [(4,2),(5,2)] D [4092] [] [] [] [((4,2),(5,2))] [4104,4101,4102,4103] CONDITIONAL_S
Y_MEAS 4102 [(5,2)] HALF_D_PLUS_2 [4092] [] [] [] [] [4104,4101,4102,4103] CONDITIONAL_S
IDLE 4103 [(4,2)] HALF_D_PLUS_2 [4092] [] [] [] [] [4104,4101,4102,4103] CONDITIONAL_S
DISCARD 4104 [(5,2)] 0 [4092] [] [] [] [] [4104,4101,4102,4103] CONDITIONAL_S
INJECT_T 4105 [(0,4)] D [] [] [] [] [] [] none
MERGE 4106 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4113,4114,4115,4116] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4107 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4108 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4109 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4110 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4111 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4112 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4113 [(4,4),(5,4)] D [4106] [] [] [] [((4,4),(5,4))] [4113,4114,4115,4116] CONDITIONAL_S
Y_MEAS 4114 [(5,4)] HALF_D_PLUS_2 [4106] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
IDLE 4115 [(4,4)] HALF_D_PLUS_2 [4106] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
DISCARD 4116 [(5,4)] 0 [4106] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
MERGE 4117 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4120,4117,4118,4119] CONDITIONAL_S
Y_MEAS 4118 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4120,4117,4118,4119] CONDITIONAL_S
IDLE 4119 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4120,4117,4118,4119] CONDITIONAL_S
DISCARD 4120 [(5,2)] 0 [] [] [] [] [] [4120,4117,4118,4119] CONDITIONAL_S
INJECT_T 4121 [(4,0)] D [] [] [] [] [] [] none
MERGE 4122 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4128,4129,4130,4127] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4123 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4124 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4125 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4126 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4127 [(4,2),(5,2)] D [4122] [] [] [] [((4,2),(5,2))] [4128,4129,4130,4127] CONDITIONAL_S
Y_MEAS 4128 [(5,2)] HALF_D_PLUS_2 [4122] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
IDLE 4129 [(4,2)] HALF_D_PLUS_2 [4122] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
DISCARD 4130 [(5,2)] 0 [4122] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
MERGE 4131 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4131,4132,4133,4134] CONDITIONAL_S
Y_MEAS 4132 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
IDLE 4133 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
DISCARD 4134 [(5,4)] 0 [] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
INJECT_T 4135 [(0,4)] D [] [] [] [] [] [] none
MERGE 4136 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4152,4149,4150,4151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4137 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4138 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4139 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4140 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4141 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4142 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4143 [(4,0)] D [] [] [] [] [] [] none
MERGE 4144 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4153,4154,4155,4156] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4145 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4146 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4147 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4148 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4149 [(4,4),(5,4)] D [4136] [] [] [] [((4,4),(5,4))] [4152,4149,4150,4151] CONDITIONAL_S
Y_MEAS 4150 [(5,4)] HALF_D_PLUS_2 [4136] [] [] [] [] [4152,4149,4150,4151] CONDITIONAL_S
IDLE 4151 [(4,4)] HALF_D_PLUS_2 [4136] [] [] [] [] [4152,4149,4150,4151] CONDITIONAL_S
DISCARD 4152 [(5,4)] 0 [4136] [] [] [] [] [4152,4149,4150,4151] CONDITIONAL_S
MERGE 4153 [(4,2),(5,2)] D [4144] [] [] [] [((4,2),(5,2))] [4153,4154,4155,4156] CONDITIONAL_S
Y_MEAS 4154 [(5,2)] HALF_D_PLUS_2 [4144] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
IDLE 4155 [(4,2)] HALF_D_PLUS_2 [4144] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
DISCARD 4156 [(5,2)] 0 [4144] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
MERGE 4157 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4160,4157,4158,4159] CONDITIONAL_S
Y_MEAS 4158 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4160,4157,4158,4159] CONDITIONAL_S
IDLE 4159 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4160,4157,4158,4159] CONDITIONAL_S
DISCARD 4160 [(5,4)] 0 [] [] [] [] [] [4160,4157,4158,4159] CONDITIONAL_S
INJECT_T 4161 [(0,4)] D [] [] [] [] [] [] none
MERGE 4162 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4179,4180,4181,4182] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4163 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4164 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4165 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4166 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4167 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4168 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4169 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4169,4170,4171,4172] CONDITIONAL_S
Y_MEAS 4170 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
IDLE 4171 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
DISCARD 4172 [(5,2)] 0 [] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
INJECT_T 4173 [(4,0)] D [] [] [] [] [] [] none
MERGE 4174 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4184,4185,4186,4183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4175 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4176 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4177 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4178 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4179 [(4,4),(5,4)] D [4162] [] [] [] [((4,4),(5,4))] [4179,4180,4181,4182] CONDITIONAL_S
Y_MEAS 4180 [(5,4)] HALF_D_PLUS_2 [4162] [] [] [] [] [4179,4180,4181,4182] CONDITIONAL_S
IDLE 4181 [(4,4)] HALF_D_PLUS_2 [4162] [] [] [] [] [4179,4180,4181,4182] CONDITIONAL_S
DISCARD 4182 [(5,4)] 0 [4162] [] [] [] [] [4179,4180,4181,4182] CONDITIONAL_S
MERGE 4183 [(4,2),(5,2)] D [4174] [] [] [] [((4,2),(5,2))] [4184,4185,4186,4183] CONDITIONAL_S
Y_MEAS 4184 [(5,2)] HALF_D_PLUS_2 [4174] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
IDLE 4185 [(4,2)] HALF_D_PLUS_2 [4174] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
DISCARD 4186 [(5,2)] 0 [4174] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
MERGE 4187 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4187,4188,4189,4190] CONDITIONAL_S
Y_MEAS 4188 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4187,4188,4189,4190] CONDITIONAL_S
IDLE 4189 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4187,4188,4189,4190] CONDITIONAL_S
DISCARD 4190 [(5,4)] 0 [] [] [] [] [] [4187,4188,4189,4190] CONDITIONAL_S
INJECT_T 4191 [(0,4)] D [] [] [] [] [] [] none
MERGE 4192 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4209,4210,4211,4212] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4193 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4194 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4195 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4196 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4197 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4198 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4199 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4200,4201,4202,4199] CONDITIONAL_S
Y_MEAS 4200 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
IDLE 4201 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
DISCARD 4202 [(5,2)] 0 [] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
INJECT_T 4203 [(4,0)] D [] [] [] [] [] [] none
MERGE 4204 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4216,4213,4214,4215] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4205 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4206 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4207 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4208 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4209 [(4,4),(5,4)] D [4192] [] [] [] [((4,4),(5,4))] [4209,4210,4211,4212] CONDITIONAL_S
Y_MEAS 4210 [(5,4)] HALF_D_PLUS_2 [4192] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
IDLE 4211 [(4,4)] HALF_D_PLUS_2 [4192] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
DISCARD 4212 [(5,4)] 0 [4192] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
MERGE 4213 [(4,2),(5,2)] D [4204] [] [] [] [((4,2),(5,2))] [4216,4213,4214,4215] CONDITIONAL_S
Y_MEAS 4214 [(5,2)] HALF_D_PLUS_2 [4204] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
IDLE 4215 [(4,2)] HALF_D_PLUS_2 [4204] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
DISCARD 4216 [(5,2)] 0 [4204] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
MERGE 4217 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4217,4218,4219,4220] CONDITIONAL_S
Y_MEAS 4218 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
IDLE 4219 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
DISCARD 4220 [(5,4)] 0 [] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
INJECT_T 4221 [(0,4)] D [] [] [] [] [] [] none
MERGE 4222 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4240,4241,4242,4239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4223 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4224 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4225 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4226 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4227 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4228 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4229 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4232,4229,4230,4231] CONDITIONAL_S
Y_MEAS 4230 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4232,4229,4230,4231] CONDITIONAL_S
IDLE 4231 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4232,4229,4230,4231] CONDITIONAL_S
DISCARD 4232 [(5,2)] 0 [] [] [] [] [] [4232,4229,4230,4231] CONDITIONAL_S
INJECT_T 4233 [(4,0)] D [] [] [] [] [] [] none
MERGE 4234 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4243,4244,4245,4246] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4235 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4236 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4237 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4238 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4239 [(4,4),(5,4)] D [4222] [] [] [] [((4,4),(5,4))] [4240,4241,4242,4239] CONDITIONAL_S
Y_MEAS 4240 [(5,4)] HALF_D_PLUS_2 [4222] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
IDLE 4241 [(4,4)] HALF_D_PLUS_2 [4222] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
DISCARD 4242 [(5,4)] 0 [4222] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
MERGE 4243 [(4,2),(5,2)] D [4234] [] [] [] [((4,2),(5,2))] [4243,4244,4245,4246] CONDITIONAL_S
Y_MEAS 4244 [(5,2)] HALF_D_PLUS_2 [4234] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
IDLE 4245 [(4,2)] HALF_D_PLUS_2 [4234] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
DISCARD 4246 [(5,2)] 0 [4234] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
INJECT_T 4247 [(0,4)] D [] [] [] [] [] [] none
MERGE 4248 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4256,4257,4258,4255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4249 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4250 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4251 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4252 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4253 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4254 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4255 [(4,4),(5,4)] D [4248] [] [] [] [((4,4),(5,4))] [4256,4257,4258,4255] CONDITIONAL_S
Y_MEAS 4256 [(5,4)] HALF_D_PLUS_2 [4248] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
IDLE 4257 [(4,4)] HALF_D_PLUS_2 [4248] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
DISCARD 4258 [(5,4)] 0 [4248] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
MERGE 4259 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4259,4260,4261,4262] CONDITIONAL_S
Y_MEAS 4260 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4259,4260,4261,4262] CONDITIONAL_S
IDLE 4261 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4259,4260,4261,4262] CONDITIONAL_S
DISCARD 4262 [(5,2)] 0 [] [] [] [] [] [4259,4260,4261,4262] CONDITIONAL_S
INJECT_T 4263 [(4,0)] D [] [] [] [] [] [] none
MERGE 4264 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4272,4269,4270,4271] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4265 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4266 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4267 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4268 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4269 [(4,2),(5,2)] D [4264] [] [] [] [((4,2),(5,2))] [4272,4269,4270,4271] CONDITIONAL_S
Y_MEAS 4270 [(5,2)] HALF_D_PLUS_2 [4264] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
IDLE 4271 [(4,2)] HALF_D_PLUS_2 [4264] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
DISCARD 4272 [(5,2)] 0 [4264] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
MERGE 4273 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4273,4274,4275,4276] CONDITIONAL_S
Y_MEAS 4274 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
IDLE 4275 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
DISCARD 4276 [(5,4)] 0 [] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
INJECT_T 4277 [(0,4)] D [] [] [] [] [] [] none
MERGE 4278 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4291,4292,4293,4294] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4279 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4280 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4281 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4282 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4283 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4284 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4285 [(4,0)] D [] [] [] [] [] [] none
MERGE 4286 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4296,4297,4298,4295] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4287 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4288 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4289 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4290 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4291 [(4,4),(5,4)] D [4278] [] [] [] [((4,4),(5,4))] [4291,4292,4293,4294] CONDITIONAL_S
Y_MEAS 4292 [(5,4)] HALF_D_PLUS_2 [4278] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
IDLE 4293 [(4,4)] HALF_D_PLUS_2 [4278] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
DISCARD 4294 [(5,4)] 0 [4278] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
MERGE 4295 [(4,2),(5,2)] D [4286] [] [] [] [((4,2),(5,2))] [4296,4297,4298,4295] CONDITIONAL_S
Y_MEAS 4296 [(5,2)] HALF_D_PLUS_2 [4286] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
IDLE 4297 [(4,2)] HALF_D_PLUS_2 [4286] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
DISCARD 4298 [(5,2)] 0 [4286] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
MERGE 4299 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4299,4300,4301,4302] CONDITIONAL_S
Y_MEAS 4300 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
IDLE 4301 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
DISCARD 4302 [(5,4)] 0 [] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
INJECT_T 4303 [(0,4)] D [] [] [] [] [] [] none
MERGE 4304 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4321,4322,4323,4324] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4305 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4306 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4307 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4308 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4309 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4310 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4311 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4312,4313,4314,4311] CONDITIONAL_S
Y_MEAS 4312 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
IDLE 4313 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
DISCARD 4314 [(5,2)] 0 [] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
INJECT_T 4315 [(4,0)] D [] [] [] [] [] [] none
MERGE 4316 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4328,4325,4326,4327] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4317 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4318 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4319 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4320 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4321 [(4,4),(5,4)] D [4304] [] [] [] [((4,4),(5,4))] [4321,4322,4323,4324] CONDITIONAL_S
Y_MEAS 4322 [(5,4)] HALF_D_PLUS_2 [4304] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
IDLE 4323 [(4,4)] HALF_D_PLUS_2 [4304] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
DISCARD 4324 [(5,4)] 0 [4304] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
MERGE 4325 [(4,2),(5,2)] D [4316] [] [] [] [((4,2),(5,2))] [4328,4325,4326,4327] CONDITIONAL_S
Y_MEAS 4326 [(5,2)] HALF_D_PLUS_2 [4316] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
IDLE 4327 [(4,2)] HALF_D_PLUS_2 [4316] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
DISCARD 4328 [(5,2)] 0 [4316] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
INJECT_T 4329 [(0,4)] D [] [] [] [] [] [] none
MERGE 4330 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4344,4345,4346,4343] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4331 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4332 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4333 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4334 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4335 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4336 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4337 [(4,0)] D [] [] [] [] [] [] none
MERGE 4338 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4347,4348,4349,4350] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4339 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4340 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4341 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4342 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4343 [(4,4),(5,4)] D [4330] [] [] [] [((4,4),(5,4))] [4344,4345,4346,4343] CONDITIONAL_S
Y_MEAS 4344 [(5,4)] HALF_D_PLUS_2 [4330] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
IDLE 4345 [(4,4)] HALF_D_PLUS_2 [4330] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
DISCARD 4346 [(5,4)] 0 [4330] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
MERGE 4347 [(4,2),(5,2)] D [4338] [] [] [] [((4,2),(5,2))] [4347,4348,4349,4350] CONDITIONAL_S
Y_MEAS 4348 [(5,2)] HALF_D_PLUS_2 [4338] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
IDLE 4349 [(4,2)] HALF_D_PLUS_2 [4338] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
DISCARD 4350 [(5,2)] 0 [4338] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
MERGE 4351 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4352,4353,4354,4351] CONDITIONAL_S
Y_MEAS 4352 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
IDLE 4353 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
DISCARD 4354 [(5,4)] 0 [] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
INJECT_T 4355 [(0,4)] D [] [] [] [] [] [] none
MERGE 4356 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4376,4373,4374,4375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4357 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4358 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4359 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4360 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4361 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4362 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4363 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4363,4364,4365,4366] CONDITIONAL_S
Y_MEAS 4364 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4363,4364,4365,4366] CONDITIONAL_S
IDLE 4365 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4363,4364,4365,4366] CONDITIONAL_S
DISCARD 4366 [(5,2)] 0 [] [] [] [] [] [4363,4364,4365,4366] CONDITIONAL_S
INJECT_T 4367 [(4,0)] D [] [] [] [] [] [] none
MERGE 4368 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4377,4378,4379,4380] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4369 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4370 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4371 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4372 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4373 [(4,4),(5,4)] D [4356] [] [] [] [((4,4),(5,4))] [4376,4373,4374,4375] CONDITIONAL_S
Y_MEAS 4374 [(5,4)] HALF_D_PLUS_2 [4356] [] [] [] [] [4376,4373,4374,4375] CONDITIONAL_S
IDLE 4375 [(4,4)] HALF_D_PLUS_2 [4356] [] [] [] [] [4376,4373,4374,4375] CONDITIONAL_S
DISCARD 4376 [(5,4)] 0 [4356] [] [] [] [] [4376,4373,4374,4375] CONDITIONAL_S
MERGE 4377 [(4,2),(5,2)] D [4368] [] [] [] [((4,2),(5,2))] [4377,4378,4379,4380] CONDITIONAL_S
Y_MEAS 4378 [(5,2)] HALF_D_PLUS_2 [4368] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
IDLE 4379 [(4,2)] HALF_D_PLUS_2 [4368] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
DISCARD 4380 [(5,2)] 0 [4368] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
MERGE 4381 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4384,4381,4382,4383] CONDITIONAL_S
Y_MEAS 4382 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4384,4381,4382,4383] CONDITIONAL_S
IDLE 4383 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4384,4381,4382,4383] CONDITIONAL_S
DISCARD 4384 [(5,4)] 0 [] [] [] [] [] [4384,4381,4382,4383] CONDITIONAL_S
INJECT_T 4385 [(0,4)] D [] [] [] [] [] [] none
MERGE 4386 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4403,4404,4405,4406] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4387 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4388 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4389 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4390 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4391 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4392 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4393 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4393,4394,4395,4396] CONDITIONAL_S
Y_MEAS 4394 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
IDLE 4395 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
DISCARD 4396 [(5,2)] 0 [] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
INJECT_T 4397 [(4,0)] D [] [] [] [] [] [] none
MERGE 4398 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4408,4409,4410,4407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4399 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4400 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4401 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4402 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4403 [(4,4),(5,4)] D [4386] [] [] [] [((4,4),(5,4))] [4403,4404,4405,4406] CONDITIONAL_S
Y_MEAS 4404 [(5,4)] HALF_D_PLUS_2 [4386] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
IDLE 4405 [(4,4)] HALF_D_PLUS_2 [4386] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
DISCARD 4406 [(5,4)] 0 [4386] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
MERGE 4407 [(4,2),(5,2)] D [4398] [] [] [] [((4,2),(5,2))] [4408,4409,4410,4407] CONDITIONAL_S
Y_MEAS 4408 [(5,2)] HALF_D_PLUS_2 [4398] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
IDLE 4409 [(4,2)] HALF_D_PLUS_2 [4398] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
DISCARD 4410 [(5,2)] 0 [4398] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
INJECT_T 4411 [(0,4)] D [] [] [] [] [] [] none
MERGE 4412 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4419,4420,4421,4422] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4413 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4414 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4415 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4416 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4417 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4418 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4419 [(4,4),(5,4)] D [4412] [] [] [] [((4,4),(5,4))] [4419,4420,4421,4422] CONDITIONAL_S
Y_MEAS 4420 [(5,4)] HALF_D_PLUS_2 [4412] [] [] [] [] [4419,4420,4421,4422] CONDITIONAL_S
IDLE 4421 [(4,4)] HALF_D_PLUS_2 [4412] [] [] [] [] [4419,4420,4421,4422] CONDITIONAL_S
DISCARD 4422 [(5,4)] 0 [4412] [] [] [] [] [4419,4420,4421,4422] CONDITIONAL_S
MERGE 4423 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4424,4425,4426,4423] CONDITIONAL_S
Y_MEAS 4424 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
IDLE 4425 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
DISCARD 4426 [(5,2)] 0 [] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
INJECT_T 4427 [(4,0)] D [] [] [] [] [] [] none
MERGE 4428 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4433,4434,4435,4436] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4429 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4430 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4431 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4432 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4433 [(4,2),(5,2)] D [4428] [] [] [] [((4,2),(5,2))] [4433,4434,4435,4436] CONDITIONAL_S
Y_MEAS 4434 [(5,2)] HALF_D_PLUS_2 [4428] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
IDLE 4435 [(4,2)] HALF_D_PLUS_2 [4428] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
DISCARD 4436 [(5,2)] 0 [4428] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
MERGE 4437 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4440,4437,4438,4439] CONDITIONAL_S
Y_MEAS 4438 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4440,4437,4438,4439] CONDITIONAL_S
IDLE 4439 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4440,4437,4438,4439] CONDITIONAL_S
DISCARD 4440 [(5,4)] 0 [] [] [] [] [] [4440,4437,4438,4439] CONDITIONAL_S
INJECT_T 4441 [(0,4)] D [] [] [] [] [] [] none
MERGE 4442 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4456,4457,4458,4455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4443 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4444 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4445 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4446 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4447 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4448 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4449 [(4,0)] D [] [] [] [] [] [] none
MERGE 4450 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4459,4460,4461,4462] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4451 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4452 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4453 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4454 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4455 [(4,4),(5,4)] D [4442] [] [] [] [((4,4),(5,4))] [4456,4457,4458,4455] CONDITIONAL_S
Y_MEAS 4456 [(5,4)] HALF_D_PLUS_2 [4442] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
IDLE 4457 [(4,4)] HALF_D_PLUS_2 [4442] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
DISCARD 4458 [(5,4)] 0 [4442] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
MERGE 4459 [(4,2),(5,2)] D [4450] [] [] [] [((4,2),(5,2))] [4459,4460,4461,4462] CONDITIONAL_S
Y_MEAS 4460 [(5,2)] HALF_D_PLUS_2 [4450] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
IDLE 4461 [(4,2)] HALF_D_PLUS_2 [4450] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
DISCARD 4462 [(5,2)] 0 [4450] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
INJECT_T 4463 [(0,4)] D [] [] [] [] [] [] none
MERGE 4464 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4480,4477,4478,4479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4465 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4466 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4467 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4468 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4469 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4470 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4471 [(4,0)] D [] [] [] [] [] [] none
MERGE 4472 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4481,4482,4483,4484] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4473 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4474 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4475 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4476 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4477 [(4,4),(5,4)] D [4464] [] [] [] [((4,4),(5,4))] [4480,4477,4478,4479] CONDITIONAL_S
Y_MEAS 4478 [(5,4)] HALF_D_PLUS_2 [4464] [] [] [] [] [4480,4477,4478,4479] CONDITIONAL_S
IDLE 4479 [(4,4)] HALF_D_PLUS_2 [4464] [] [] [] [] [4480,4477,4478,4479] CONDITIONAL_S
DISCARD 4480 [(5,4)] 0 [4464] [] [] [] [] [4480,4477,4478,4479] CONDITIONAL_S
MERGE 4481 [(4,2),(5,2)] D [4472] [] [] [] [((4,2),(5,2))] [4481,4482,4483,4484] CONDITIONAL_S
Y_MEAS 4482 [(5,2)] HALF_D_PLUS_2 [4472] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
IDLE 4483 [(4,2)] HALF_D_PLUS_2 [4472] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
DISCARD 4484 [(5,2)] 0 [4472] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
INJECT_T 4485 [(0,4)] D [] [] [] [] [] [] none
MERGE 4486 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4499,4500,4501,4502] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4487 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4488 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4489 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4490 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4491 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4492 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4493 [(4,0)] D [] [] [] [] [] [] none
MERGE 4494 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4504,4505,4506,4503] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4495 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4496 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4497 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4498 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4499 [(4,4),(5,4)] D [4486] [] [] [] [((4,4),(5,4))] [4499,4500,4501,4502] CONDITIONAL_S
Y_MEAS 4500 [(5,4)] HALF_D_PLUS_2 [4486] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
IDLE 4501 [(4,4)] HALF_D_PLUS_2 [4486] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
DISCARD 4502 [(5,4)] 0 [4486] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
MERGE 4503 [(4,2),(5,2)] D [4494] [] [] [] [((4,2),(5,2))] [4504,4505,4506,4503] CONDITIONAL_S
Y_MEAS 4504 [(5,2)] HALF_D_PLUS_2 [4494] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
IDLE 4505 [(4,2)] HALF_D_PLUS_2 [4494] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
DISCARD 4506 [(5,2)] 0 [4494] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
INJECT_T 4507 [(0,4)] D [] [] [] [] [] [] none
MERGE 4508 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4515,4516,4517,4518] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4509 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4510 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4511 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4512 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4513 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4514 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4515 [(4,4),(5,4)] D [4508] [] [] [] [((4,4),(5,4))] [4515,4516,4517,4518] CONDITIONAL_S
Y_MEAS 4516 [(5,4)] HALF_D_PLUS_2 [4508] [] [] [] [] [4515,4516,4517,4518] CONDITIONAL_S
IDLE 4517 [(4,4)] HALF_D_PLUS_2 [4508] [] [] [] [] [4515,4516,4517,4518] CONDITIONAL_S
DISCARD 4518 [(5,4)] 0 [4508] [] [] [] [] [4515,4516,4517,4518] CONDITIONAL_S
MERGE 4519 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4520,4521,4522,4519] CONDITIONAL_S
Y_MEAS 4520 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
IDLE 4521 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
DISCARD 4522 [(5,2)] 0 [] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
INJECT_T 4523 [(4,0)] D [] [] [] [] [] [] none
MERGE 4524 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4529,4530,4531,4532] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4525 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4526 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4527 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4528 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4529 [(4,2),(5,2)] D [4524] [] [] [] [((4,2),(5,2))] [4529,4530,4531,4532] CONDITIONAL_S
Y_MEAS 4530 [(5,2)] HALF_D_PLUS_2 [4524] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
IDLE 4531 [(4,2)] HALF_D_PLUS_2 [4524] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
DISCARD 4532 [(5,2)] 0 [4524] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
INJECT_T 4533 [(0,4)] D [] [] [] [] [] [] none
MERGE 4534 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4544,4541,4542,4543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4535 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4536 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4537 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4538 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4539 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4540 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4541 [(4,4),(5,4)] D [4534] [] [] [] [((4,4),(5,4))] [4544,4541,4542,4543] CONDITIONAL_S
Y_MEAS 4542 [(5,4)] HALF_D_PLUS_2 [4534] [] [] [] [] [4544,4541,4542,4543] CONDITIONAL_S
IDLE 4543 [(4,4)] HALF_D_PLUS_2 [4534] [] [] [] [] [4544,4541,4542,4543] CONDITIONAL_S
DISCARD 4544 [(5,4)] 0 [4534] [] [] [] [] [4544,4541,4542,4543] CONDITIONAL_S
MERGE 4545 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4545,4546,4547,4548] CONDITIONAL_S
Y_MEAS 4546 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
IDLE 4547 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
DISCARD 4548 [(5,2)] 0 [] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
INJECT_T 4549 [(4,0)] D [] [] [] [] [] [] none
MERGE 4550 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4555,4556,4557,4558] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4551 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4552 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4553 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4554 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4555 [(4,2),(5,2)] D [4550] [] [] [] [((4,2),(5,2))] [4555,4556,4557,4558] CONDITIONAL_S
Y_MEAS 4556 [(5,2)] HALF_D_PLUS_2 [4550] [] [] [] [] [4555,4556,4557,4558] CONDITIONAL_S
IDLE 4557 [(4,2)] HALF_D_PLUS_2 [4550] [] [] [] [] [4555,4556,4557,4558] CONDITIONAL_S
DISCARD 4558 [(5,2)] 0 [4550] [] [] [] [] [4555,4556,4557,4558] CONDITIONAL_S
MERGE 4559 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4560,4561,4562,4559] CONDITIONAL_S
Y_MEAS 4560 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
IDLE 4561 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
DISCARD 4562 [(5,4)] 0 [] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
INJECT_T 4563 [(0,4)] D [] [] [] [] [] [] none
MERGE 4564 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4571,4572,4573,4574] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4565 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4566 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4567 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4568 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4569 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4570 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4571 [(4,4),(5,4)] D [4564] [] [] [] [((4,4),(5,4))] [4571,4572,4573,4574] CONDITIONAL_S
Y_MEAS 4572 [(5,4)] HALF_D_PLUS_2 [4564] [] [] [] [] [4571,4572,4573,4574] CONDITIONAL_S
IDLE 4573 [(4,4)] HALF_D_PLUS_2 [4564] [] [] [] [] [4571,4572,4573,4574] CONDITIONAL_S
DISCARD 4574 [(5,4)] 0 [4564] [] [] [] [] [4571,4572,4573,4574] CONDITIONAL_S
MERGE 4575 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4576,4577,4578,4575] CONDITIONAL_S
Y_MEAS 4576 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
IDLE 4577 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
DISCARD 4578 [(5,2)] 0 [] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
INJECT_T 4579 [(4,0)] D [] [] [] [] [] [] none
MERGE 4580 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4593,4594,4595,4596] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4581 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4582 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4583 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4584 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4585 [(0,4)] D [] [] [] [] [] [] none
MERGE 4586 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4600,4597,4598,4599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4587 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4588 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4589 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4590 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4591 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4592 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4593 [(4,2),(5,2)] D [4580] [] [] [] [((4,2),(5,2))] [4593,4594,4595,4596] CONDITIONAL_S
Y_MEAS 4594 [(5,2)] HALF_D_PLUS_2 [4580] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
IDLE 4595 [(4,2)] HALF_D_PLUS_2 [4580] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
DISCARD 4596 [(5,2)] 0 [4580] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
MERGE 4597 [(4,4),(5,4)] D [4586] [] [] [] [((4,4),(5,4))] [4600,4597,4598,4599] CONDITIONAL_S
Y_MEAS 4598 [(5,4)] HALF_D_PLUS_2 [4586] [] [] [] [] [4600,4597,4598,4599] CONDITIONAL_S
IDLE 4599 [(4,4)] HALF_D_PLUS_2 [4586] [] [] [] [] [4600,4597,4598,4599] CONDITIONAL_S
DISCARD 4600 [(5,4)] 0 [4586] [] [] [] [] [4600,4597,4598,4599] CONDITIONAL_S
MERGE 4601 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4601,4602,4603,4604] CONDITIONAL_S
Y_MEAS 4602 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
IDLE 4603 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
DISCARD 4604 [(5,2)] 0 [] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
INJECT_T 4605 [(4,0)] D [] [] [] [] [] [] none
MERGE 4606 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4624,4625,4626,4623] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4607 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4608 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4609 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4610 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4611 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4611,4612,4613,4614] CONDITIONAL_S
Y_MEAS 4612 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4611,4612,4613,4614] CONDITIONAL_S
IDLE 4613 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4611,4612,4613,4614] CONDITIONAL_S
DISCARD 4614 [(5,4)] 0 [] [] [] [] [] [4611,4612,4613,4614] CONDITIONAL_S
INJECT_T 4615 [(0,4)] D [] [] [] [] [] [] none
MERGE 4616 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4627,4628,4629,4630] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4617 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4618 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4619 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4620 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4621 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4622 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4623 [(4,2),(5,2)] D [4606] [] [] [] [((4,2),(5,2))] [4624,4625,4626,4623] CONDITIONAL_S
Y_MEAS 4624 [(5,2)] HALF_D_PLUS_2 [4606] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
IDLE 4625 [(4,2)] HALF_D_PLUS_2 [4606] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
DISCARD 4626 [(5,2)] 0 [4606] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
MERGE 4627 [(4,4),(5,4)] D [4616] [] [] [] [((4,4),(5,4))] [4627,4628,4629,4630] CONDITIONAL_S
Y_MEAS 4628 [(5,4)] HALF_D_PLUS_2 [4616] [] [] [] [] [4627,4628,4629,4630] CONDITIONAL_S
IDLE 4629 [(4,4)] HALF_D_PLUS_2 [4616] [] [] [] [] [4627,4628,4629,4630] CONDITIONAL_S
DISCARD 4630 [(5,4)] 0 [4616] [] [] [] [] [4627,4628,4629,4630] CONDITIONAL_S
INJECT_T 4631 [(4,0)] D [] [] [] [] [] [] none
MERGE 4632 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4648,4645,4646,4647] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4633 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4634 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4635 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4636 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4637 [(0,4)] D [] [] [] [] [] [] none
MERGE 4638 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4649,4650,4651,4652] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4639 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4640 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4641 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4642 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4643 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4644 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4645 [(4,2),(5,2)] D [4632] [] [] [] [((4,2),(5,2))] [4648,4645,4646,4647] CONDITIONAL_S
Y_MEAS 4646 [(5,2)] HALF_D_PLUS_2 [4632] [] [] [] [] [4648,4645,4646,4647] CONDITIONAL_S
IDLE 4647 [(4,2)] HALF_D_PLUS_2 [4632] [] [] [] [] [4648,4645,4646,4647] CONDITIONAL_S
DISCARD 4648 [(5,2)] 0 [4632] [] [] [] [] [4648,4645,4646,4647] CONDITIONAL_S
MERGE 4649 [(4,4),(5,4)] D [4638] [] [] [] [((4,4),(5,4))] [4649,4650,4651,4652] CONDITIONAL_S
Y_MEAS 4650 [(5,4)] HALF_D_PLUS_2 [4638] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
IDLE 4651 [(4,4)] HALF_D_PLUS_2 [4638] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
DISCARD 4652 [(5,4)] 0 [4638] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
INJECT_T 4653 [(4,0)] D [] [] [] [] [] [] none
MERGE 4654 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4659,4660,4661,4662] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4655 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4656 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4657 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4658 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4659 [(4,2),(5,2)] D [4654] [] [] [] [((4,2),(5,2))] [4659,4660,4661,4662] CONDITIONAL_S
Y_MEAS 4660 [(5,2)] HALF_D_PLUS_2 [4654] [] [] [] [] [4659,4660,4661,4662] CONDITIONAL_S
IDLE 4661 [(4,2)] HALF_D_PLUS_2 [4654] [] [] [] [] [4659,4660,4661,4662] CONDITIONAL_S
DISCARD 4662 [(5,2)] 0 [4654] [] [] [] [] [4659,4660,4661,4662] CONDITIONAL_S
MERGE 4663 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4664,4665,4666,4663] CONDITIONAL_S
Y_MEAS 4664 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
IDLE 4665 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
DISCARD 4666 [(5,4)] 0 [] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
INJECT_T 4667 [(0,4)] D [] [] [] [] [] [] none
MERGE 4668 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4675,4676,4677,4678] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4669 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4670 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4671 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4672 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4673 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4674 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4675 [(4,4),(5,4)] D [4668] [] [] [] [((4,4),(5,4))] [4675,4676,4677,4678] CONDITIONAL_S
Y_MEAS 4676 [(5,4)] HALF_D_PLUS_2 [4668] [] [] [] [] [4675,4676,4677,4678] CONDITIONAL_S
IDLE 4677 [(4,4)] HALF_D_PLUS_2 [4668] [] [] [] [] [4675,4676,4677,4678] CONDITIONAL_S
DISCARD 4678 [(5,4)] 0 [4668] [] [] [] [] [4675,4676,4677,4678] CONDITIONAL_S
MERGE 4679 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4680,4681,4682,4679] CONDITIONAL_S
Y_MEAS 4680 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
IDLE 4681 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
DISCARD 4682 [(5,2)] 0 [] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
INJECT_T 4683 [(4,0)] D [] [] [] [] [] [] none
MERGE 4684 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4697,4698,4699,4700] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4685 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4686 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4687 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4688 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4689 [(0,4)] D [] [] [] [] [] [] none
MERGE 4690 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4704,4701,4702,4703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4691 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4692 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4693 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4694 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4695 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4696 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4697 [(4,2),(5,2)] D [4684] [] [] [] [((4,2),(5,2))] [4697,4698,4699,4700] CONDITIONAL_S
Y_MEAS 4698 [(5,2)] HALF_D_PLUS_2 [4684] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
IDLE 4699 [(4,2)] HALF_D_PLUS_2 [4684] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
DISCARD 4700 [(5,2)] 0 [4684] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
MERGE 4701 [(4,4),(5,4)] D [4690] [] [] [] [((4,4),(5,4))] [4704,4701,4702,4703] CONDITIONAL_S
Y_MEAS 4702 [(5,4)] HALF_D_PLUS_2 [4690] [] [] [] [] [4704,4701,4702,4703] CONDITIONAL_S
IDLE 4703 [(4,4)] HALF_D_PLUS_2 [4690] [] [] [] [] [4704,4701,4702,4703] CONDITIONAL_S
DISCARD 4704 [(5,4)] 0 [4690] [] [] [] [] [4704,4701,4702,4703] CONDITIONAL_S
MERGE 4705 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4705,4706,4707,4708] CONDITIONAL_S
Y_MEAS 4706 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
IDLE 4707 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
DISCARD 4708 [(5,2)] 0 [] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
INJECT_T 4709 [(4,0)] D [] [] [] [] [] [] none
MERGE 4710 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4728,4729,4730,4727] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4711 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4712 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4713 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4714 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4715 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4715,4716,4717,4718] CONDITIONAL_S
Y_MEAS 4716 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4715,4716,4717,4718] CONDITIONAL_S
IDLE 4717 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4715,4716,4717,4718] CONDITIONAL_S
DISCARD 4718 [(5,4)] 0 [] [] [] [] [] [4715,4716,4717,4718] CONDITIONAL_S
INJECT_T 4719 [(0,4)] D [] [] [] [] [] [] none
MERGE 4720 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4731,4732,4733,4734] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4721 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4722 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4723 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4724 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4725 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4726 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4727 [(4,2),(5,2)] D [4710] [] [] [] [((4,2),(5,2))] [4728,4729,4730,4727] CONDITIONAL_S
Y_MEAS 4728 [(5,2)] HALF_D_PLUS_2 [4710] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
IDLE 4729 [(4,2)] HALF_D_PLUS_2 [4710] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
DISCARD 4730 [(5,2)] 0 [4710] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
MERGE 4731 [(4,4),(5,4)] D [4720] [] [] [] [((4,4),(5,4))] [4731,4732,4733,4734] CONDITIONAL_S
Y_MEAS 4732 [(5,4)] HALF_D_PLUS_2 [4720] [] [] [] [] [4731,4732,4733,4734] CONDITIONAL_S
IDLE 4733 [(4,4)] HALF_D_PLUS_2 [4720] [] [] [] [] [4731,4732,4733,4734] CONDITIONAL_S
DISCARD 4734 [(5,4)] 0 [4720] [] [] [] [] [4731,4732,4733,4734] CONDITIONAL_S
INJECT_T 4735 [(0,4)] D [] [] [] [] [] [] none
MERGE 4736 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4753,4754,4755,4756] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4737 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4738 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4739 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4740 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4741 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4742 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4743 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4744,4745,4746,4743] CONDITIONAL_S
Y_MEAS 4744 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
IDLE 4745 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
DISCARD 4746 [(5,2)] 0 [] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
INJECT_T 4747 [(4,0)] D [] [] [] [] [] [] none
MERGE 4748 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4760,4757,4758,4759] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4749 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4750 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4751 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4752 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4753 [(4,4),(5,4)] D [4736] [] [] [] [((4,4),(5,4))] [4753,4754,4755,4756] CONDITIONAL_S
Y_MEAS 4754 [(5,4)] HALF_D_PLUS_2 [4736] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
IDLE 4755 [(4,4)] HALF_D_PLUS_2 [4736] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
DISCARD 4756 [(5,4)] 0 [4736] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
MERGE 4757 [(4,2),(5,2)] D [4748] [] [] [] [((4,2),(5,2))] [4760,4757,4758,4759] CONDITIONAL_S
Y_MEAS 4758 [(5,2)] HALF_D_PLUS_2 [4748] [] [] [] [] [4760,4757,4758,4759] CONDITIONAL_S
IDLE 4759 [(4,2)] HALF_D_PLUS_2 [4748] [] [] [] [] [4760,4757,4758,4759] CONDITIONAL_S
DISCARD 4760 [(5,2)] 0 [4748] [] [] [] [] [4760,4757,4758,4759] CONDITIONAL_S
INJECT_T 4761 [(0,4)] D [] [] [] [] [] [] none
MERGE 4762 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4769,4770,4771,4772] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4763 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4764 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4765 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4766 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4767 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4768 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4769 [(4,4),(5,4)] D [4762] [] [] [] [((4,4),(5,4))] [4769,4770,4771,4772] CONDITIONAL_S
Y_MEAS 4770 [(5,4)] HALF_D_PLUS_2 [4762] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
IDLE 4771 [(4,4)] HALF_D_PLUS_2 [4762] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
DISCARD 4772 [(5,4)] 0 [4762] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
MERGE 4773 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4776,4773,4774,4775] CONDITIONAL_S
Y_MEAS 4774 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4776,4773,4774,4775] CONDITIONAL_S
IDLE 4775 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4776,4773,4774,4775] CONDITIONAL_S
DISCARD 4776 [(5,2)] 0 [] [] [] [] [] [4776,4773,4774,4775] CONDITIONAL_S
INJECT_T 4777 [(4,0)] D [] [] [] [] [] [] none
MERGE 4778 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4784,4785,4786,4783] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4779 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4780 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4781 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4782 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4783 [(4,2),(5,2)] D [4778] [] [] [] [((4,2),(5,2))] [4784,4785,4786,4783] CONDITIONAL_S
Y_MEAS 4784 [(5,2)] HALF_D_PLUS_2 [4778] [] [] [] [] [4784,4785,4786,4783] CONDITIONAL_S
IDLE 4785 [(4,2)] HALF_D_PLUS_2 [4778] [] [] [] [] [4784,4785,4786,4783] CONDITIONAL_S
DISCARD 4786 [(5,2)] 0 [4778] [] [] [] [] [4784,4785,4786,4783] CONDITIONAL_S
MERGE 4787 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4787,4788,4789,4790] CONDITIONAL_S
Y_MEAS 4788 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4787,4788,4789,4790] CONDITIONAL_S
IDLE 4789 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4787,4788,4789,4790] CONDITIONAL_S
DISCARD 4790 [(5,4)] 0 [] [] [] [] [] [4787,4788,4789,4790] CONDITIONAL_S
INJECT_T 4791 [(0,4)] D [] [] [] [] [] [] none
MERGE 4792 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4808,4805,4806,4807] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4793 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4794 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4795 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4796 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4797 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4798 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4799 [(4,0)] D [] [] [] [] [] [] none
MERGE 4800 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4809,4810,4811,4812] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4801 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4802 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4803 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4804 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4805 [(4,4),(5,4)] D [4792] [] [] [] [((4,4),(5,4))] [4808,4805,4806,4807] CONDITIONAL_S
Y_MEAS 4806 [(5,4)] HALF_D_PLUS_2 [4792] [] [] [] [] [4808,4805,4806,4807] CONDITIONAL_S
IDLE 4807 [(4,4)] HALF_D_PLUS_2 [4792] [] [] [] [] [4808,4805,4806,4807] CONDITIONAL_S
DISCARD 4808 [(5,4)] 0 [4792] [] [] [] [] [4808,4805,4806,4807] CONDITIONAL_S
MERGE 4809 [(4,2),(5,2)] D [4800] [] [] [] [((4,2),(5,2))] [4809,4810,4811,4812] CONDITIONAL_S
Y_MEAS 4810 [(5,2)] HALF_D_PLUS_2 [4800] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
IDLE 4811 [(4,2)] HALF_D_PLUS_2 [4800] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
DISCARD 4812 [(5,2)] 0 [4800] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
MERGE 4813 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4816,4813,4814,4815] CONDITIONAL_S
Y_MEAS 4814 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4816,4813,4814,4815] CONDITIONAL_S
IDLE 4815 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4816,4813,4814,4815] CONDITIONAL_S
DISCARD 4816 [(5,4)] 0 [] [] [] [] [] [4816,4813,4814,4815] CONDITIONAL_S
INJECT_T 4817 [(0,4)] D [] [] [] [] [] [] none
MERGE 4818 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4835,4836,4837,4838] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4819 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4820 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4821 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4822 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4823 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4824 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4825 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4825,4826,4827,4828] CONDITIONAL_S
Y_MEAS 4826 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
IDLE 4827 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
DISCARD 4828 [(5,2)] 0 [] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
INJECT_T 4829 [(4,0)] D [] [] [] [] [] [] none
MERGE 4830 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4840,4841,4842,4839] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4831 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4832 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4833 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4834 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4835 [(4,4),(5,4)] D [4818] [] [] [] [((4,4),(5,4))] [4835,4836,4837,4838] CONDITIONAL_S
Y_MEAS 4836 [(5,4)] HALF_D_PLUS_2 [4818] [] [] [] [] [4835,4836,4837,4838] CONDITIONAL_S
IDLE 4837 [(4,4)] HALF_D_PLUS_2 [4818] [] [] [] [] [4835,4836,4837,4838] CONDITIONAL_S
DISCARD 4838 [(5,4)] 0 [4818] [] [] [] [] [4835,4836,4837,4838] CONDITIONAL_S
MERGE 4839 [(4,2),(5,2)] D [4830] [] [] [] [((4,2),(5,2))] [4840,4841,4842,4839] CONDITIONAL_S
Y_MEAS 4840 [(5,2)] HALF_D_PLUS_2 [4830] [] [] [] [] [4840,4841,4842,4839] CONDITIONAL_S
IDLE 4841 [(4,2)] HALF_D_PLUS_2 [4830] [] [] [] [] [4840,4841,4842,4839] CONDITIONAL_S
DISCARD 4842 [(5,2)] 0 [4830] [] [] [] [] [4840,4841,4842,4839] CONDITIONAL_S
MERGE 4843 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4843,4844,4845,4846] CONDITIONAL_S
Y_MEAS 4844 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4843,4844,4845,4846] CONDITIONAL_S
IDLE 4845 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4843,4844,4845,4846] CONDITIONAL_S
DISCARD 4846 [(5,4)] 0 [] [] [] [] [] [4843,4844,4845,4846] CONDITIONAL_S
MERGE 4847 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4848,4849,4850,4847] CONDITIONAL_S
Y_MEAS 4848 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
IDLE 4849 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
DISCARD 4850 [(5,2)] 0 [] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
INJECT_T 4851 [(4,0)] D [] [] [] [] [] [] none
MERGE 4852 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4857,4858,4859,4860] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4853 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4854 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4855 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4856 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4857 [(4,2),(5,2)] D [4852] [] [] [] [((4,2),(5,2))] [4857,4858,4859,4860] CONDITIONAL_S
Y_MEAS 4858 [(5,2)] HALF_D_PLUS_2 [4852] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
IDLE 4859 [(4,2)] HALF_D_PLUS_2 [4852] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
DISCARD 4860 [(5,2)] 0 [4852] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
MERGE 4861 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4864,4861,4862,4863] CONDITIONAL_S
Y_MEAS 4862 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4864,4861,4862,4863] CONDITIONAL_S
IDLE 4863 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4864,4861,4862,4863] CONDITIONAL_S
DISCARD 4864 [(5,4)] 0 [] [] [] [] [] [4864,4861,4862,4863] CONDITIONAL_S
MERGE 4865 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4865,4866,4867,4868] CONDITIONAL_S
Y_MEAS 4866 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
IDLE 4867 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
DISCARD 4868 [(5,2)] 0 [] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
INJECT_T 4869 [(4,0)] D [] [] [] [] [] [] none
MERGE 4870 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4875,4876,4877,4878] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4871 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4872 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4873 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4874 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4875 [(4,2),(5,2)] D [4870] [] [] [] [((4,2),(5,2))] [4875,4876,4877,4878] CONDITIONAL_S
Y_MEAS 4876 [(5,2)] HALF_D_PLUS_2 [4870] [] [] [] [] [4875,4876,4877,4878] CONDITIONAL_S
IDLE 4877 [(4,2)] HALF_D_PLUS_2 [4870] [] [] [] [] [4875,4876,4877,4878] CONDITIONAL_S
DISCARD 4878 [(5,2)] 0 [4870] [] [] [] [] [4875,4876,4877,4878] CONDITIONAL_S
MERGE 4879 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4880,4881,4882,4879] CONDITIONAL_S
Y_MEAS 4880 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
IDLE 4881 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
DISCARD 4882 [(5,2)] 0 [] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
INJECT_T 4883 [(4,0)] D [] [] [] [] [] [] none
MERGE 4884 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4889,4890,4891,4892] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4885 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4886 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4887 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4888 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4889 [(4,2),(5,2)] D [4884] [] [] [] [((4,2),(5,2))] [4889,4890,4891,4892] CONDITIONAL_S
Y_MEAS 4890 [(5,2)] HALF_D_PLUS_2 [4884] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
IDLE 4891 [(4,2)] HALF_D_PLUS_2 [4884] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
DISCARD 4892 [(5,2)] 0 [4884] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
INJECT_T 4893 [(4,0)] D [] [] [] [] [] [] none
MERGE 4894 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4899,4900,4901,4902] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4895 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4896 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4897 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4898 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4899 [(4,2),(5,2)] D [4894] [] [] [] [((4,2),(5,2))] [4899,4900,4901,4902] CONDITIONAL_S
Y_MEAS 4900 [(5,2)] HALF_D_PLUS_2 [4894] [] [] [] [] [4899,4900,4901,4902] CONDITIONAL_S
IDLE 4901 [(4,2)] HALF_D_PLUS_2 [4894] [] [] [] [] [4899,4900,4901,4902] CONDITIONAL_S
DISCARD 4902 [(5,2)] 0 [4894] [] [] [] [] [4899,4900,4901,4902] CONDITIONAL_S
MERGE 4903 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4904,4905,4906,4903] CONDITIONAL_S
Y_MEAS 4904 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4904,4905,4906,4903] CONDITIONAL_S
IDLE 4905 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4904,4905,4906,4903] CONDITIONAL_S
DISCARD 4906 [(5,2)] 0 [] [] [] [] [] [4904,4905,4906,4903] CONDITIONAL_S
INJECT_T 4907 [(4,0)] D [] [] [] [] [] [] none
MERGE 4908 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4913,4914,4915,4916] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4909 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4910 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4911 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4912 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4913 [(4,2),(5,2)] D [4908] [] [] [] [((4,2),(5,2))] [4913,4914,4915,4916] CONDITIONAL_S
Y_MEAS 4914 [(5,2)] HALF_D_PLUS_2 [4908] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
IDLE 4915 [(4,2)] HALF_D_PLUS_2 [4908] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
DISCARD 4916 [(5,2)] 0 [4908] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
INJECT_T 4917 [(4,0)] D [] [] [] [] [] [] none
MERGE 4918 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4923,4924,4925,4926] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4919 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4920 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4921 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4922 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4923 [(4,2),(5,2)] D [4918] [] [] [] [((4,2),(5,2))] [4923,4924,4925,4926] CONDITIONAL_S
Y_MEAS 4924 [(5,2)] HALF_D_PLUS_2 [4918] [] [] [] [] [4923,4924,4925,4926] CONDITIONAL_S
IDLE 4925 [(4,2)] HALF_D_PLUS_2 [4918] [] [] [] [] [4923,4924,4925,4926] CONDITIONAL_S
DISCARD 4926 [(5,2)] 0 [4918] [] [] [] [] [4923,4924,4925,4926] CONDITIONAL_S
MERGE 4927 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4928,4929,4930,4927] CONDITIONAL_S
Y_MEAS 4928 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4928,4929,4930,4927] CONDITIONAL_S
IDLE 4929 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4928,4929,4930,4927] CONDITIONAL_S
DISCARD 4930 [(5,2)] 0 [] [] [] [] [] [4928,4929,4930,4927] CONDITIONAL_S
MERGE 4931 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4931,4932,4933,4934] CONDITIONAL_S
Y_MEAS 4932 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4931,4932,4933,4934] CONDITIONAL_S
IDLE 4933 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4931,4932,4933,4934] CONDITIONAL_S
DISCARD 4934 [(5,2)] 0 [] [] [] [] [] [4931,4932,4933,4934] CONDITIONAL_S
MERGE 4935 [(3,2),(3,3),(4,2),(4,3)] D [] [] [] [] [((4,2),(3,2)),((3,3),(4,3)),((3,2),(3,3))] [] none
DISCARD 4936 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4937 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 4938 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 4939 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 4940 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4940,4941,4942,4943] CONDITIONAL_S
Y_MEAS 4941 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4940,4941,4942,4943] CONDITIONAL_S
IDLE 4942 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4940,4941,4942,4943] CONDITIONAL_S
DISCARD 4943 [(5,4)] 0 [] [] [] [] [] [4940,4941,4942,4943] CONDITIONAL_S
MERGE 4944 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4944,4945,4946,4947] CONDITIONAL_S
Y_MEAS 4945 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4944,4945,4946,4947] CONDITIONAL_S
IDLE 4946 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4944,4945,4946,4947] CONDITIONAL_S
DISCARD 4947 [(5,4)] 0 [] [] [] [] [] [4944,4945,4946,4947] CONDITIONAL_S
MERGE 4948 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4948,4949,4950,4951] CONDITIONAL_S
Y_MEAS 4949 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4948,4949,4950,4951] CONDITIONAL_S
IDLE 4950 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4948,4949,4950,4951] CONDITIONAL_S
DISCARD 4951 [(5,4)] 0 [] [] [] [] [] [4948,4949,4950,4951] CONDITIONAL_S
INJECT_T 4952 [(0,4)] D [] [] [] [] [] [] none
MERGE 4953 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4960,4961,4962,4963] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4955 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4956 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4957 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4959 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4960 [(4,4),(5,4)] D [4953] [] [] [] [((4,4),(5,4))] [4960,4961,4962,4963] CONDITIONAL_S
Y_MEAS 4961 [(5,4)] HALF_D_PLUS_2 [4953] [] [] [] [] [4960,4961,4962,4963] CONDITIONAL_S
IDLE 4962 [(4,4)] HALF_D_PLUS_2 [4953] [] [] [] [] [4960,4961,4962,4963] CONDITIONAL_S
DISCARD 4963 [(5,4)] 0 [4953] [] [] [] [] [4960,4961,4962,4963] CONDITIONAL_S
MERGE 4964 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4964,4965,4966,4967] CONDITIONAL_S
Y_MEAS 4965 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4964,4965,4966,4967] CONDITIONAL_S
IDLE 4966 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4964,4965,4966,4967] CONDITIONAL_S
DISCARD 4967 [(5,4)] 0 [] [] [] [] [] [4964,4965,4966,4967] CONDITIONAL_S
INJECT_T 4968 [(0,4)] D [] [] [] [] [] [] none
MERGE 4969 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4976,4977,4978,4979] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4970 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4971 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4972 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4973 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4974 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4975 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4976 [(4,4),(5,4)] D [4969] [] [] [] [((4,4),(5,4))] [4976,4977,4978,4979] CONDITIONAL_S
Y_MEAS 4977 [(5,4)] HALF_D_PLUS_2 [4969] [] [] [] [] [4976,4977,4978,4979] CONDITIONAL_S
IDLE 4978 [(4,4)] HALF_D_PLUS_2 [4969] [] [] [] [] [4976,4977,4978,4979] CONDITIONAL_S
DISCARD 4979 [(5,4)] 0 [4969] [] [] [] [] [4976,4977,4978,4979] CONDITIONAL_S
INJECT_T 4980 [(0,4)] D [] [] [] [] [] [] none
MERGE 4981 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4988,4989,4990,4991] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4982 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4983 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4984 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4985 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4986 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4987 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4988 [(4,4),(5,4)] D [4981] [] [] [] [((4,4),(5,4))] [4988,4989,4990,4991] CONDITIONAL_S
Y_MEAS 4989 [(5,4)] HALF_D_PLUS_2 [4981] [] [] [] [] [4988,4989,4990,4991] CONDITIONAL_S
IDLE 4990 [(4,4)] HALF_D_PLUS_2 [4981] [] [] [] [] [4988,4989,4990,4991] CONDITIONAL_S
DISCARD 4991 [(5,4)] 0 [4981] [] [] [] [] [4988,4989,4990,4991] CONDITIONAL_S
INJECT_T 4992 [(0,4)] D [] [] [] [] [] [] none
MERGE 4993 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5000,5001,5002,5003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4994 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4995 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4996 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4997 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4998 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4999 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5000 [(4,4),(5,4)] D [4993] [] [] [] [((4,4),(5,4))] [5000,5001,5002,5003] CONDITIONAL_S
Y_MEAS 5001 [(5,4)] HALF_D_PLUS_2 [4993] [] [] [] [] [5000,5001,5002,5003] CONDITIONAL_S
IDLE 5002 [(4,4)] HALF_D_PLUS_2 [4993] [] [] [] [] [5000,5001,5002,5003] CONDITIONAL_S
DISCARD 5003 [(5,4)] 0 [4993] [] [] [] [] [5000,5001,5002,5003] CONDITIONAL_S
INJECT_T 5004 [(0,4)] D [] [] [] [] [] [] none
MERGE 5005 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5012,5013,5014,5015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5006 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5007 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5008 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5009 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5010 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5011 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5012 [(4,4),(5,4)] D [5005] [] [] [] [((4,4),(5,4))] [5012,5013,5014,5015] CONDITIONAL_S
Y_MEAS 5013 [(5,4)] HALF_D_PLUS_2 [5005] [] [] [] [] [5012,5013,5014,5015] CONDITIONAL_S
IDLE 5014 [(4,4)] HALF_D_PLUS_2 [5005] [] [] [] [] [5012,5013,5014,5015] CONDITIONAL_S
DISCARD 5015 [(5,4)] 0 [5005] [] [] [] [] [5012,5013,5014,5015] CONDITIONAL_S
INJECT_T 5016 [(0,4)] D [] [] [] [] [] [] none
MERGE 5017 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5024,5025,5026,5027] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5018 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5019 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5020 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5021 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5022 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5023 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5024 [(4,4),(5,4)] D [5017] [] [] [] [((4,4),(5,4))] [5024,5025,5026,5027] CONDITIONAL_S
Y_MEAS 5025 [(5,4)] HALF_D_PLUS_2 [5017] [] [] [] [] [5024,5025,5026,5027] CONDITIONAL_S
IDLE 5026 [(4,4)] HALF_D_PLUS_2 [5017] [] [] [] [] [5024,5025,5026,5027] CONDITIONAL_S
DISCARD 5027 [(5,4)] 0 [5017] [] [] [] [] [5024,5025,5026,5027] CONDITIONAL_S
INJECT_T 5028 [(0,4)] D [] [] [] [] [] [] none
MERGE 5029 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5036,5037,5038,5039] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5030 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5031 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5032 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5033 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5034 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5035 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5036 [(4,4),(5,4)] D [5029] [] [] [] [((4,4),(5,4))] [5036,5037,5038,5039] CONDITIONAL_S
Y_MEAS 5037 [(5,4)] HALF_D_PLUS_2 [5029] [] [] [] [] [5036,5037,5038,5039] CONDITIONAL_S
IDLE 5038 [(4,4)] HALF_D_PLUS_2 [5029] [] [] [] [] [5036,5037,5038,5039] CONDITIONAL_S
DISCARD 5039 [(5,4)] 0 [5029] [] [] [] [] [5036,5037,5038,5039] CONDITIONAL_S
INJECT_T 5040 [(0,4)] D [] [] [] [] [] [] none
MERGE 5041 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5048,5049,5050,5051] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5042 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5043 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5044 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5045 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5046 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5047 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5048 [(4,4),(5,4)] D [5041] [] [] [] [((4,4),(5,4))] [5048,5049,5050,5051] CONDITIONAL_S
Y_MEAS 5049 [(5,4)] HALF_D_PLUS_2 [5041] [] [] [] [] [5048,5049,5050,5051] CONDITIONAL_S
IDLE 5050 [(4,4)] HALF_D_PLUS_2 [5041] [] [] [] [] [5048,5049,5050,5051] CONDITIONAL_S
DISCARD 5051 [(5,4)] 0 [5041] [] [] [] [] [5048,5049,5050,5051] CONDITIONAL_S
MERGE 5052 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5052,5053,5054,5055] CONDITIONAL_S
Y_MEAS 5053 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5052,5053,5054,5055] CONDITIONAL_S
IDLE 5054 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5052,5053,5054,5055] CONDITIONAL_S
DISCARD 5055 [(5,4)] 0 [] [] [] [] [] [5052,5053,5054,5055] CONDITIONAL_S
INJECT_T 5056 [(0,4)] D [] [] [] [] [] [] none
MERGE 5057 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5064,5065,5066,5067] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5058 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5059 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5060 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5061 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5062 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5063 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5064 [(4,4),(5,4)] D [5057] [] [] [] [((4,4),(5,4))] [5064,5065,5066,5067] CONDITIONAL_S
Y_MEAS 5065 [(5,4)] HALF_D_PLUS_2 [5057] [] [] [] [] [5064,5065,5066,5067] CONDITIONAL_S
IDLE 5066 [(4,4)] HALF_D_PLUS_2 [5057] [] [] [] [] [5064,5065,5066,5067] CONDITIONAL_S
DISCARD 5067 [(5,4)] 0 [5057] [] [] [] [] [5064,5065,5066,5067] CONDITIONAL_S
INJECT_T 5068 [(0,4)] D [] [] [] [] [] [] none
MERGE 5069 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5076,5077,5078,5079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5070 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5071 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5072 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5073 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5074 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5075 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5076 [(4,4),(5,4)] D [5069] [] [] [] [((4,4),(5,4))] [5076,5077,5078,5079] CONDITIONAL_S
Y_MEAS 5077 [(5,4)] HALF_D_PLUS_2 [5069] [] [] [] [] [5076,5077,5078,5079] CONDITIONAL_S
IDLE 5078 [(4,4)] HALF_D_PLUS_2 [5069] [] [] [] [] [5076,5077,5078,5079] CONDITIONAL_S
DISCARD 5079 [(5,4)] 0 [5069] [] [] [] [] [5076,5077,5078,5079] CONDITIONAL_S
MERGE 5080 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5080,5081,5082,5083] CONDITIONAL_S
Y_MEAS 5081 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5080,5081,5082,5083] CONDITIONAL_S
IDLE 5082 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5080,5081,5082,5083] CONDITIONAL_S
DISCARD 5083 [(5,4)] 0 [] [] [] [] [] [5080,5081,5082,5083] CONDITIONAL_S
INJECT_T 5084 [(0,4)] D [] [] [] [] [] [] none
MERGE 5085 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5092,5093,5094,5095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5086 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5087 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5088 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5089 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5090 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5091 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5092 [(4,4),(5,4)] D [5085] [] [] [] [((4,4),(5,4))] [5092,5093,5094,5095] CONDITIONAL_S
Y_MEAS 5093 [(5,4)] HALF_D_PLUS_2 [5085] [] [] [] [] [5092,5093,5094,5095] CONDITIONAL_S
IDLE 5094 [(4,4)] HALF_D_PLUS_2 [5085] [] [] [] [] [5092,5093,5094,5095] CONDITIONAL_S
DISCARD 5095 [(5,4)] 0 [5085] [] [] [] [] [5092,5093,5094,5095] CONDITIONAL_S
INJECT_T 5096 [(0,4)] D [] [] [] [] [] [] none
MERGE 5097 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5104,5105,5106,5107] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5098 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5099 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5100 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5101 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5102 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5103 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5104 [(4,4),(5,4)] D [5097] [] [] [] [((4,4),(5,4))] [5104,5105,5106,5107] CONDITIONAL_S
Y_MEAS 5105 [(5,4)] HALF_D_PLUS_2 [5097] [] [] [] [] [5104,5105,5106,5107] CONDITIONAL_S
IDLE 5106 [(4,4)] HALF_D_PLUS_2 [5097] [] [] [] [] [5104,5105,5106,5107] CONDITIONAL_S
DISCARD 5107 [(5,4)] 0 [5097] [] [] [] [] [5104,5105,5106,5107] CONDITIONAL_S
MERGE 5108 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5108,5109,5110,5111] CONDITIONAL_S
Y_MEAS 5109 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5108,5109,5110,5111] CONDITIONAL_S
IDLE 5110 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5108,5109,5110,5111] CONDITIONAL_S
DISCARD 5111 [(5,4)] 0 [] [] [] [] [] [5108,5109,5110,5111] CONDITIONAL_S
INJECT_T 5112 [(0,4)] D [] [] [] [] [] [] none
MERGE 5113 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5120,5121,5122,5123] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5114 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5115 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5116 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5117 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5118 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5119 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5120 [(4,4),(5,4)] D [5113] [] [] [] [((4,4),(5,4))] [5120,5121,5122,5123] CONDITIONAL_S
Y_MEAS 5121 [(5,4)] HALF_D_PLUS_2 [5113] [] [] [] [] [5120,5121,5122,5123] CONDITIONAL_S
IDLE 5122 [(4,4)] HALF_D_PLUS_2 [5113] [] [] [] [] [5120,5121,5122,5123] CONDITIONAL_S
DISCARD 5123 [(5,4)] 0 [5113] [] [] [] [] [5120,5121,5122,5123] CONDITIONAL_S
MERGE 5124 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5124,5125,5126,5127] CONDITIONAL_S
Y_MEAS 5125 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5124,5125,5126,5127] CONDITIONAL_S
IDLE 5126 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5124,5125,5126,5127] CONDITIONAL_S
DISCARD 5127 [(5,4)] 0 [] [] [] [] [] [5124,5125,5126,5127] CONDITIONAL_S
INJECT_T 5128 [(0,4)] D [] [] [] [] [] [] none
MERGE 5129 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5136,5137,5138,5139] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5130 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5131 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5132 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5133 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5134 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5135 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5136 [(4,4),(5,4)] D [5129] [] [] [] [((4,4),(5,4))] [5136,5137,5138,5139] CONDITIONAL_S
Y_MEAS 5137 [(5,4)] HALF_D_PLUS_2 [5129] [] [] [] [] [5136,5137,5138,5139] CONDITIONAL_S
IDLE 5138 [(4,4)] HALF_D_PLUS_2 [5129] [] [] [] [] [5136,5137,5138,5139] CONDITIONAL_S
DISCARD 5139 [(5,4)] 0 [5129] [] [] [] [] [5136,5137,5138,5139] CONDITIONAL_S
INJECT_T 5140 [(0,4)] D [] [] [] [] [] [] none
MERGE 5141 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5148,5149,5150,5151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5142 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5143 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5144 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5145 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5146 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5147 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5148 [(4,4),(5,4)] D [5141] [] [] [] [((4,4),(5,4))] [5148,5149,5150,5151] CONDITIONAL_S
Y_MEAS 5149 [(5,4)] HALF_D_PLUS_2 [5141] [] [] [] [] [5148,5149,5150,5151] CONDITIONAL_S
IDLE 5150 [(4,4)] HALF_D_PLUS_2 [5141] [] [] [] [] [5148,5149,5150,5151] CONDITIONAL_S
DISCARD 5151 [(5,4)] 0 [5141] [] [] [] [] [5148,5149,5150,5151] CONDITIONAL_S
INJECT_T 5152 [(0,4)] D [] [] [] [] [] [] none
MERGE 5153 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5160,5161,5162,5163] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5154 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5155 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5156 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5157 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5158 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5159 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5160 [(4,4),(5,4)] D [5153] [] [] [] [((4,4),(5,4))] [5160,5161,5162,5163] CONDITIONAL_S
Y_MEAS 5161 [(5,4)] HALF_D_PLUS_2 [5153] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
IDLE 5162 [(4,4)] HALF_D_PLUS_2 [5153] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
DISCARD 5163 [(5,4)] 0 [5153] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
INJECT_T 5164 [(0,4)] D [] [] [] [] [] [] none
MERGE 5165 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5172,5173,5174,5175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5166 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5167 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5168 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5169 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5170 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5171 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5172 [(4,4),(5,4)] D [5165] [] [] [] [((4,4),(5,4))] [5172,5173,5174,5175] CONDITIONAL_S
Y_MEAS 5173 [(5,4)] HALF_D_PLUS_2 [5165] [] [] [] [] [5172,5173,5174,5175] CONDITIONAL_S
IDLE 5174 [(4,4)] HALF_D_PLUS_2 [5165] [] [] [] [] [5172,5173,5174,5175] CONDITIONAL_S
DISCARD 5175 [(5,4)] 0 [5165] [] [] [] [] [5172,5173,5174,5175] CONDITIONAL_S
INJECT_T 5176 [(0,4)] D [] [] [] [] [] [] none
MERGE 5177 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5184,5185,5186,5187] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5178 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5179 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5180 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5181 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5182 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5183 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5184 [(4,4),(5,4)] D [5177] [] [] [] [((4,4),(5,4))] [5184,5185,5186,5187] CONDITIONAL_S
Y_MEAS 5185 [(5,4)] HALF_D_PLUS_2 [5177] [] [] [] [] [5184,5185,5186,5187] CONDITIONAL_S
IDLE 5186 [(4,4)] HALF_D_PLUS_2 [5177] [] [] [] [] [5184,5185,5186,5187] CONDITIONAL_S
DISCARD 5187 [(5,4)] 0 [5177] [] [] [] [] [5184,5185,5186,5187] CONDITIONAL_S
INJECT_T 5188 [(0,4)] D [] [] [] [] [] [] none
MERGE 5189 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5196,5197,5198,5199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5190 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5191 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5192 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5193 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5194 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5195 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5196 [(4,4),(5,4)] D [5189] [] [] [] [((4,4),(5,4))] [5196,5197,5198,5199] CONDITIONAL_S
Y_MEAS 5197 [(5,4)] HALF_D_PLUS_2 [5189] [] [] [] [] [5196,5197,5198,5199] CONDITIONAL_S
IDLE 5198 [(4,4)] HALF_D_PLUS_2 [5189] [] [] [] [] [5196,5197,5198,5199] CONDITIONAL_S
DISCARD 5199 [(5,4)] 0 [5189] [] [] [] [] [5196,5197,5198,5199] CONDITIONAL_S
INJECT_T 5200 [(0,4)] D [] [] [] [] [] [] none
MERGE 5201 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5208,5209,5210,5211] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5202 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5203 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5204 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5205 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5206 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5207 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5208 [(4,4),(5,4)] D [5201] [] [] [] [((4,4),(5,4))] [5208,5209,5210,5211] CONDITIONAL_S
Y_MEAS 5209 [(5,4)] HALF_D_PLUS_2 [5201] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
IDLE 5210 [(4,4)] HALF_D_PLUS_2 [5201] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
DISCARD 5211 [(5,4)] 0 [5201] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
INJECT_T 5212 [(0,4)] D [] [] [] [] [] [] none
MERGE 5213 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5220,5221,5222,5223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5214 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5215 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5216 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5217 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5218 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5219 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5220 [(4,4),(5,4)] D [5213] [] [] [] [((4,4),(5,4))] [5220,5221,5222,5223] CONDITIONAL_S
Y_MEAS 5221 [(5,4)] HALF_D_PLUS_2 [5213] [] [] [] [] [5220,5221,5222,5223] CONDITIONAL_S
IDLE 5222 [(4,4)] HALF_D_PLUS_2 [5213] [] [] [] [] [5220,5221,5222,5223] CONDITIONAL_S
DISCARD 5223 [(5,4)] 0 [5213] [] [] [] [] [5220,5221,5222,5223] CONDITIONAL_S
MERGE 5224 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5224,5225,5226,5227] CONDITIONAL_S
Y_MEAS 5225 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
IDLE 5226 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
DISCARD 5227 [(5,4)] 0 [] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
INJECT_T 5228 [(0,4)] D [] [] [] [] [] [] none
MERGE 5229 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5236,5237,5238,5239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5230 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5231 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5232 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5233 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5234 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5235 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5236 [(4,4),(5,4)] D [5229] [] [] [] [((4,4),(5,4))] [5236,5237,5238,5239] CONDITIONAL_S
Y_MEAS 5237 [(5,4)] HALF_D_PLUS_2 [5229] [] [] [] [] [5236,5237,5238,5239] CONDITIONAL_S
IDLE 5238 [(4,4)] HALF_D_PLUS_2 [5229] [] [] [] [] [5236,5237,5238,5239] CONDITIONAL_S
DISCARD 5239 [(5,4)] 0 [5229] [] [] [] [] [5236,5237,5238,5239] CONDITIONAL_S
MERGE 5240 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5240,5241,5242,5243] CONDITIONAL_S
Y_MEAS 5241 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
IDLE 5242 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
DISCARD 5243 [(5,4)] 0 [] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
INJECT_T 5244 [(0,4)] D [] [] [] [] [] [] none
MERGE 5245 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5252,5253,5254,5255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5246 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5247 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5248 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5249 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5250 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5251 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5252 [(4,4),(5,4)] D [5245] [] [] [] [((4,4),(5,4))] [5252,5253,5254,5255] CONDITIONAL_S
Y_MEAS 5253 [(5,4)] HALF_D_PLUS_2 [5245] [] [] [] [] [5252,5253,5254,5255] CONDITIONAL_S
IDLE 5254 [(4,4)] HALF_D_PLUS_2 [5245] [] [] [] [] [5252,5253,5254,5255] CONDITIONAL_S
DISCARD 5255 [(5,4)] 0 [5245] [] [] [] [] [5252,5253,5254,5255] CONDITIONAL_S
MERGE 5256 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5256,5257,5258,5259] CONDITIONAL_S
Y_MEAS 5257 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
IDLE 5258 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
DISCARD 5259 [(5,4)] 0 [] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
INJECT_T 5260 [(0,4)] D [] [] [] [] [] [] none
MERGE 5261 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5268,5269,5270,5271] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5262 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5263 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5264 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5265 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5266 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5267 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5268 [(4,4),(5,4)] D [5261] [] [] [] [((4,4),(5,4))] [5268,5269,5270,5271] CONDITIONAL_S
Y_MEAS 5269 [(5,4)] HALF_D_PLUS_2 [5261] [] [] [] [] [5268,5269,5270,5271] CONDITIONAL_S
IDLE 5270 [(4,4)] HALF_D_PLUS_2 [5261] [] [] [] [] [5268,5269,5270,5271] CONDITIONAL_S
DISCARD 5271 [(5,4)] 0 [5261] [] [] [] [] [5268,5269,5270,5271] CONDITIONAL_S
MERGE 5272 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5272,5273,5274,5275] CONDITIONAL_S
Y_MEAS 5273 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5272,5273,5274,5275] CONDITIONAL_S
IDLE 5274 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5272,5273,5274,5275] CONDITIONAL_S
DISCARD 5275 [(5,4)] 0 [] [] [] [] [] [5272,5273,5274,5275] CONDITIONAL_S
INJECT_T 5276 [(0,4)] D [] [] [] [] [] [] none
MERGE 5277 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5284,5285,5286,5287] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5278 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5279 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5280 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5281 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5282 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5283 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5284 [(4,4),(5,4)] D [5277] [] [] [] [((4,4),(5,4))] [5284,5285,5286,5287] CONDITIONAL_S
Y_MEAS 5285 [(5,4)] HALF_D_PLUS_2 [5277] [] [] [] [] [5284,5285,5286,5287] CONDITIONAL_S
IDLE 5286 [(4,4)] HALF_D_PLUS_2 [5277] [] [] [] [] [5284,5285,5286,5287] CONDITIONAL_S
DISCARD 5287 [(5,4)] 0 [5277] [] [] [] [] [5284,5285,5286,5287] CONDITIONAL_S
INJECT_T 5288 [(0,4)] D [] [] [] [] [] [] none
MERGE 5289 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5296,5297,5298,5299] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5290 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5291 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5292 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5293 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5294 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5295 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5296 [(4,4),(5,4)] D [5289] [] [] [] [((4,4),(5,4))] [5296,5297,5298,5299] CONDITIONAL_S
Y_MEAS 5297 [(5,4)] HALF_D_PLUS_2 [5289] [] [] [] [] [5296,5297,5298,5299] CONDITIONAL_S
IDLE 5298 [(4,4)] HALF_D_PLUS_2 [5289] [] [] [] [] [5296,5297,5298,5299] CONDITIONAL_S
DISCARD 5299 [(5,4)] 0 [5289] [] [] [] [] [5296,5297,5298,5299] CONDITIONAL_S
INJECT_T 5300 [(0,4)] D [] [] [] [] [] [] none
MERGE 5301 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5308,5309,5310,5311] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5302 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5303 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5304 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5305 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5306 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5307 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5308 [(4,4),(5,4)] D [5301] [] [] [] [((4,4),(5,4))] [5308,5309,5310,5311] CONDITIONAL_S
Y_MEAS 5309 [(5,4)] HALF_D_PLUS_2 [5301] [] [] [] [] [5308,5309,5310,5311] CONDITIONAL_S
IDLE 5310 [(4,4)] HALF_D_PLUS_2 [5301] [] [] [] [] [5308,5309,5310,5311] CONDITIONAL_S
DISCARD 5311 [(5,4)] 0 [5301] [] [] [] [] [5308,5309,5310,5311] CONDITIONAL_S
MERGE 5312 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5312,5313,5314,5315] CONDITIONAL_S
Y_MEAS 5313 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5312,5313,5314,5315] CONDITIONAL_S
IDLE 5314 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5312,5313,5314,5315] CONDITIONAL_S
DISCARD 5315 [(5,4)] 0 [] [] [] [] [] [5312,5313,5314,5315] CONDITIONAL_S
INJECT_T 5316 [(0,4)] D [] [] [] [] [] [] none
MERGE 5317 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5324,5325,5326,5327] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5318 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5319 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5320 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5321 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5322 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5323 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5324 [(4,4),(5,4)] D [5317] [] [] [] [((4,4),(5,4))] [5324,5325,5326,5327] CONDITIONAL_S
Y_MEAS 5325 [(5,4)] HALF_D_PLUS_2 [5317] [] [] [] [] [5324,5325,5326,5327] CONDITIONAL_S
IDLE 5326 [(4,4)] HALF_D_PLUS_2 [5317] [] [] [] [] [5324,5325,5326,5327] CONDITIONAL_S
DISCARD 5327 [(5,4)] 0 [5317] [] [] [] [] [5324,5325,5326,5327] CONDITIONAL_S
MERGE 5328 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5328,5329,5330,5331] CONDITIONAL_S
Y_MEAS 5329 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5328,5329,5330,5331] CONDITIONAL_S
IDLE 5330 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5328,5329,5330,5331] CONDITIONAL_S
DISCARD 5331 [(5,4)] 0 [] [] [] [] [] [5328,5329,5330,5331] CONDITIONAL_S
INJECT_T 5332 [(0,4)] D [] [] [] [] [] [] none
MERGE 5333 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5340,5341,5342,5343] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5334 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5335 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5336 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5337 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5338 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5339 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5340 [(4,4),(5,4)] D [5333] [] [] [] [((4,4),(5,4))] [5340,5341,5342,5343] CONDITIONAL_S
Y_MEAS 5341 [(5,4)] HALF_D_PLUS_2 [5333] [] [] [] [] [5340,5341,5342,5343] CONDITIONAL_S
IDLE 5342 [(4,4)] HALF_D_PLUS_2 [5333] [] [] [] [] [5340,5341,5342,5343] CONDITIONAL_S
DISCARD 5343 [(5,4)] 0 [5333] [] [] [] [] [5340,5341,5342,5343] CONDITIONAL_S
MERGE 5344 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5344,5345,5346,5347] CONDITIONAL_S
Y_MEAS 5345 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5344,5345,5346,5347] CONDITIONAL_S
IDLE 5346 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5344,5345,5346,5347] CONDITIONAL_S
DISCARD 5347 [(5,4)] 0 [] [] [] [] [] [5344,5345,5346,5347] CONDITIONAL_S
INJECT_T 5348 [(0,4)] D [] [] [] [] [] [] none
MERGE 5349 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5356,5357,5358,5359] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5350 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5351 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5352 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5353 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5354 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5355 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5356 [(4,4),(5,4)] D [5349] [] [] [] [((4,4),(5,4))] [5356,5357,5358,5359] CONDITIONAL_S
Y_MEAS 5357 [(5,4)] HALF_D_PLUS_2 [5349] [] [] [] [] [5356,5357,5358,5359] CONDITIONAL_S
IDLE 5358 [(4,4)] HALF_D_PLUS_2 [5349] [] [] [] [] [5356,5357,5358,5359] CONDITIONAL_S
DISCARD 5359 [(5,4)] 0 [5349] [] [] [] [] [5356,5357,5358,5359] CONDITIONAL_S
MERGE 5360 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5360,5361,5362,5363] CONDITIONAL_S
Y_MEAS 5361 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5360,5361,5362,5363] CONDITIONAL_S
IDLE 5362 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5360,5361,5362,5363] CONDITIONAL_S
DISCARD 5363 [(5,4)] 0 [] [] [] [] [] [5360,5361,5362,5363] CONDITIONAL_S
INJECT_T 5364 [(0,4)] D [] [] [] [] [] [] none
MERGE 5365 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5372,5373,5374,5375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5366 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5367 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5368 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5369 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5370 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5371 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5372 [(4,4),(5,4)] D [5365] [] [] [] [((4,4),(5,4))] [5372,5373,5374,5375] CONDITIONAL_S
Y_MEAS 5373 [(5,4)] HALF_D_PLUS_2 [5365] [] [] [] [] [5372,5373,5374,5375] CONDITIONAL_S
IDLE 5374 [(4,4)] HALF_D_PLUS_2 [5365] [] [] [] [] [5372,5373,5374,5375] CONDITIONAL_S
DISCARD 5375 [(5,4)] 0 [5365] [] [] [] [] [5372,5373,5374,5375] CONDITIONAL_S
MERGE 5376 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5376,5377,5378,5379] CONDITIONAL_S
Y_MEAS 5377 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5376,5377,5378,5379] CONDITIONAL_S
IDLE 5378 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5376,5377,5378,5379] CONDITIONAL_S
DISCARD 5379 [(5,4)] 0 [] [] [] [] [] [5376,5377,5378,5379] CONDITIONAL_S
INJECT_T 5380 [(0,4)] D [] [] [] [] [] [] none
MERGE 5381 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5388,5389,5390,5391] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5382 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5383 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5384 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5385 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5386 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5387 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5388 [(4,4),(5,4)] D [5381] [] [] [] [((4,4),(5,4))] [5388,5389,5390,5391] CONDITIONAL_S
Y_MEAS 5389 [(5,4)] HALF_D_PLUS_2 [5381] [] [] [] [] [5388,5389,5390,5391] CONDITIONAL_S
IDLE 5390 [(4,4)] HALF_D_PLUS_2 [5381] [] [] [] [] [5388,5389,5390,5391] CONDITIONAL_S
DISCARD 5391 [(5,4)] 0 [5381] [] [] [] [] [5388,5389,5390,5391] CONDITIONAL_S
INJECT_T 5392 [(0,4)] D [] [] [] [] [] [] none
MERGE 5393 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5400,5401,5402,5403] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5395 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5396 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5397 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5398 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5399 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5400 [(4,4),(5,4)] D [5393] [] [] [] [((4,4),(5,4))] [5400,5401,5402,5403] CONDITIONAL_S
Y_MEAS 5401 [(5,4)] HALF_D_PLUS_2 [5393] [] [] [] [] [5400,5401,5402,5403] CONDITIONAL_S
IDLE 5402 [(4,4)] HALF_D_PLUS_2 [5393] [] [] [] [] [5400,5401,5402,5403] CONDITIONAL_S
DISCARD 5403 [(5,4)] 0 [5393] [] [] [] [] [5400,5401,5402,5403] CONDITIONAL_S
MERGE 5404 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5404,5405,5406,5407] CONDITIONAL_S
Y_MEAS 5405 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5404,5405,5406,5407] CONDITIONAL_S
IDLE 5406 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5404,5405,5406,5407] CONDITIONAL_S
DISCARD 5407 [(5,4)] 0 [] [] [] [] [] [5404,5405,5406,5407] CONDITIONAL_S
INJECT_T 5408 [(0,4)] D [] [] [] [] [] [] none
MERGE 5409 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5416,5417,5418,5419] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5410 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5411 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5412 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5413 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5414 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5415 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5416 [(4,4),(5,4)] D [5409] [] [] [] [((4,4),(5,4))] [5416,5417,5418,5419] CONDITIONAL_S
Y_MEAS 5417 [(5,4)] HALF_D_PLUS_2 [5409] [] [] [] [] [5416,5417,5418,5419] CONDITIONAL_S
IDLE 5418 [(4,4)] HALF_D_PLUS_2 [5409] [] [] [] [] [5416,5417,5418,5419] CONDITIONAL_S
DISCARD 5419 [(5,4)] 0 [5409] [] [] [] [] [5416,5417,5418,5419] CONDITIONAL_S
INJECT_T 5420 [(0,4)] D [] [] [] [] [] [] none
MERGE 5421 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5428,5429,5430,5431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5422 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5423 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5424 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5425 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5426 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5427 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5428 [(4,4),(5,4)] D [5421] [] [] [] [((4,4),(5,4))] [5428,5429,5430,5431] CONDITIONAL_S
Y_MEAS 5429 [(5,4)] HALF_D_PLUS_2 [5421] [] [] [] [] [5428,5429,5430,5431] CONDITIONAL_S
IDLE 5430 [(4,4)] HALF_D_PLUS_2 [5421] [] [] [] [] [5428,5429,5430,5431] CONDITIONAL_S
DISCARD 5431 [(5,4)] 0 [5421] [] [] [] [] [5428,5429,5430,5431] CONDITIONAL_S
MERGE 5432 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5432,5433,5434,5435] CONDITIONAL_S
Y_MEAS 5433 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5432,5433,5434,5435] CONDITIONAL_S
IDLE 5434 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5432,5433,5434,5435] CONDITIONAL_S
DISCARD 5435 [(5,4)] 0 [] [] [] [] [] [5432,5433,5434,5435] CONDITIONAL_S
INJECT_T 5436 [(0,4)] D [] [] [] [] [] [] none
MERGE 5437 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5444,5445,5446,5447] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5438 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5439 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5440 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5441 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5442 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5443 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5444 [(4,4),(5,4)] D [5437] [] [] [] [((4,4),(5,4))] [5444,5445,5446,5447] CONDITIONAL_S
Y_MEAS 5445 [(5,4)] HALF_D_PLUS_2 [5437] [] [] [] [] [5444,5445,5446,5447] CONDITIONAL_S
IDLE 5446 [(4,4)] HALF_D_PLUS_2 [5437] [] [] [] [] [5444,5445,5446,5447] CONDITIONAL_S
DISCARD 5447 [(5,4)] 0 [5437] [] [] [] [] [5444,5445,5446,5447] CONDITIONAL_S
INJECT_T 5448 [(0,4)] D [] [] [] [] [] [] none
MERGE 5449 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5456,5457,5458,5459] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5450 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5451 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5452 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5453 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5454 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5455 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5456 [(4,4),(5,4)] D [5449] [] [] [] [((4,4),(5,4))] [5456,5457,5458,5459] CONDITIONAL_S
Y_MEAS 5457 [(5,4)] HALF_D_PLUS_2 [5449] [] [] [] [] [5456,5457,5458,5459] CONDITIONAL_S
IDLE 5458 [(4,4)] HALF_D_PLUS_2 [5449] [] [] [] [] [5456,5457,5458,5459] CONDITIONAL_S
DISCARD 5459 [(5,4)] 0 [5449] [] [] [] [] [5456,5457,5458,5459] CONDITIONAL_S
MERGE 5460 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5460,5461,5462,5463] CONDITIONAL_S
Y_MEAS 5461 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5460,5461,5462,5463] CONDITIONAL_S
IDLE 5462 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5460,5461,5462,5463] CONDITIONAL_S
DISCARD 5463 [(5,4)] 0 [] [] [] [] [] [5460,5461,5462,5463] CONDITIONAL_S
INJECT_T 5464 [(0,4)] D [] [] [] [] [] [] none
MERGE 5465 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5472,5473,5474,5475] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5466 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5467 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5468 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5469 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5470 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5471 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5472 [(4,4),(5,4)] D [5465] [] [] [] [((4,4),(5,4))] [5472,5473,5474,5475] CONDITIONAL_S
Y_MEAS 5473 [(5,4)] HALF_D_PLUS_2 [5465] [] [] [] [] [5472,5473,5474,5475] CONDITIONAL_S
IDLE 5474 [(4,4)] HALF_D_PLUS_2 [5465] [] [] [] [] [5472,5473,5474,5475] CONDITIONAL_S
DISCARD 5475 [(5,4)] 0 [5465] [] [] [] [] [5472,5473,5474,5475] CONDITIONAL_S
INJECT_T 5476 [(0,4)] D [] [] [] [] [] [] none
MERGE 5477 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5484,5485,5486,5487] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5478 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5479 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5480 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5481 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5482 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5483 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5484 [(4,4),(5,4)] D [5477] [] [] [] [((4,4),(5,4))] [5484,5485,5486,5487] CONDITIONAL_S
Y_MEAS 5485 [(5,4)] HALF_D_PLUS_2 [5477] [] [] [] [] [5484,5485,5486,5487] CONDITIONAL_S
IDLE 5486 [(4,4)] HALF_D_PLUS_2 [5477] [] [] [] [] [5484,5485,5486,5487] CONDITIONAL_S
DISCARD 5487 [(5,4)] 0 [5477] [] [] [] [] [5484,5485,5486,5487] CONDITIONAL_S
INJECT_T 5488 [(0,4)] D [] [] [] [] [] [] none
MERGE 5489 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5496,5497,5498,5499] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5490 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5491 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5492 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5493 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5494 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5495 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5496 [(4,4),(5,4)] D [5489] [] [] [] [((4,4),(5,4))] [5496,5497,5498,5499] CONDITIONAL_S
Y_MEAS 5497 [(5,4)] HALF_D_PLUS_2 [5489] [] [] [] [] [5496,5497,5498,5499] CONDITIONAL_S
IDLE 5498 [(4,4)] HALF_D_PLUS_2 [5489] [] [] [] [] [5496,5497,5498,5499] CONDITIONAL_S
DISCARD 5499 [(5,4)] 0 [5489] [] [] [] [] [5496,5497,5498,5499] CONDITIONAL_S
INJECT_T 5500 [(0,4)] D [] [] [] [] [] [] none
MERGE 5501 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5508,5509,5510,5511] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5502 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5503 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5504 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5505 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5506 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5507 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5508 [(4,4),(5,4)] D [5501] [] [] [] [((4,4),(5,4))] [5508,5509,5510,5511] CONDITIONAL_S
Y_MEAS 5509 [(5,4)] HALF_D_PLUS_2 [5501] [] [] [] [] [5508,5509,5510,5511] CONDITIONAL_S
IDLE 5510 [(4,4)] HALF_D_PLUS_2 [5501] [] [] [] [] [5508,5509,5510,5511] CONDITIONAL_S
DISCARD 5511 [(5,4)] 0 [5501] [] [] [] [] [5508,5509,5510,5511] CONDITIONAL_S
INJECT_T 5512 [(0,4)] D [] [] [] [] [] [] none
MERGE 5513 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5520,5521,5522,5523] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5514 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5515 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5516 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5517 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5518 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5519 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5520 [(4,4),(5,4)] D [5513] [] [] [] [((4,4),(5,4))] [5520,5521,5522,5523] CONDITIONAL_S
Y_MEAS 5521 [(5,4)] HALF_D_PLUS_2 [5513] [] [] [] [] [5520,5521,5522,5523] CONDITIONAL_S
IDLE 5522 [(4,4)] HALF_D_PLUS_2 [5513] [] [] [] [] [5520,5521,5522,5523] CONDITIONAL_S
DISCARD 5523 [(5,4)] 0 [5513] [] [] [] [] [5520,5521,5522,5523] CONDITIONAL_S
INJECT_T 5524 [(0,4)] D [] [] [] [] [] [] none
MERGE 5525 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5532,5533,5534,5535] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5528 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5529 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5532 [(4,4),(5,4)] D [5525] [] [] [] [((4,4),(5,4))] [5532,5533,5534,5535] CONDITIONAL_S
Y_MEAS 5533 [(5,4)] HALF_D_PLUS_2 [5525] [] [] [] [] [5532,5533,5534,5535] CONDITIONAL_S
IDLE 5534 [(4,4)] HALF_D_PLUS_2 [5525] [] [] [] [] [5532,5533,5534,5535] CONDITIONAL_S
DISCARD 5535 [(5,4)] 0 [5525] [] [] [] [] [5532,5533,5534,5535] CONDITIONAL_S
MERGE 5536 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5536,5537,5538,5539] CONDITIONAL_S
Y_MEAS 5537 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5536,5537,5538,5539] CONDITIONAL_S
IDLE 5538 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5536,5537,5538,5539] CONDITIONAL_S
DISCARD 5539 [(5,4)] 0 [] [] [] [] [] [5536,5537,5538,5539] CONDITIONAL_S
INJECT_T 5540 [(0,4)] D [] [] [] [] [] [] none
MERGE 5541 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5548,5549,5550,5551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5542 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5543 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5544 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5545 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5546 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5547 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5548 [(4,4),(5,4)] D [5541] [] [] [] [((4,4),(5,4))] [5548,5549,5550,5551] CONDITIONAL_S
Y_MEAS 5549 [(5,4)] HALF_D_PLUS_2 [5541] [] [] [] [] [5548,5549,5550,5551] CONDITIONAL_S
IDLE 5550 [(4,4)] HALF_D_PLUS_2 [5541] [] [] [] [] [5548,5549,5550,5551] CONDITIONAL_S
DISCARD 5551 [(5,4)] 0 [5541] [] [] [] [] [5548,5549,5550,5551] CONDITIONAL_S
INJECT_T 5552 [(0,4)] D [] [] [] [] [] [] none
MERGE 5553 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5560,5561,5562,5563] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5554 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5555 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5556 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5557 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5558 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5559 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5560 [(4,4),(5,4)] D [5553] [] [] [] [((4,4),(5,4))] [5560,5561,5562,5563] CONDITIONAL_S
Y_MEAS 5561 [(5,4)] HALF_D_PLUS_2 [5553] [] [] [] [] [5560,5561,5562,5563] CONDITIONAL_S
IDLE 5562 [(4,4)] HALF_D_PLUS_2 [5553] [] [] [] [] [5560,5561,5562,5563] CONDITIONAL_S
DISCARD 5563 [(5,4)] 0 [5553] [] [] [] [] [5560,5561,5562,5563] CONDITIONAL_S
MERGE 5564 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5564,5565,5566,5567] CONDITIONAL_S
Y_MEAS 5565 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5564,5565,5566,5567] CONDITIONAL_S
IDLE 5566 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5564,5565,5566,5567] CONDITIONAL_S
DISCARD 5567 [(5,4)] 0 [] [] [] [] [] [5564,5565,5566,5567] CONDITIONAL_S
INJECT_T 5568 [(0,4)] D [] [] [] [] [] [] none
MERGE 5569 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5576,5577,5578,5579] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5570 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5571 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5572 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5573 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5574 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5575 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5576 [(4,4),(5,4)] D [5569] [] [] [] [((4,4),(5,4))] [5576,5577,5578,5579] CONDITIONAL_S
Y_MEAS 5577 [(5,4)] HALF_D_PLUS_2 [5569] [] [] [] [] [5576,5577,5578,5579] CONDITIONAL_S
IDLE 5578 [(4,4)] HALF_D_PLUS_2 [5569] [] [] [] [] [5576,5577,5578,5579] CONDITIONAL_S
DISCARD 5579 [(5,4)] 0 [5569] [] [] [] [] [5576,5577,5578,5579] CONDITIONAL_S
MERGE 5580 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5580,5581,5582,5583] CONDITIONAL_S
Y_MEAS 5581 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5580,5581,5582,5583] CONDITIONAL_S
IDLE 5582 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5580,5581,5582,5583] CONDITIONAL_S
DISCARD 5583 [(5,4)] 0 [] [] [] [] [] [5580,5581,5582,5583] CONDITIONAL_S
INJECT_T 5584 [(0,4)] D [] [] [] [] [] [] none
MERGE 5585 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5592,5593,5594,5595] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5586 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5587 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5588 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5589 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5590 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5591 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5592 [(4,4),(5,4)] D [5585] [] [] [] [((4,4),(5,4))] [5592,5593,5594,5595] CONDITIONAL_S
Y_MEAS 5593 [(5,4)] HALF_D_PLUS_2 [5585] [] [] [] [] [5592,5593,5594,5595] CONDITIONAL_S
IDLE 5594 [(4,4)] HALF_D_PLUS_2 [5585] [] [] [] [] [5592,5593,5594,5595] CONDITIONAL_S
DISCARD 5595 [(5,4)] 0 [5585] [] [] [] [] [5592,5593,5594,5595] CONDITIONAL_S
MERGE 5596 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5596,5597,5598,5599] CONDITIONAL_S
Y_MEAS 5597 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5596,5597,5598,5599] CONDITIONAL_S
IDLE 5598 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5596,5597,5598,5599] CONDITIONAL_S
DISCARD 5599 [(5,4)] 0 [] [] [] [] [] [5596,5597,5598,5599] CONDITIONAL_S
INJECT_T 5600 [(0,4)] D [] [] [] [] [] [] none
MERGE 5601 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5608,5609,5610,5611] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5602 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5603 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5604 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5605 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5606 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5607 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5608 [(4,4),(5,4)] D [5601] [] [] [] [((4,4),(5,4))] [5608,5609,5610,5611] CONDITIONAL_S
Y_MEAS 5609 [(5,4)] HALF_D_PLUS_2 [5601] [] [] [] [] [5608,5609,5610,5611] CONDITIONAL_S
IDLE 5610 [(4,4)] HALF_D_PLUS_2 [5601] [] [] [] [] [5608,5609,5610,5611] CONDITIONAL_S
DISCARD 5611 [(5,4)] 0 [5601] [] [] [] [] [5608,5609,5610,5611] CONDITIONAL_S
MERGE 5612 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5612,5613,5614,5615] CONDITIONAL_S
Y_MEAS 5613 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5612,5613,5614,5615] CONDITIONAL_S
IDLE 5614 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5612,5613,5614,5615] CONDITIONAL_S
DISCARD 5615 [(5,4)] 0 [] [] [] [] [] [5612,5613,5614,5615] CONDITIONAL_S
INJECT_T 5616 [(0,4)] D [] [] [] [] [] [] none
MERGE 5617 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5624,5625,5626,5627] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5618 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5619 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5620 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5621 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5622 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5623 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5624 [(4,4),(5,4)] D [5617] [] [] [] [((4,4),(5,4))] [5624,5625,5626,5627] CONDITIONAL_S
Y_MEAS 5625 [(5,4)] HALF_D_PLUS_2 [5617] [] [] [] [] [5624,5625,5626,5627] CONDITIONAL_S
IDLE 5626 [(4,4)] HALF_D_PLUS_2 [5617] [] [] [] [] [5624,5625,5626,5627] CONDITIONAL_S
DISCARD 5627 [(5,4)] 0 [5617] [] [] [] [] [5624,5625,5626,5627] CONDITIONAL_S
MERGE 5628 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5628,5629,5630,5631] CONDITIONAL_S
Y_MEAS 5629 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5628,5629,5630,5631] CONDITIONAL_S
IDLE 5630 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5628,5629,5630,5631] CONDITIONAL_S
DISCARD 5631 [(5,4)] 0 [] [] [] [] [] [5628,5629,5630,5631] CONDITIONAL_S
INJECT_T 5632 [(0,4)] D [] [] [] [] [] [] none
MERGE 5633 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5640,5641,5642,5643] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5634 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5635 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5636 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5637 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5638 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5639 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5640 [(4,4),(5,4)] D [5633] [] [] [] [((4,4),(5,4))] [5640,5641,5642,5643] CONDITIONAL_S
Y_MEAS 5641 [(5,4)] HALF_D_PLUS_2 [5633] [] [] [] [] [5640,5641,5642,5643] CONDITIONAL_S
IDLE 5642 [(4,4)] HALF_D_PLUS_2 [5633] [] [] [] [] [5640,5641,5642,5643] CONDITIONAL_S
DISCARD 5643 [(5,4)] 0 [5633] [] [] [] [] [5640,5641,5642,5643] CONDITIONAL_S
MERGE 5644 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5644,5645,5646,5647] CONDITIONAL_S
Y_MEAS 5645 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5644,5645,5646,5647] CONDITIONAL_S
IDLE 5646 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5644,5645,5646,5647] CONDITIONAL_S
DISCARD 5647 [(5,4)] 0 [] [] [] [] [] [5644,5645,5646,5647] CONDITIONAL_S
INJECT_T 5648 [(0,4)] D [] [] [] [] [] [] none
MERGE 5649 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5656,5657,5658,5659] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5650 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5651 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5652 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5653 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5654 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5655 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5656 [(4,4),(5,4)] D [5649] [] [] [] [((4,4),(5,4))] [5656,5657,5658,5659] CONDITIONAL_S
Y_MEAS 5657 [(5,4)] HALF_D_PLUS_2 [5649] [] [] [] [] [5656,5657,5658,5659] CONDITIONAL_S
IDLE 5658 [(4,4)] HALF_D_PLUS_2 [5649] [] [] [] [] [5656,5657,5658,5659] CONDITIONAL_S
DISCARD 5659 [(5,4)] 0 [5649] [] [] [] [] [5656,5657,5658,5659] CONDITIONAL_S
INJECT_T 5660 [(0,4)] D [] [] [] [] [] [] none
MERGE 5661 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5668,5669,5670,5671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5662 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5663 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5664 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5665 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5666 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5667 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5668 [(4,4),(5,4)] D [5661] [] [] [] [((4,4),(5,4))] [5668,5669,5670,5671] CONDITIONAL_S
Y_MEAS 5669 [(5,4)] HALF_D_PLUS_2 [5661] [] [] [] [] [5668,5669,5670,5671] CONDITIONAL_S
IDLE 5670 [(4,4)] HALF_D_PLUS_2 [5661] [] [] [] [] [5668,5669,5670,5671] CONDITIONAL_S
DISCARD 5671 [(5,4)] 0 [5661] [] [] [] [] [5668,5669,5670,5671] CONDITIONAL_S
INJECT_T 5672 [(0,4)] D [] [] [] [] [] [] none
MERGE 5673 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5680,5681,5682,5683] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5674 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5675 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5676 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5677 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5678 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5679 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5680 [(4,4),(5,4)] D [5673] [] [] [] [((4,4),(5,4))] [5680,5681,5682,5683] CONDITIONAL_S
Y_MEAS 5681 [(5,4)] HALF_D_PLUS_2 [5673] [] [] [] [] [5680,5681,5682,5683] CONDITIONAL_S
IDLE 5682 [(4,4)] HALF_D_PLUS_2 [5673] [] [] [] [] [5680,5681,5682,5683] CONDITIONAL_S
DISCARD 5683 [(5,4)] 0 [5673] [] [] [] [] [5680,5681,5682,5683] CONDITIONAL_S
INJECT_T 5684 [(0,4)] D [] [] [] [] [] [] none
MERGE 5685 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5692,5693,5694,5695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5686 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5687 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5688 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5689 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5690 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5691 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5692 [(4,4),(5,4)] D [5685] [] [] [] [((4,4),(5,4))] [5692,5693,5694,5695] CONDITIONAL_S
Y_MEAS 5693 [(5,4)] HALF_D_PLUS_2 [5685] [] [] [] [] [5692,5693,5694,5695] CONDITIONAL_S
IDLE 5694 [(4,4)] HALF_D_PLUS_2 [5685] [] [] [] [] [5692,5693,5694,5695] CONDITIONAL_S
DISCARD 5695 [(5,4)] 0 [5685] [] [] [] [] [5692,5693,5694,5695] CONDITIONAL_S
MERGE 5696 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5696,5697,5698,5699] CONDITIONAL_S
Y_MEAS 5697 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5696,5697,5698,5699] CONDITIONAL_S
IDLE 5698 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5696,5697,5698,5699] CONDITIONAL_S
DISCARD 5699 [(5,4)] 0 [] [] [] [] [] [5696,5697,5698,5699] CONDITIONAL_S
INJECT_T 5700 [(0,4)] D [] [] [] [] [] [] none
MERGE 5701 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5708,5709,5710,5711] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5702 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5703 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5704 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5705 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5706 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5707 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5708 [(4,4),(5,4)] D [5701] [] [] [] [((4,4),(5,4))] [5708,5709,5710,5711] CONDITIONAL_S
Y_MEAS 5709 [(5,4)] HALF_D_PLUS_2 [5701] [] [] [] [] [5708,5709,5710,5711] CONDITIONAL_S
IDLE 5710 [(4,4)] HALF_D_PLUS_2 [5701] [] [] [] [] [5708,5709,5710,5711] CONDITIONAL_S
DISCARD 5711 [(5,4)] 0 [5701] [] [] [] [] [5708,5709,5710,5711] CONDITIONAL_S
INJECT_T 5712 [(0,4)] D [] [] [] [] [] [] none
MERGE 5713 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5720,5721,5722,5723] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5714 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5715 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5716 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5717 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5718 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5719 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5720 [(4,4),(5,4)] D [5713] [] [] [] [((4,4),(5,4))] [5720,5721,5722,5723] CONDITIONAL_S
Y_MEAS 5721 [(5,4)] HALF_D_PLUS_2 [5713] [] [] [] [] [5720,5721,5722,5723] CONDITIONAL_S
IDLE 5722 [(4,4)] HALF_D_PLUS_2 [5713] [] [] [] [] [5720,5721,5722,5723] CONDITIONAL_S
DISCARD 5723 [(5,4)] 0 [5713] [] [] [] [] [5720,5721,5722,5723] CONDITIONAL_S
MERGE 5724 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5724,5725,5726,5727] CONDITIONAL_S
Y_MEAS 5725 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5724,5725,5726,5727] CONDITIONAL_S
IDLE 5726 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5724,5725,5726,5727] CONDITIONAL_S
DISCARD 5727 [(5,4)] 0 [] [] [] [] [] [5724,5725,5726,5727] CONDITIONAL_S
INJECT_T 5728 [(0,4)] D [] [] [] [] [] [] none
MERGE 5729 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5736,5737,5738,5739] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5730 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5731 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5732 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5733 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5734 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5735 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5736 [(4,4),(5,4)] D [5729] [] [] [] [((4,4),(5,4))] [5736,5737,5738,5739] CONDITIONAL_S
Y_MEAS 5737 [(5,4)] HALF_D_PLUS_2 [5729] [] [] [] [] [5736,5737,5738,5739] CONDITIONAL_S
IDLE 5738 [(4,4)] HALF_D_PLUS_2 [5729] [] [] [] [] [5736,5737,5738,5739] CONDITIONAL_S
DISCARD 5739 [(5,4)] 0 [5729] [] [] [] [] [5736,5737,5738,5739] CONDITIONAL_S
INJECT_T 5740 [(0,4)] D [] [] [] [] [] [] none
MERGE 5741 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5748,5749,5750,5751] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5742 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5743 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5744 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5745 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5746 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5747 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5748 [(4,4),(5,4)] D [5741] [] [] [] [((4,4),(5,4))] [5748,5749,5750,5751] CONDITIONAL_S
Y_MEAS 5749 [(5,4)] HALF_D_PLUS_2 [5741] [] [] [] [] [5748,5749,5750,5751] CONDITIONAL_S
IDLE 5750 [(4,4)] HALF_D_PLUS_2 [5741] [] [] [] [] [5748,5749,5750,5751] CONDITIONAL_S
DISCARD 5751 [(5,4)] 0 [5741] [] [] [] [] [5748,5749,5750,5751] CONDITIONAL_S
MERGE 5752 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5752,5753,5754,5755] CONDITIONAL_S
Y_MEAS 5753 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5752,5753,5754,5755] CONDITIONAL_S
IDLE 5754 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5752,5753,5754,5755] CONDITIONAL_S
DISCARD 5755 [(5,4)] 0 [] [] [] [] [] [5752,5753,5754,5755] CONDITIONAL_S
INJECT_T 5756 [(0,4)] D [] [] [] [] [] [] none
MERGE 5757 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5764,5765,5766,5767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5758 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5759 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5760 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5761 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5762 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5763 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5764 [(4,4),(5,4)] D [5757] [] [] [] [((4,4),(5,4))] [5764,5765,5766,5767] CONDITIONAL_S
Y_MEAS 5765 [(5,4)] HALF_D_PLUS_2 [5757] [] [] [] [] [5764,5765,5766,5767] CONDITIONAL_S
IDLE 5766 [(4,4)] HALF_D_PLUS_2 [5757] [] [] [] [] [5764,5765,5766,5767] CONDITIONAL_S
DISCARD 5767 [(5,4)] 0 [5757] [] [] [] [] [5764,5765,5766,5767] CONDITIONAL_S
INJECT_T 5768 [(0,4)] D [] [] [] [] [] [] none
MERGE 5769 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5776,5777,5778,5779] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5770 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5771 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5772 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5773 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5774 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5775 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5776 [(4,4),(5,4)] D [5769] [] [] [] [((4,4),(5,4))] [5776,5777,5778,5779] CONDITIONAL_S
Y_MEAS 5777 [(5,4)] HALF_D_PLUS_2 [5769] [] [] [] [] [5776,5777,5778,5779] CONDITIONAL_S
IDLE 5778 [(4,4)] HALF_D_PLUS_2 [5769] [] [] [] [] [5776,5777,5778,5779] CONDITIONAL_S
DISCARD 5779 [(5,4)] 0 [5769] [] [] [] [] [5776,5777,5778,5779] CONDITIONAL_S
INJECT_T 5780 [(0,4)] D [] [] [] [] [] [] none
MERGE 5781 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5788,5789,5790,5791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5782 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5783 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5784 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5785 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5786 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5787 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5788 [(4,4),(5,4)] D [5781] [] [] [] [((4,4),(5,4))] [5788,5789,5790,5791] CONDITIONAL_S
Y_MEAS 5789 [(5,4)] HALF_D_PLUS_2 [5781] [] [] [] [] [5788,5789,5790,5791] CONDITIONAL_S
IDLE 5790 [(4,4)] HALF_D_PLUS_2 [5781] [] [] [] [] [5788,5789,5790,5791] CONDITIONAL_S
DISCARD 5791 [(5,4)] 0 [5781] [] [] [] [] [5788,5789,5790,5791] CONDITIONAL_S
INJECT_T 5792 [(0,4)] D [] [] [] [] [] [] none
MERGE 5793 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5800,5801,5802,5803] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5796 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5797 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5799 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5800 [(4,4),(5,4)] D [5793] [] [] [] [((4,4),(5,4))] [5800,5801,5802,5803] CONDITIONAL_S
Y_MEAS 5801 [(5,4)] HALF_D_PLUS_2 [5793] [] [] [] [] [5800,5801,5802,5803] CONDITIONAL_S
IDLE 5802 [(4,4)] HALF_D_PLUS_2 [5793] [] [] [] [] [5800,5801,5802,5803] CONDITIONAL_S
DISCARD 5803 [(5,4)] 0 [5793] [] [] [] [] [5800,5801,5802,5803] CONDITIONAL_S
INJECT_T 5804 [(0,4)] D [] [] [] [] [] [] none
MERGE 5805 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5812,5813,5814,5815] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5806 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5807 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5808 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5809 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5810 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5811 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5812 [(4,4),(5,4)] D [5805] [] [] [] [((4,4),(5,4))] [5812,5813,5814,5815] CONDITIONAL_S
Y_MEAS 5813 [(5,4)] HALF_D_PLUS_2 [5805] [] [] [] [] [5812,5813,5814,5815] CONDITIONAL_S
IDLE 5814 [(4,4)] HALF_D_PLUS_2 [5805] [] [] [] [] [5812,5813,5814,5815] CONDITIONAL_S
DISCARD 5815 [(5,4)] 0 [5805] [] [] [] [] [5812,5813,5814,5815] CONDITIONAL_S
MERGE 5816 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5816,5817,5818,5819] CONDITIONAL_S
Y_MEAS 5817 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5816,5817,5818,5819] CONDITIONAL_S
IDLE 5818 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5816,5817,5818,5819] CONDITIONAL_S
DISCARD 5819 [(5,4)] 0 [] [] [] [] [] [5816,5817,5818,5819] CONDITIONAL_S
INJECT_T 5820 [(0,4)] D [] [] [] [] [] [] none
MERGE 5821 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5828,5829,5830,5831] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5822 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5823 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5824 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5825 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5826 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5827 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5828 [(4,4),(5,4)] D [5821] [] [] [] [((4,4),(5,4))] [5828,5829,5830,5831] CONDITIONAL_S
Y_MEAS 5829 [(5,4)] HALF_D_PLUS_2 [5821] [] [] [] [] [5828,5829,5830,5831] CONDITIONAL_S
IDLE 5830 [(4,4)] HALF_D_PLUS_2 [5821] [] [] [] [] [5828,5829,5830,5831] CONDITIONAL_S
DISCARD 5831 [(5,4)] 0 [5821] [] [] [] [] [5828,5829,5830,5831] CONDITIONAL_S
MERGE 5832 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5832,5833,5834,5835] CONDITIONAL_S
Y_MEAS 5833 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5832,5833,5834,5835] CONDITIONAL_S
IDLE 5834 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5832,5833,5834,5835] CONDITIONAL_S
DISCARD 5835 [(5,4)] 0 [] [] [] [] [] [5832,5833,5834,5835] CONDITIONAL_S
INJECT_T 5836 [(0,4)] D [] [] [] [] [] [] none
MERGE 5837 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5844,5845,5846,5847] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5838 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5839 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5840 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5841 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5842 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5843 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5844 [(4,4),(5,4)] D [5837] [] [] [] [((4,4),(5,4))] [5844,5845,5846,5847] CONDITIONAL_S
Y_MEAS 5845 [(5,4)] HALF_D_PLUS_2 [5837] [] [] [] [] [5844,5845,5846,5847] CONDITIONAL_S
IDLE 5846 [(4,4)] HALF_D_PLUS_2 [5837] [] [] [] [] [5844,5845,5846,5847] CONDITIONAL_S
DISCARD 5847 [(5,4)] 0 [5837] [] [] [] [] [5844,5845,5846,5847] CONDITIONAL_S
INJECT_T 5848 [(0,4)] D [] [] [] [] [] [] none
MERGE 5849 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5856,5857,5858,5859] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5850 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5851 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5852 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5853 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5854 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5855 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5856 [(4,4),(5,4)] D [5849] [] [] [] [((4,4),(5,4))] [5856,5857,5858,5859] CONDITIONAL_S
Y_MEAS 5857 [(5,4)] HALF_D_PLUS_2 [5849] [] [] [] [] [5856,5857,5858,5859] CONDITIONAL_S
IDLE 5858 [(4,4)] HALF_D_PLUS_2 [5849] [] [] [] [] [5856,5857,5858,5859] CONDITIONAL_S
DISCARD 5859 [(5,4)] 0 [5849] [] [] [] [] [5856,5857,5858,5859] CONDITIONAL_S
INJECT_T 5860 [(0,4)] D [] [] [] [] [] [] none
MERGE 5861 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5868,5869,5870,5871] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5862 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5863 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5864 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5865 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5866 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5867 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5868 [(4,4),(5,4)] D [5861] [] [] [] [((4,4),(5,4))] [5868,5869,5870,5871] CONDITIONAL_S
Y_MEAS 5869 [(5,4)] HALF_D_PLUS_2 [5861] [] [] [] [] [5868,5869,5870,5871] CONDITIONAL_S
IDLE 5870 [(4,4)] HALF_D_PLUS_2 [5861] [] [] [] [] [5868,5869,5870,5871] CONDITIONAL_S
DISCARD 5871 [(5,4)] 0 [5861] [] [] [] [] [5868,5869,5870,5871] CONDITIONAL_S
MERGE 5872 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5872,5873,5874,5875] CONDITIONAL_S
Y_MEAS 5873 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5872,5873,5874,5875] CONDITIONAL_S
IDLE 5874 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5872,5873,5874,5875] CONDITIONAL_S
DISCARD 5875 [(5,4)] 0 [] [] [] [] [] [5872,5873,5874,5875] CONDITIONAL_S
INJECT_T 5876 [(0,4)] D [] [] [] [] [] [] none
MERGE 5877 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5884,5885,5886,5887] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5878 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5879 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5880 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5881 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5882 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5883 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5884 [(4,4),(5,4)] D [5877] [] [] [] [((4,4),(5,4))] [5884,5885,5886,5887] CONDITIONAL_S
Y_MEAS 5885 [(5,4)] HALF_D_PLUS_2 [5877] [] [] [] [] [5884,5885,5886,5887] CONDITIONAL_S
IDLE 5886 [(4,4)] HALF_D_PLUS_2 [5877] [] [] [] [] [5884,5885,5886,5887] CONDITIONAL_S
DISCARD 5887 [(5,4)] 0 [5877] [] [] [] [] [5884,5885,5886,5887] CONDITIONAL_S
MERGE 5888 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5888,5889,5890,5891] CONDITIONAL_S
Y_MEAS 5889 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5888,5889,5890,5891] CONDITIONAL_S
IDLE 5890 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5888,5889,5890,5891] CONDITIONAL_S
DISCARD 5891 [(5,4)] 0 [] [] [] [] [] [5888,5889,5890,5891] CONDITIONAL_S
INJECT_T 5892 [(0,4)] D [] [] [] [] [] [] none
MERGE 5893 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5900,5901,5902,5903] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5894 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5895 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5896 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5897 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5898 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5899 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5900 [(4,4),(5,4)] D [5893] [] [] [] [((4,4),(5,4))] [5900,5901,5902,5903] CONDITIONAL_S
Y_MEAS 5901 [(5,4)] HALF_D_PLUS_2 [5893] [] [] [] [] [5900,5901,5902,5903] CONDITIONAL_S
IDLE 5902 [(4,4)] HALF_D_PLUS_2 [5893] [] [] [] [] [5900,5901,5902,5903] CONDITIONAL_S
DISCARD 5903 [(5,4)] 0 [5893] [] [] [] [] [5900,5901,5902,5903] CONDITIONAL_S
MERGE 5904 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5904,5905,5906,5907] CONDITIONAL_S
Y_MEAS 5905 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5904,5905,5906,5907] CONDITIONAL_S
IDLE 5906 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5904,5905,5906,5907] CONDITIONAL_S
DISCARD 5907 [(5,4)] 0 [] [] [] [] [] [5904,5905,5906,5907] CONDITIONAL_S
INJECT_T 5908 [(0,4)] D [] [] [] [] [] [] none
MERGE 5909 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5916,5917,5918,5919] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5910 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5911 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5912 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5913 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5914 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5915 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5916 [(4,4),(5,4)] D [5909] [] [] [] [((4,4),(5,4))] [5916,5917,5918,5919] CONDITIONAL_S
Y_MEAS 5917 [(5,4)] HALF_D_PLUS_2 [5909] [] [] [] [] [5916,5917,5918,5919] CONDITIONAL_S
IDLE 5918 [(4,4)] HALF_D_PLUS_2 [5909] [] [] [] [] [5916,5917,5918,5919] CONDITIONAL_S
DISCARD 5919 [(5,4)] 0 [5909] [] [] [] [] [5916,5917,5918,5919] CONDITIONAL_S
INJECT_T 5920 [(0,4)] D [] [] [] [] [] [] none
MERGE 5921 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5928,5929,5930,5931] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5922 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5923 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5924 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5925 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5926 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5927 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5928 [(4,4),(5,4)] D [5921] [] [] [] [((4,4),(5,4))] [5928,5929,5930,5931] CONDITIONAL_S
Y_MEAS 5929 [(5,4)] HALF_D_PLUS_2 [5921] [] [] [] [] [5928,5929,5930,5931] CONDITIONAL_S
IDLE 5930 [(4,4)] HALF_D_PLUS_2 [5921] [] [] [] [] [5928,5929,5930,5931] CONDITIONAL_S
DISCARD 5931 [(5,4)] 0 [5921] [] [] [] [] [5928,5929,5930,5931] CONDITIONAL_S
MERGE 5932 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5932,5933,5934,5935] CONDITIONAL_S
Y_MEAS 5933 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5932,5933,5934,5935] CONDITIONAL_S
IDLE 5934 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5932,5933,5934,5935] CONDITIONAL_S
DISCARD 5935 [(5,4)] 0 [] [] [] [] [] [5932,5933,5934,5935] CONDITIONAL_S
INJECT_T 5936 [(0,4)] D [] [] [] [] [] [] none
MERGE 5937 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5944,5945,5946,5947] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5938 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5939 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5940 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5941 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5942 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5943 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5944 [(4,4),(5,4)] D [5937] [] [] [] [((4,4),(5,4))] [5944,5945,5946,5947] CONDITIONAL_S
Y_MEAS 5945 [(5,4)] HALF_D_PLUS_2 [5937] [] [] [] [] [5944,5945,5946,5947] CONDITIONAL_S
IDLE 5946 [(4,4)] HALF_D_PLUS_2 [5937] [] [] [] [] [5944,5945,5946,5947] CONDITIONAL_S
DISCARD 5947 [(5,4)] 0 [5937] [] [] [] [] [5944,5945,5946,5947] CONDITIONAL_S
MERGE 5948 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5948,5949,5950,5951] CONDITIONAL_S
Y_MEAS 5949 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5948,5949,5950,5951] CONDITIONAL_S
IDLE 5950 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5948,5949,5950,5951] CONDITIONAL_S
DISCARD 5951 [(5,4)] 0 [] [] [] [] [] [5948,5949,5950,5951] CONDITIONAL_S
INJECT_T 5952 [(0,4)] D [] [] [] [] [] [] none
MERGE 5953 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5960,5961,5962,5963] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5955 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5956 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5957 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5959 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5960 [(4,4),(5,4)] D [5953] [] [] [] [((4,4),(5,4))] [5960,5961,5962,5963] CONDITIONAL_S
Y_MEAS 5961 [(5,4)] HALF_D_PLUS_2 [5953] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
IDLE 5962 [(4,4)] HALF_D_PLUS_2 [5953] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
DISCARD 5963 [(5,4)] 0 [5953] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
INJECT_T 5964 [(0,4)] D [] [] [] [] [] [] none
MERGE 5965 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5972,5973,5974,5975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5966 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5967 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5968 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5969 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5970 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5971 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5972 [(4,4),(5,4)] D [5965] [] [] [] [((4,4),(5,4))] [5972,5973,5974,5975] CONDITIONAL_S
Y_MEAS 5973 [(5,4)] HALF_D_PLUS_2 [5965] [] [] [] [] [5972,5973,5974,5975] CONDITIONAL_S
IDLE 5974 [(4,4)] HALF_D_PLUS_2 [5965] [] [] [] [] [5972,5973,5974,5975] CONDITIONAL_S
DISCARD 5975 [(5,4)] 0 [5965] [] [] [] [] [5972,5973,5974,5975] CONDITIONAL_S
MERGE 5976 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5976,5977,5978,5979] CONDITIONAL_S
Y_MEAS 5977 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
IDLE 5978 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
DISCARD 5979 [(5,4)] 0 [] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
INJECT_T 5980 [(0,4)] D [] [] [] [] [] [] none
MERGE 5981 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5988,5989,5990,5991] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5982 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5983 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5984 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5985 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5986 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5987 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5988 [(4,4),(5,4)] D [5981] [] [] [] [((4,4),(5,4))] [5988,5989,5990,5991] CONDITIONAL_S
Y_MEAS 5989 [(5,4)] HALF_D_PLUS_2 [5981] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
IDLE 5990 [(4,4)] HALF_D_PLUS_2 [5981] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
DISCARD 5991 [(5,4)] 0 [5981] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
INJECT_T 5992 [(0,4)] D [] [] [] [] [] [] none
MERGE 5993 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6000,6001,6002,6003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5994 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5995 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5996 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5997 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5998 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5999 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6000 [(4,4),(5,4)] D [5993] [] [] [] [((4,4),(5,4))] [6000,6001,6002,6003] CONDITIONAL_S
Y_MEAS 6001 [(5,4)] HALF_D_PLUS_2 [5993] [] [] [] [] [6000,6001,6002,6003] CONDITIONAL_S
IDLE 6002 [(4,4)] HALF_D_PLUS_2 [5993] [] [] [] [] [6000,6001,6002,6003] CONDITIONAL_S
DISCARD 6003 [(5,4)] 0 [5993] [] [] [] [] [6000,6001,6002,6003] CONDITIONAL_S
INJECT_T 6004 [(0,4)] D [] [] [] [] [] [] none
MERGE 6005 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6012,6013,6014,6015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6006 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6007 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6008 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6009 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6010 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6011 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6012 [(4,4),(5,4)] D [6005] [] [] [] [((4,4),(5,4))] [6012,6013,6014,6015] CONDITIONAL_S
Y_MEAS 6013 [(5,4)] HALF_D_PLUS_2 [6005] [] [] [] [] [6012,6013,6014,6015] CONDITIONAL_S
IDLE 6014 [(4,4)] HALF_D_PLUS_2 [6005] [] [] [] [] [6012,6013,6014,6015] CONDITIONAL_S
DISCARD 6015 [(5,4)] 0 [6005] [] [] [] [] [6012,6013,6014,6015] CONDITIONAL_S
MERGE 6016 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6016,6017,6018,6019] CONDITIONAL_S
Y_MEAS 6017 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6016,6017,6018,6019] CONDITIONAL_S
IDLE 6018 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6016,6017,6018,6019] CONDITIONAL_S
DISCARD 6019 [(5,4)] 0 [] [] [] [] [] [6016,6017,6018,6019] CONDITIONAL_S
INJECT_T 6020 [(0,4)] D [] [] [] [] [] [] none
MERGE 6021 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6028,6029,6030,6031] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6022 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6023 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6024 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6025 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6026 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6027 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6028 [(4,4),(5,4)] D [6021] [] [] [] [((4,4),(5,4))] [6028,6029,6030,6031] CONDITIONAL_S
Y_MEAS 6029 [(5,4)] HALF_D_PLUS_2 [6021] [] [] [] [] [6028,6029,6030,6031] CONDITIONAL_S
IDLE 6030 [(4,4)] HALF_D_PLUS_2 [6021] [] [] [] [] [6028,6029,6030,6031] CONDITIONAL_S
DISCARD 6031 [(5,4)] 0 [6021] [] [] [] [] [6028,6029,6030,6031] CONDITIONAL_S
MERGE 6032 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6032,6033,6034,6035] CONDITIONAL_S
Y_MEAS 6033 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6032,6033,6034,6035] CONDITIONAL_S
IDLE 6034 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6032,6033,6034,6035] CONDITIONAL_S
DISCARD 6035 [(5,4)] 0 [] [] [] [] [] [6032,6033,6034,6035] CONDITIONAL_S
INJECT_T 6036 [(0,4)] D [] [] [] [] [] [] none
MERGE 6037 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6044,6045,6046,6047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6038 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6039 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6040 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6041 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6042 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6043 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6044 [(4,4),(5,4)] D [6037] [] [] [] [((4,4),(5,4))] [6044,6045,6046,6047] CONDITIONAL_S
Y_MEAS 6045 [(5,4)] HALF_D_PLUS_2 [6037] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
IDLE 6046 [(4,4)] HALF_D_PLUS_2 [6037] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
DISCARD 6047 [(5,4)] 0 [6037] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
MERGE 6048 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6048,6049,6050,6051] CONDITIONAL_S
Y_MEAS 6049 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
IDLE 6050 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
DISCARD 6051 [(5,4)] 0 [] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
INJECT_T 6052 [(0,4)] D [] [] [] [] [] [] none
MERGE 6053 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6060,6061,6062,6063] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6054 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6055 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6056 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6057 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6058 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6059 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6060 [(4,4),(5,4)] D [6053] [] [] [] [((4,4),(5,4))] [6060,6061,6062,6063] CONDITIONAL_S
Y_MEAS 6061 [(5,4)] HALF_D_PLUS_2 [6053] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
IDLE 6062 [(4,4)] HALF_D_PLUS_2 [6053] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
DISCARD 6063 [(5,4)] 0 [6053] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
MERGE 6064 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6064,6065,6066,6067] CONDITIONAL_S
Y_MEAS 6065 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
IDLE 6066 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
DISCARD 6067 [(5,4)] 0 [] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
INJECT_T 6068 [(0,4)] D [] [] [] [] [] [] none
MERGE 6069 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6076,6077,6078,6079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6070 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6071 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6072 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6073 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6074 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6075 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6076 [(4,4),(5,4)] D [6069] [] [] [] [((4,4),(5,4))] [6076,6077,6078,6079] CONDITIONAL_S
Y_MEAS 6077 [(5,4)] HALF_D_PLUS_2 [6069] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
IDLE 6078 [(4,4)] HALF_D_PLUS_2 [6069] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
DISCARD 6079 [(5,4)] 0 [6069] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
MERGE 6080 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6080,6081,6082,6083] CONDITIONAL_S
Y_MEAS 6081 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
IDLE 6082 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
DISCARD 6083 [(5,4)] 0 [] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
INJECT_T 6084 [(0,4)] D [] [] [] [] [] [] none
MERGE 6085 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6092,6093,6094,6095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6086 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6087 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6088 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6089 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6090 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6091 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6092 [(4,4),(5,4)] D [6085] [] [] [] [((4,4),(5,4))] [6092,6093,6094,6095] CONDITIONAL_S
Y_MEAS 6093 [(5,4)] HALF_D_PLUS_2 [6085] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
IDLE 6094 [(4,4)] HALF_D_PLUS_2 [6085] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
DISCARD 6095 [(5,4)] 0 [6085] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
INJECT_T 6096 [(0,4)] D [] [] [] [] [] [] none
MERGE 6097 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6104,6105,6106,6107] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6098 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6099 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6100 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6101 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6102 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6103 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6104 [(4,4),(5,4)] D [6097] [] [] [] [((4,4),(5,4))] [6104,6105,6106,6107] CONDITIONAL_S
Y_MEAS 6105 [(5,4)] HALF_D_PLUS_2 [6097] [] [] [] [] [6104,6105,6106,6107] CONDITIONAL_S
IDLE 6106 [(4,4)] HALF_D_PLUS_2 [6097] [] [] [] [] [6104,6105,6106,6107] CONDITIONAL_S
DISCARD 6107 [(5,4)] 0 [6097] [] [] [] [] [6104,6105,6106,6107] CONDITIONAL_S
MERGE 6108 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6108,6109,6110,6111] CONDITIONAL_S
Y_MEAS 6109 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
IDLE 6110 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
DISCARD 6111 [(5,4)] 0 [] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
INJECT_T 6112 [(0,4)] D [] [] [] [] [] [] none
MERGE 6113 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6120,6121,6122,6123] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6114 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6115 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6116 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6117 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6118 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6119 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6120 [(4,4),(5,4)] D [6113] [] [] [] [((4,4),(5,4))] [6120,6121,6122,6123] CONDITIONAL_S
Y_MEAS 6121 [(5,4)] HALF_D_PLUS_2 [6113] [] [] [] [] [6120,6121,6122,6123] CONDITIONAL_S
IDLE 6122 [(4,4)] HALF_D_PLUS_2 [6113] [] [] [] [] [6120,6121,6122,6123] CONDITIONAL_S
DISCARD 6123 [(5,4)] 0 [6113] [] [] [] [] [6120,6121,6122,6123] CONDITIONAL_S
MERGE 6124 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6124,6125,6126,6127] CONDITIONAL_S
Y_MEAS 6125 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
IDLE 6126 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
DISCARD 6127 [(5,4)] 0 [] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
INJECT_T 6128 [(0,4)] D [] [] [] [] [] [] none
MERGE 6129 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6136,6137,6138,6139] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6130 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6131 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6132 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6133 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6134 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6135 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6136 [(4,4),(5,4)] D [6129] [] [] [] [((4,4),(5,4))] [6136,6137,6138,6139] CONDITIONAL_S
Y_MEAS 6137 [(5,4)] HALF_D_PLUS_2 [6129] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
IDLE 6138 [(4,4)] HALF_D_PLUS_2 [6129] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
DISCARD 6139 [(5,4)] 0 [6129] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
INJECT_T 6140 [(0,4)] D [] [] [] [] [] [] none
MERGE 6141 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6148,6149,6150,6151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6142 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6143 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6144 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6145 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6146 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6147 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6148 [(4,4),(5,4)] D [6141] [] [] [] [((4,4),(5,4))] [6148,6149,6150,6151] CONDITIONAL_S
Y_MEAS 6149 [(5,4)] HALF_D_PLUS_2 [6141] [] [] [] [] [6148,6149,6150,6151] CONDITIONAL_S
IDLE 6150 [(4,4)] HALF_D_PLUS_2 [6141] [] [] [] [] [6148,6149,6150,6151] CONDITIONAL_S
DISCARD 6151 [(5,4)] 0 [6141] [] [] [] [] [6148,6149,6150,6151] CONDITIONAL_S
MERGE 6152 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6152,6153,6154,6155] CONDITIONAL_S
Y_MEAS 6153 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
IDLE 6154 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
DISCARD 6155 [(5,4)] 0 [] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
INJECT_T 6156 [(0,4)] D [] [] [] [] [] [] none
MERGE 6157 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6164,6165,6166,6167] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6158 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6159 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6160 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6161 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6162 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6163 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6164 [(4,4),(5,4)] D [6157] [] [] [] [((4,4),(5,4))] [6164,6165,6166,6167] CONDITIONAL_S
Y_MEAS 6165 [(5,4)] HALF_D_PLUS_2 [6157] [] [] [] [] [6164,6165,6166,6167] CONDITIONAL_S
IDLE 6166 [(4,4)] HALF_D_PLUS_2 [6157] [] [] [] [] [6164,6165,6166,6167] CONDITIONAL_S
DISCARD 6167 [(5,4)] 0 [6157] [] [] [] [] [6164,6165,6166,6167] CONDITIONAL_S
MERGE 6168 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6168,6169,6170,6171] CONDITIONAL_S
Y_MEAS 6169 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
IDLE 6170 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
DISCARD 6171 [(5,4)] 0 [] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
INJECT_T 6172 [(0,4)] D [] [] [] [] [] [] none
MERGE 6173 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6180,6181,6182,6183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6174 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6175 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6176 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6177 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6178 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6179 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6180 [(4,4),(5,4)] D [6173] [] [] [] [((4,4),(5,4))] [6180,6181,6182,6183] CONDITIONAL_S
Y_MEAS 6181 [(5,4)] HALF_D_PLUS_2 [6173] [] [] [] [] [6180,6181,6182,6183] CONDITIONAL_S
IDLE 6182 [(4,4)] HALF_D_PLUS_2 [6173] [] [] [] [] [6180,6181,6182,6183] CONDITIONAL_S
DISCARD 6183 [(5,4)] 0 [6173] [] [] [] [] [6180,6181,6182,6183] CONDITIONAL_S
MERGE 6184 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6184,6185,6186,6187] CONDITIONAL_S
Y_MEAS 6185 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6184,6185,6186,6187] CONDITIONAL_S
IDLE 6186 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6184,6185,6186,6187] CONDITIONAL_S
DISCARD 6187 [(5,4)] 0 [] [] [] [] [] [6184,6185,6186,6187] CONDITIONAL_S
INJECT_T 6188 [(0,4)] D [] [] [] [] [] [] none
MERGE 6189 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6196,6197,6198,6199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6190 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6191 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6192 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6193 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6194 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6195 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6196 [(4,4),(5,4)] D [6189] [] [] [] [((4,4),(5,4))] [6196,6197,6198,6199] CONDITIONAL_S
Y_MEAS 6197 [(5,4)] HALF_D_PLUS_2 [6189] [] [] [] [] [6196,6197,6198,6199] CONDITIONAL_S
IDLE 6198 [(4,4)] HALF_D_PLUS_2 [6189] [] [] [] [] [6196,6197,6198,6199] CONDITIONAL_S
DISCARD 6199 [(5,4)] 0 [6189] [] [] [] [] [6196,6197,6198,6199] CONDITIONAL_S
INJECT_T 6200 [(0,4)] D [] [] [] [] [] [] none
MERGE 6201 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6208,6209,6210,6211] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6202 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6203 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6204 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6205 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6206 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6207 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6208 [(4,4),(5,4)] D [6201] [] [] [] [((4,4),(5,4))] [6208,6209,6210,6211] CONDITIONAL_S
Y_MEAS 6209 [(5,4)] HALF_D_PLUS_2 [6201] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
IDLE 6210 [(4,4)] HALF_D_PLUS_2 [6201] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
DISCARD 6211 [(5,4)] 0 [6201] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
MERGE 6212 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6212,6213,6214,6215] CONDITIONAL_S
Y_MEAS 6213 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6212,6213,6214,6215] CONDITIONAL_S
IDLE 6214 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6212,6213,6214,6215] CONDITIONAL_S
DISCARD 6215 [(5,4)] 0 [] [] [] [] [] [6212,6213,6214,6215] CONDITIONAL_S
INJECT_T 6216 [(0,4)] D [] [] [] [] [] [] none
MERGE 6217 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6224,6225,6226,6227] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6219 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6220 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6221 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6223 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6224 [(4,4),(5,4)] D [6217] [] [] [] [((4,4),(5,4))] [6224,6225,6226,6227] CONDITIONAL_S
Y_MEAS 6225 [(5,4)] HALF_D_PLUS_2 [6217] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
IDLE 6226 [(4,4)] HALF_D_PLUS_2 [6217] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
DISCARD 6227 [(5,4)] 0 [6217] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
INJECT_T 6228 [(0,4)] D [] [] [] [] [] [] none
MERGE 6229 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6236,6237,6238,6239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6230 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6231 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6232 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6233 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6234 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6235 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6236 [(4,4),(5,4)] D [6229] [] [] [] [((4,4),(5,4))] [6236,6237,6238,6239] CONDITIONAL_S
Y_MEAS 6237 [(5,4)] HALF_D_PLUS_2 [6229] [] [] [] [] [6236,6237,6238,6239] CONDITIONAL_S
IDLE 6238 [(4,4)] HALF_D_PLUS_2 [6229] [] [] [] [] [6236,6237,6238,6239] CONDITIONAL_S
DISCARD 6239 [(5,4)] 0 [6229] [] [] [] [] [6236,6237,6238,6239] CONDITIONAL_S
MERGE 6240 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6240,6241,6242,6243] CONDITIONAL_S
Y_MEAS 6241 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6240,6241,6242,6243] CONDITIONAL_S
IDLE 6242 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6240,6241,6242,6243] CONDITIONAL_S
DISCARD 6243 [(5,4)] 0 [] [] [] [] [] [6240,6241,6242,6243] CONDITIONAL_S
INJECT_T 6244 [(0,4)] D [] [] [] [] [] [] none
MERGE 6245 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6252,6253,6254,6255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6246 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6247 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6248 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6249 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6250 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6251 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6252 [(4,4),(5,4)] D [6245] [] [] [] [((4,4),(5,4))] [6252,6253,6254,6255] CONDITIONAL_S
Y_MEAS 6253 [(5,4)] HALF_D_PLUS_2 [6245] [] [] [] [] [6252,6253,6254,6255] CONDITIONAL_S
IDLE 6254 [(4,4)] HALF_D_PLUS_2 [6245] [] [] [] [] [6252,6253,6254,6255] CONDITIONAL_S
DISCARD 6255 [(5,4)] 0 [6245] [] [] [] [] [6252,6253,6254,6255] CONDITIONAL_S
INJECT_T 6256 [(0,4)] D [] [] [] [] [] [] none
MERGE 6257 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6264,6265,6266,6267] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6259 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6260 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6261 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6262 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6263 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6264 [(4,4),(5,4)] D [6257] [] [] [] [((4,4),(5,4))] [6264,6265,6266,6267] CONDITIONAL_S
Y_MEAS 6265 [(5,4)] HALF_D_PLUS_2 [6257] [] [] [] [] [6264,6265,6266,6267] CONDITIONAL_S
IDLE 6266 [(4,4)] HALF_D_PLUS_2 [6257] [] [] [] [] [6264,6265,6266,6267] CONDITIONAL_S
DISCARD 6267 [(5,4)] 0 [6257] [] [] [] [] [6264,6265,6266,6267] CONDITIONAL_S
INJECT_T 6268 [(0,4)] D [] [] [] [] [] [] none
MERGE 6269 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6276,6277,6278,6279] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6270 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6271 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6272 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6273 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6274 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6275 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6276 [(4,4),(5,4)] D [6269] [] [] [] [((4,4),(5,4))] [6276,6277,6278,6279] CONDITIONAL_S
Y_MEAS 6277 [(5,4)] HALF_D_PLUS_2 [6269] [] [] [] [] [6276,6277,6278,6279] CONDITIONAL_S
IDLE 6278 [(4,4)] HALF_D_PLUS_2 [6269] [] [] [] [] [6276,6277,6278,6279] CONDITIONAL_S
DISCARD 6279 [(5,4)] 0 [6269] [] [] [] [] [6276,6277,6278,6279] CONDITIONAL_S
INJECT_T 6280 [(0,4)] D [] [] [] [] [] [] none
MERGE 6281 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6288,6289,6290,6291] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6282 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6283 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6284 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6285 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6286 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6287 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6288 [(4,4),(5,4)] D [6281] [] [] [] [((4,4),(5,4))] [6288,6289,6290,6291] CONDITIONAL_S
Y_MEAS 6289 [(5,4)] HALF_D_PLUS_2 [6281] [] [] [] [] [6288,6289,6290,6291] CONDITIONAL_S
IDLE 6290 [(4,4)] HALF_D_PLUS_2 [6281] [] [] [] [] [6288,6289,6290,6291] CONDITIONAL_S
DISCARD 6291 [(5,4)] 0 [6281] [] [] [] [] [6288,6289,6290,6291] CONDITIONAL_S
INJECT_T 6292 [(0,4)] D [] [] [] [] [] [] none
MERGE 6293 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6300,6301,6302,6303] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6294 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6295 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6296 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6297 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6298 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6299 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6300 [(4,4),(5,4)] D [6293] [] [] [] [((4,4),(5,4))] [6300,6301,6302,6303] CONDITIONAL_S
Y_MEAS 6301 [(5,4)] HALF_D_PLUS_2 [6293] [] [] [] [] [6300,6301,6302,6303] CONDITIONAL_S
IDLE 6302 [(4,4)] HALF_D_PLUS_2 [6293] [] [] [] [] [6300,6301,6302,6303] CONDITIONAL_S
DISCARD 6303 [(5,4)] 0 [6293] [] [] [] [] [6300,6301,6302,6303] CONDITIONAL_S
INJECT_T 6304 [(0,4)] D [] [] [] [] [] [] none
MERGE 6305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6312,6313,6314,6315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6311 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6312 [(4,4),(5,4)] D [6305] [] [] [] [((4,4),(5,4))] [6312,6313,6314,6315] CONDITIONAL_S
Y_MEAS 6313 [(5,4)] HALF_D_PLUS_2 [6305] [] [] [] [] [6312,6313,6314,6315] CONDITIONAL_S
IDLE 6314 [(4,4)] HALF_D_PLUS_2 [6305] [] [] [] [] [6312,6313,6314,6315] CONDITIONAL_S
DISCARD 6315 [(5,4)] 0 [6305] [] [] [] [] [6312,6313,6314,6315] CONDITIONAL_S
MERGE 6316 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6316,6317,6318,6319] CONDITIONAL_S
Y_MEAS 6317 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6316,6317,6318,6319] CONDITIONAL_S
IDLE 6318 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6316,6317,6318,6319] CONDITIONAL_S
DISCARD 6319 [(5,4)] 0 [] [] [] [] [] [6316,6317,6318,6319] CONDITIONAL_S
MERGE 6320 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6320,6321,6322,6323] CONDITIONAL_S
Y_MEAS 6321 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6320,6321,6322,6323] CONDITIONAL_S
IDLE 6322 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6320,6321,6322,6323] CONDITIONAL_S
DISCARD 6323 [(5,4)] 0 [] [] [] [] [] [6320,6321,6322,6323] CONDITIONAL_S
MERGE 6324 [(3,8),(3,4),(4,3),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 6325 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 6326 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 6327 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 6328 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 6329 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6330 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6331 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6332 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 6333 [(3,8),(3,7),(2,10),(3,10),(4,5),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 6334 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 6335 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 6336 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 6337 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 6338 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6339 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 6340 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 6341 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 6342 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6344,6345,6342,6343] CONDITIONAL_S
Y_MEAS 6343 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6344,6345,6342,6343] CONDITIONAL_S
IDLE 6344 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6344,6345,6342,6343] CONDITIONAL_S
DISCARD 6345 [(5,4)] 0 [] [] [] [] [] [6344,6345,6342,6343] CONDITIONAL_S
MERGE 6346 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 6347 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 6348 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6348,6349,6350,6351] CONDITIONAL_S
Y_MEAS 6349 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6348,6349,6350,6351] CONDITIONAL_S
IDLE 6350 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6348,6349,6350,6351] CONDITIONAL_S
DISCARD 6351 [(5,4)] 0 [] [] [] [] [] [6348,6349,6350,6351] CONDITIONAL_S
INJECT_T 6352 [(0,4)] D [] [] [] [] [] [] none
MERGE 6353 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6360,6361,6362,6363] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6355 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6356 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6357 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6358 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6359 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6360 [(4,4),(5,4)] D [6353] [] [] [] [((4,4),(5,4))] [6360,6361,6362,6363] CONDITIONAL_S
Y_MEAS 6361 [(5,4)] HALF_D_PLUS_2 [6353] [] [] [] [] [6360,6361,6362,6363] CONDITIONAL_S
IDLE 6362 [(4,4)] HALF_D_PLUS_2 [6353] [] [] [] [] [6360,6361,6362,6363] CONDITIONAL_S
DISCARD 6363 [(5,4)] 0 [6353] [] [] [] [] [6360,6361,6362,6363] CONDITIONAL_S
INJECT_T 6364 [(0,4)] D [] [] [] [] [] [] none
MERGE 6365 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6372,6373,6374,6375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6366 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6367 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6368 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6369 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6370 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6371 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6372 [(4,4),(5,4)] D [6365] [] [] [] [((4,4),(5,4))] [6372,6373,6374,6375] CONDITIONAL_S
Y_MEAS 6373 [(5,4)] HALF_D_PLUS_2 [6365] [] [] [] [] [6372,6373,6374,6375] CONDITIONAL_S
IDLE 6374 [(4,4)] HALF_D_PLUS_2 [6365] [] [] [] [] [6372,6373,6374,6375] CONDITIONAL_S
DISCARD 6375 [(5,4)] 0 [6365] [] [] [] [] [6372,6373,6374,6375] CONDITIONAL_S
MERGE 6376 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6376,6377,6378,6379] CONDITIONAL_S
Y_MEAS 6377 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6376,6377,6378,6379] CONDITIONAL_S
IDLE 6378 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6376,6377,6378,6379] CONDITIONAL_S
DISCARD 6379 [(5,4)] 0 [] [] [] [] [] [6376,6377,6378,6379] CONDITIONAL_S
INJECT_T 6380 [(0,4)] D [] [] [] [] [] [] none
MERGE 6381 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6388,6389,6390,6391] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6382 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6383 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6384 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6385 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6386 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6387 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6388 [(4,4),(5,4)] D [6381] [] [] [] [((4,4),(5,4))] [6388,6389,6390,6391] CONDITIONAL_S
Y_MEAS 6389 [(5,4)] HALF_D_PLUS_2 [6381] [] [] [] [] [6388,6389,6390,6391] CONDITIONAL_S
IDLE 6390 [(4,4)] HALF_D_PLUS_2 [6381] [] [] [] [] [6388,6389,6390,6391] CONDITIONAL_S
DISCARD 6391 [(5,4)] 0 [6381] [] [] [] [] [6388,6389,6390,6391] CONDITIONAL_S
MERGE 6392 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6392,6393,6394,6395] CONDITIONAL_S
Y_MEAS 6393 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6392,6393,6394,6395] CONDITIONAL_S
IDLE 6394 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6392,6393,6394,6395] CONDITIONAL_S
DISCARD 6395 [(5,4)] 0 [] [] [] [] [] [6392,6393,6394,6395] CONDITIONAL_S
INJECT_T 6396 [(0,4)] D [] [] [] [] [] [] none
MERGE 6397 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6404,6405,6406,6407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6398 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6399 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6400 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6401 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6402 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6403 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6404 [(4,4),(5,4)] D [6397] [] [] [] [((4,4),(5,4))] [6404,6405,6406,6407] CONDITIONAL_S
Y_MEAS 6405 [(5,4)] HALF_D_PLUS_2 [6397] [] [] [] [] [6404,6405,6406,6407] CONDITIONAL_S
IDLE 6406 [(4,4)] HALF_D_PLUS_2 [6397] [] [] [] [] [6404,6405,6406,6407] CONDITIONAL_S
DISCARD 6407 [(5,4)] 0 [6397] [] [] [] [] [6404,6405,6406,6407] CONDITIONAL_S
INJECT_T 6408 [(0,4)] D [] [] [] [] [] [] none
MERGE 6409 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6416,6417,6418,6419] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6410 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6411 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6412 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6413 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6414 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6415 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6416 [(4,4),(5,4)] D [6409] [] [] [] [((4,4),(5,4))] [6416,6417,6418,6419] CONDITIONAL_S
Y_MEAS 6417 [(5,4)] HALF_D_PLUS_2 [6409] [] [] [] [] [6416,6417,6418,6419] CONDITIONAL_S
IDLE 6418 [(4,4)] HALF_D_PLUS_2 [6409] [] [] [] [] [6416,6417,6418,6419] CONDITIONAL_S
DISCARD 6419 [(5,4)] 0 [6409] [] [] [] [] [6416,6417,6418,6419] CONDITIONAL_S
INJECT_T 6420 [(0,4)] D [] [] [] [] [] [] none
MERGE 6421 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6428,6429,6430,6431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6422 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6423 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6424 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6425 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6426 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6427 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6428 [(4,4),(5,4)] D [6421] [] [] [] [((4,4),(5,4))] [6428,6429,6430,6431] CONDITIONAL_S
Y_MEAS 6429 [(5,4)] HALF_D_PLUS_2 [6421] [] [] [] [] [6428,6429,6430,6431] CONDITIONAL_S
IDLE 6430 [(4,4)] HALF_D_PLUS_2 [6421] [] [] [] [] [6428,6429,6430,6431] CONDITIONAL_S
DISCARD 6431 [(5,4)] 0 [6421] [] [] [] [] [6428,6429,6430,6431] CONDITIONAL_S
MERGE 6432 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6432,6433,6434,6435] CONDITIONAL_S
Y_MEAS 6433 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6432,6433,6434,6435] CONDITIONAL_S
IDLE 6434 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6432,6433,6434,6435] CONDITIONAL_S
DISCARD 6435 [(5,4)] 0 [] [] [] [] [] [6432,6433,6434,6435] CONDITIONAL_S
INJECT_T 6436 [(0,4)] D [] [] [] [] [] [] none
MERGE 6437 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6444,6445,6446,6447] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6438 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6439 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6440 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6441 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6442 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6443 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6444 [(4,4),(5,4)] D [6437] [] [] [] [((4,4),(5,4))] [6444,6445,6446,6447] CONDITIONAL_S
Y_MEAS 6445 [(5,4)] HALF_D_PLUS_2 [6437] [] [] [] [] [6444,6445,6446,6447] CONDITIONAL_S
IDLE 6446 [(4,4)] HALF_D_PLUS_2 [6437] [] [] [] [] [6444,6445,6446,6447] CONDITIONAL_S
DISCARD 6447 [(5,4)] 0 [6437] [] [] [] [] [6444,6445,6446,6447] CONDITIONAL_S
MERGE 6448 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6448,6449,6450,6451] CONDITIONAL_S
Y_MEAS 6449 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6448,6449,6450,6451] CONDITIONAL_S
IDLE 6450 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6448,6449,6450,6451] CONDITIONAL_S
DISCARD 6451 [(5,4)] 0 [] [] [] [] [] [6448,6449,6450,6451] CONDITIONAL_S
INJECT_T 6452 [(0,4)] D [] [] [] [] [] [] none
MERGE 6453 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6460,6461,6462,6463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6454 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6455 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6456 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6457 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6458 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6459 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6460 [(4,4),(5,4)] D [6453] [] [] [] [((4,4),(5,4))] [6460,6461,6462,6463] CONDITIONAL_S
Y_MEAS 6461 [(5,4)] HALF_D_PLUS_2 [6453] [] [] [] [] [6460,6461,6462,6463] CONDITIONAL_S
IDLE 6462 [(4,4)] HALF_D_PLUS_2 [6453] [] [] [] [] [6460,6461,6462,6463] CONDITIONAL_S
DISCARD 6463 [(5,4)] 0 [6453] [] [] [] [] [6460,6461,6462,6463] CONDITIONAL_S
MERGE 6464 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6464,6465,6466,6467] CONDITIONAL_S
Y_MEAS 6465 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6464,6465,6466,6467] CONDITIONAL_S
IDLE 6466 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6464,6465,6466,6467] CONDITIONAL_S
DISCARD 6467 [(5,4)] 0 [] [] [] [] [] [6464,6465,6466,6467] CONDITIONAL_S
INJECT_T 6468 [(0,4)] D [] [] [] [] [] [] none
MERGE 6469 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6476,6477,6478,6479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6470 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6471 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6472 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6473 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6474 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6475 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6476 [(4,4),(5,4)] D [6469] [] [] [] [((4,4),(5,4))] [6476,6477,6478,6479] CONDITIONAL_S
Y_MEAS 6477 [(5,4)] HALF_D_PLUS_2 [6469] [] [] [] [] [6476,6477,6478,6479] CONDITIONAL_S
IDLE 6478 [(4,4)] HALF_D_PLUS_2 [6469] [] [] [] [] [6476,6477,6478,6479] CONDITIONAL_S
DISCARD 6479 [(5,4)] 0 [6469] [] [] [] [] [6476,6477,6478,6479] CONDITIONAL_S
INJECT_T 6480 [(0,4)] D [] [] [] [] [] [] none
MERGE 6481 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6488,6489,6490,6491] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6482 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6483 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6484 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6485 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6486 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6487 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6488 [(4,4),(5,4)] D [6481] [] [] [] [((4,4),(5,4))] [6488,6489,6490,6491] CONDITIONAL_S
Y_MEAS 6489 [(5,4)] HALF_D_PLUS_2 [6481] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
IDLE 6490 [(4,4)] HALF_D_PLUS_2 [6481] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
DISCARD 6491 [(5,4)] 0 [6481] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
MERGE 6492 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6492,6493,6494,6495] CONDITIONAL_S
Y_MEAS 6493 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6492,6493,6494,6495] CONDITIONAL_S
IDLE 6494 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6492,6493,6494,6495] CONDITIONAL_S
DISCARD 6495 [(5,4)] 0 [] [] [] [] [] [6492,6493,6494,6495] CONDITIONAL_S
INJECT_T 6496 [(0,4)] D [] [] [] [] [] [] none
MERGE 6497 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6504,6505,6506,6507] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6498 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6499 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6500 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6501 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6502 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6503 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6504 [(4,4),(5,4)] D [6497] [] [] [] [((4,4),(5,4))] [6504,6505,6506,6507] CONDITIONAL_S
Y_MEAS 6505 [(5,4)] HALF_D_PLUS_2 [6497] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
IDLE 6506 [(4,4)] HALF_D_PLUS_2 [6497] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
DISCARD 6507 [(5,4)] 0 [6497] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
INJECT_T 6508 [(0,4)] D [] [] [] [] [] [] none
MERGE 6509 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6516,6517,6518,6519] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6510 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6511 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6512 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6513 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6514 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6515 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6516 [(4,4),(5,4)] D [6509] [] [] [] [((4,4),(5,4))] [6516,6517,6518,6519] CONDITIONAL_S
Y_MEAS 6517 [(5,4)] HALF_D_PLUS_2 [6509] [] [] [] [] [6516,6517,6518,6519] CONDITIONAL_S
IDLE 6518 [(4,4)] HALF_D_PLUS_2 [6509] [] [] [] [] [6516,6517,6518,6519] CONDITIONAL_S
DISCARD 6519 [(5,4)] 0 [6509] [] [] [] [] [6516,6517,6518,6519] CONDITIONAL_S
MERGE 6520 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6520,6521,6522,6523] CONDITIONAL_S
Y_MEAS 6521 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
IDLE 6522 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
DISCARD 6523 [(5,4)] 0 [] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
INJECT_T 6524 [(0,4)] D [] [] [] [] [] [] none
MERGE 6525 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6532,6533,6534,6535] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6528 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6529 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6532 [(4,4),(5,4)] D [6525] [] [] [] [((4,4),(5,4))] [6532,6533,6534,6535] CONDITIONAL_S
Y_MEAS 6533 [(5,4)] HALF_D_PLUS_2 [6525] [] [] [] [] [6532,6533,6534,6535] CONDITIONAL_S
IDLE 6534 [(4,4)] HALF_D_PLUS_2 [6525] [] [] [] [] [6532,6533,6534,6535] CONDITIONAL_S
DISCARD 6535 [(5,4)] 0 [6525] [] [] [] [] [6532,6533,6534,6535] CONDITIONAL_S
MERGE 6536 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6536,6537,6538,6539] CONDITIONAL_S
Y_MEAS 6537 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
IDLE 6538 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
DISCARD 6539 [(5,4)] 0 [] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
INJECT_T 6540 [(0,4)] D [] [] [] [] [] [] none
MERGE 6541 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6548,6549,6550,6551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6542 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6543 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6544 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6545 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6546 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6547 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6548 [(4,4),(5,4)] D [6541] [] [] [] [((4,4),(5,4))] [6548,6549,6550,6551] CONDITIONAL_S
Y_MEAS 6549 [(5,4)] HALF_D_PLUS_2 [6541] [] [] [] [] [6548,6549,6550,6551] CONDITIONAL_S
IDLE 6550 [(4,4)] HALF_D_PLUS_2 [6541] [] [] [] [] [6548,6549,6550,6551] CONDITIONAL_S
DISCARD 6551 [(5,4)] 0 [6541] [] [] [] [] [6548,6549,6550,6551] CONDITIONAL_S
INJECT_T 6552 [(0,4)] D [] [] [] [] [] [] none
MERGE 6553 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6560,6561,6562,6563] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6554 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6555 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6556 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6557 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6558 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6559 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6560 [(4,4),(5,4)] D [6553] [] [] [] [((4,4),(5,4))] [6560,6561,6562,6563] CONDITIONAL_S
Y_MEAS 6561 [(5,4)] HALF_D_PLUS_2 [6553] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
IDLE 6562 [(4,4)] HALF_D_PLUS_2 [6553] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
DISCARD 6563 [(5,4)] 0 [6553] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
MERGE 6564 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6564,6565,6566,6567] CONDITIONAL_S
Y_MEAS 6565 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6564,6565,6566,6567] CONDITIONAL_S
IDLE 6566 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6564,6565,6566,6567] CONDITIONAL_S
DISCARD 6567 [(5,4)] 0 [] [] [] [] [] [6564,6565,6566,6567] CONDITIONAL_S
INJECT_T 6568 [(0,4)] D [] [] [] [] [] [] none
MERGE 6569 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6576,6577,6578,6579] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6570 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6571 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6572 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6573 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6574 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6575 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6576 [(4,4),(5,4)] D [6569] [] [] [] [((4,4),(5,4))] [6576,6577,6578,6579] CONDITIONAL_S
Y_MEAS 6577 [(5,4)] HALF_D_PLUS_2 [6569] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
IDLE 6578 [(4,4)] HALF_D_PLUS_2 [6569] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
DISCARD 6579 [(5,4)] 0 [6569] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
MERGE 6580 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6580,6581,6582,6583] CONDITIONAL_S
Y_MEAS 6581 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6580,6581,6582,6583] CONDITIONAL_S
IDLE 6582 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6580,6581,6582,6583] CONDITIONAL_S
DISCARD 6583 [(5,4)] 0 [] [] [] [] [] [6580,6581,6582,6583] CONDITIONAL_S
INJECT_T 6584 [(0,4)] D [] [] [] [] [] [] none
MERGE 6585 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6592,6593,6594,6595] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6586 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6587 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6588 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6589 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6590 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6591 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6592 [(4,4),(5,4)] D [6585] [] [] [] [((4,4),(5,4))] [6592,6593,6594,6595] CONDITIONAL_S
Y_MEAS 6593 [(5,4)] HALF_D_PLUS_2 [6585] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
IDLE 6594 [(4,4)] HALF_D_PLUS_2 [6585] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
DISCARD 6595 [(5,4)] 0 [6585] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
INJECT_T 6596 [(0,4)] D [] [] [] [] [] [] none
MERGE 6597 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6604,6605,6606,6607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6598 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6599 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6600 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6601 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6602 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6603 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6604 [(4,4),(5,4)] D [6597] [] [] [] [((4,4),(5,4))] [6604,6605,6606,6607] CONDITIONAL_S
Y_MEAS 6605 [(5,4)] HALF_D_PLUS_2 [6597] [] [] [] [] [6604,6605,6606,6607] CONDITIONAL_S
IDLE 6606 [(4,4)] HALF_D_PLUS_2 [6597] [] [] [] [] [6604,6605,6606,6607] CONDITIONAL_S
DISCARD 6607 [(5,4)] 0 [6597] [] [] [] [] [6604,6605,6606,6607] CONDITIONAL_S
INJECT_T 6608 [(0,4)] D [] [] [] [] [] [] none
MERGE 6609 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6616,6617,6618,6619] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6610 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6611 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6612 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6613 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6614 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6615 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6616 [(4,4),(5,4)] D [6609] [] [] [] [((4,4),(5,4))] [6616,6617,6618,6619] CONDITIONAL_S
Y_MEAS 6617 [(5,4)] HALF_D_PLUS_2 [6609] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
IDLE 6618 [(4,4)] HALF_D_PLUS_2 [6609] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
DISCARD 6619 [(5,4)] 0 [6609] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
MERGE 6620 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6620,6621,6622,6623] CONDITIONAL_S
Y_MEAS 6621 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6620,6621,6622,6623] CONDITIONAL_S
IDLE 6622 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6620,6621,6622,6623] CONDITIONAL_S
DISCARD 6623 [(5,4)] 0 [] [] [] [] [] [6620,6621,6622,6623] CONDITIONAL_S
INJECT_T 6624 [(0,4)] D [] [] [] [] [] [] none
MERGE 6625 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6632,6633,6634,6635] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6626 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6627 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6628 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6629 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6630 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6631 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6632 [(4,4),(5,4)] D [6625] [] [] [] [((4,4),(5,4))] [6632,6633,6634,6635] CONDITIONAL_S
Y_MEAS 6633 [(5,4)] HALF_D_PLUS_2 [6625] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
IDLE 6634 [(4,4)] HALF_D_PLUS_2 [6625] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
DISCARD 6635 [(5,4)] 0 [6625] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
INJECT_T 6636 [(0,4)] D [] [] [] [] [] [] none
MERGE 6637 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6644,6645,6646,6647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6638 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6639 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6640 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6641 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6642 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6643 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6644 [(4,4),(5,4)] D [6637] [] [] [] [((4,4),(5,4))] [6644,6645,6646,6647] CONDITIONAL_S
Y_MEAS 6645 [(5,4)] HALF_D_PLUS_2 [6637] [] [] [] [] [6644,6645,6646,6647] CONDITIONAL_S
IDLE 6646 [(4,4)] HALF_D_PLUS_2 [6637] [] [] [] [] [6644,6645,6646,6647] CONDITIONAL_S
DISCARD 6647 [(5,4)] 0 [6637] [] [] [] [] [6644,6645,6646,6647] CONDITIONAL_S
MERGE 6648 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6648,6649,6650,6651] CONDITIONAL_S
Y_MEAS 6649 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
IDLE 6650 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
DISCARD 6651 [(5,4)] 0 [] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
INJECT_T 6652 [(0,4)] D [] [] [] [] [] [] none
MERGE 6653 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6660,6661,6662,6663] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6654 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6655 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6656 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6657 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6658 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6659 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6660 [(4,4),(5,4)] D [6653] [] [] [] [((4,4),(5,4))] [6660,6661,6662,6663] CONDITIONAL_S
Y_MEAS 6661 [(5,4)] HALF_D_PLUS_2 [6653] [] [] [] [] [6660,6661,6662,6663] CONDITIONAL_S
IDLE 6662 [(4,4)] HALF_D_PLUS_2 [6653] [] [] [] [] [6660,6661,6662,6663] CONDITIONAL_S
DISCARD 6663 [(5,4)] 0 [6653] [] [] [] [] [6660,6661,6662,6663] CONDITIONAL_S
INJECT_T 6664 [(0,4)] D [] [] [] [] [] [] none
MERGE 6665 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6672,6673,6674,6675] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6666 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6667 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6668 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6669 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6670 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6671 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6672 [(4,4),(5,4)] D [6665] [] [] [] [((4,4),(5,4))] [6672,6673,6674,6675] CONDITIONAL_S
Y_MEAS 6673 [(5,4)] HALF_D_PLUS_2 [6665] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
IDLE 6674 [(4,4)] HALF_D_PLUS_2 [6665] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
DISCARD 6675 [(5,4)] 0 [6665] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
INJECT_T 6676 [(0,4)] D [] [] [] [] [] [] none
MERGE 6677 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6684,6685,6686,6687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6678 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6679 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6680 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6681 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6682 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6683 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6684 [(4,4),(5,4)] D [6677] [] [] [] [((4,4),(5,4))] [6684,6685,6686,6687] CONDITIONAL_S
Y_MEAS 6685 [(5,4)] HALF_D_PLUS_2 [6677] [] [] [] [] [6684,6685,6686,6687] CONDITIONAL_S
IDLE 6686 [(4,4)] HALF_D_PLUS_2 [6677] [] [] [] [] [6684,6685,6686,6687] CONDITIONAL_S
DISCARD 6687 [(5,4)] 0 [6677] [] [] [] [] [6684,6685,6686,6687] CONDITIONAL_S
MERGE 6688 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6688,6689,6690,6691] CONDITIONAL_S
Y_MEAS 6689 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
IDLE 6690 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
DISCARD 6691 [(5,4)] 0 [] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
INJECT_T 6692 [(0,4)] D [] [] [] [] [] [] none
MERGE 6693 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6700,6701,6702,6703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6694 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6695 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6696 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6697 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6698 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6699 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6700 [(4,4),(5,4)] D [6693] [] [] [] [((4,4),(5,4))] [6700,6701,6702,6703] CONDITIONAL_S
Y_MEAS 6701 [(5,4)] HALF_D_PLUS_2 [6693] [] [] [] [] [6700,6701,6702,6703] CONDITIONAL_S
IDLE 6702 [(4,4)] HALF_D_PLUS_2 [6693] [] [] [] [] [6700,6701,6702,6703] CONDITIONAL_S
DISCARD 6703 [(5,4)] 0 [6693] [] [] [] [] [6700,6701,6702,6703] CONDITIONAL_S
MERGE 6704 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6704,6705,6706,6707] CONDITIONAL_S
Y_MEAS 6705 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
IDLE 6706 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
DISCARD 6707 [(5,4)] 0 [] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
INJECT_T 6708 [(0,4)] D [] [] [] [] [] [] none
MERGE 6709 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6716,6717,6718,6719] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6710 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6711 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6712 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6713 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6714 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6715 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6716 [(4,4),(5,4)] D [6709] [] [] [] [((4,4),(5,4))] [6716,6717,6718,6719] CONDITIONAL_S
Y_MEAS 6717 [(5,4)] HALF_D_PLUS_2 [6709] [] [] [] [] [6716,6717,6718,6719] CONDITIONAL_S
IDLE 6718 [(4,4)] HALF_D_PLUS_2 [6709] [] [] [] [] [6716,6717,6718,6719] CONDITIONAL_S
DISCARD 6719 [(5,4)] 0 [6709] [] [] [] [] [6716,6717,6718,6719] CONDITIONAL_S
INJECT_T 6720 [(0,4)] D [] [] [] [] [] [] none
MERGE 6721 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6728,6729,6730,6731] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6722 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6723 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6724 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6725 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6726 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6727 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6728 [(4,4),(5,4)] D [6721] [] [] [] [((4,4),(5,4))] [6728,6729,6730,6731] CONDITIONAL_S
Y_MEAS 6729 [(5,4)] HALF_D_PLUS_2 [6721] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
IDLE 6730 [(4,4)] HALF_D_PLUS_2 [6721] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
DISCARD 6731 [(5,4)] 0 [6721] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
MERGE 6732 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6732,6733,6734,6735] CONDITIONAL_S
Y_MEAS 6733 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6732,6733,6734,6735] CONDITIONAL_S
IDLE 6734 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6732,6733,6734,6735] CONDITIONAL_S
DISCARD 6735 [(5,4)] 0 [] [] [] [] [] [6732,6733,6734,6735] CONDITIONAL_S
INJECT_T 6736 [(0,4)] D [] [] [] [] [] [] none
MERGE 6737 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6744,6745,6746,6747] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6738 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6739 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6740 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6741 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6742 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6743 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6744 [(4,4),(5,4)] D [6737] [] [] [] [((4,4),(5,4))] [6744,6745,6746,6747] CONDITIONAL_S
Y_MEAS 6745 [(5,4)] HALF_D_PLUS_2 [6737] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
IDLE 6746 [(4,4)] HALF_D_PLUS_2 [6737] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
DISCARD 6747 [(5,4)] 0 [6737] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
MERGE 6748 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6748,6749,6750,6751] CONDITIONAL_S
Y_MEAS 6749 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6748,6749,6750,6751] CONDITIONAL_S
IDLE 6750 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6748,6749,6750,6751] CONDITIONAL_S
DISCARD 6751 [(5,4)] 0 [] [] [] [] [] [6748,6749,6750,6751] CONDITIONAL_S
INJECT_T 6752 [(0,4)] D [] [] [] [] [] [] none
MERGE 6753 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6760,6761,6762,6763] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6754 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6755 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6756 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6757 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6758 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6759 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6760 [(4,4),(5,4)] D [6753] [] [] [] [((4,4),(5,4))] [6760,6761,6762,6763] CONDITIONAL_S
Y_MEAS 6761 [(5,4)] HALF_D_PLUS_2 [6753] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
IDLE 6762 [(4,4)] HALF_D_PLUS_2 [6753] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
DISCARD 6763 [(5,4)] 0 [6753] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
INJECT_T 6764 [(0,4)] D [] [] [] [] [] [] none
MERGE 6765 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6772,6773,6774,6775] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6766 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6767 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6768 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6769 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6770 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6771 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6772 [(4,4),(5,4)] D [6765] [] [] [] [((4,4),(5,4))] [6772,6773,6774,6775] CONDITIONAL_S
Y_MEAS 6773 [(5,4)] HALF_D_PLUS_2 [6765] [] [] [] [] [6772,6773,6774,6775] CONDITIONAL_S
IDLE 6774 [(4,4)] HALF_D_PLUS_2 [6765] [] [] [] [] [6772,6773,6774,6775] CONDITIONAL_S
DISCARD 6775 [(5,4)] 0 [6765] [] [] [] [] [6772,6773,6774,6775] CONDITIONAL_S
INJECT_T 6776 [(0,4)] D [] [] [] [] [] [] none
MERGE 6777 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6784,6785,6786,6787] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6778 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6779 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6780 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6781 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6782 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6783 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6784 [(4,4),(5,4)] D [6777] [] [] [] [((4,4),(5,4))] [6784,6785,6786,6787] CONDITIONAL_S
Y_MEAS 6785 [(5,4)] HALF_D_PLUS_2 [6777] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
IDLE 6786 [(4,4)] HALF_D_PLUS_2 [6777] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
DISCARD 6787 [(5,4)] 0 [6777] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
INJECT_T 6788 [(0,4)] D [] [] [] [] [] [] none
MERGE 6789 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6796,6797,6798,6799] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6790 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6791 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6792 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6793 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6794 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6795 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6796 [(4,4),(5,4)] D [6789] [] [] [] [((4,4),(5,4))] [6796,6797,6798,6799] CONDITIONAL_S
Y_MEAS 6797 [(5,4)] HALF_D_PLUS_2 [6789] [] [] [] [] [6796,6797,6798,6799] CONDITIONAL_S
IDLE 6798 [(4,4)] HALF_D_PLUS_2 [6789] [] [] [] [] [6796,6797,6798,6799] CONDITIONAL_S
DISCARD 6799 [(5,4)] 0 [6789] [] [] [] [] [6796,6797,6798,6799] CONDITIONAL_S
MERGE 6800 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6800,6801,6802,6803] CONDITIONAL_S
Y_MEAS 6801 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
IDLE 6802 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
DISCARD 6803 [(5,4)] 0 [] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
INJECT_T 6804 [(0,4)] D [] [] [] [] [] [] none
MERGE 6805 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6812,6813,6814,6815] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6806 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6807 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6808 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6809 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6810 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6811 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6812 [(4,4),(5,4)] D [6805] [] [] [] [((4,4),(5,4))] [6812,6813,6814,6815] CONDITIONAL_S
Y_MEAS 6813 [(5,4)] HALF_D_PLUS_2 [6805] [] [] [] [] [6812,6813,6814,6815] CONDITIONAL_S
IDLE 6814 [(4,4)] HALF_D_PLUS_2 [6805] [] [] [] [] [6812,6813,6814,6815] CONDITIONAL_S
DISCARD 6815 [(5,4)] 0 [6805] [] [] [] [] [6812,6813,6814,6815] CONDITIONAL_S
INJECT_T 6816 [(0,4)] D [] [] [] [] [] [] none
MERGE 6817 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6824,6825,6826,6827] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6818 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6819 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6820 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6821 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6822 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6823 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6824 [(4,4),(5,4)] D [6817] [] [] [] [((4,4),(5,4))] [6824,6825,6826,6827] CONDITIONAL_S
Y_MEAS 6825 [(5,4)] HALF_D_PLUS_2 [6817] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6826 [(4,4)] HALF_D_PLUS_2 [6817] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
DISCARD 6827 [(5,4)] 0 [6817] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
MERGE 6828 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6828,6829,6830,6831] CONDITIONAL_S
Y_MEAS 6829 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6828,6829,6830,6831] CONDITIONAL_S
IDLE 6830 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6828,6829,6830,6831] CONDITIONAL_S
DISCARD 6831 [(5,4)] 0 [] [] [] [] [] [6828,6829,6830,6831] CONDITIONAL_S
INJECT_T 6832 [(0,4)] D [] [] [] [] [] [] none
MERGE 6833 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6840,6841,6842,6843] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6834 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6835 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6836 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6837 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6838 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6839 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6840 [(4,4),(5,4)] D [6833] [] [] [] [((4,4),(5,4))] [6840,6841,6842,6843] CONDITIONAL_S
Y_MEAS 6841 [(5,4)] HALF_D_PLUS_2 [6833] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6842 [(4,4)] HALF_D_PLUS_2 [6833] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
DISCARD 6843 [(5,4)] 0 [6833] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
MERGE 6844 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6844,6845,6846,6847] CONDITIONAL_S
Y_MEAS 6845 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6844,6845,6846,6847] CONDITIONAL_S
IDLE 6846 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6844,6845,6846,6847] CONDITIONAL_S
DISCARD 6847 [(5,4)] 0 [] [] [] [] [] [6844,6845,6846,6847] CONDITIONAL_S
INJECT_T 6848 [(0,4)] D [] [] [] [] [] [] none
MERGE 6849 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6856,6857,6858,6859] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6850 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6851 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6852 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6853 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6854 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6855 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6856 [(4,4),(5,4)] D [6849] [] [] [] [((4,4),(5,4))] [6856,6857,6858,6859] CONDITIONAL_S
Y_MEAS 6857 [(5,4)] HALF_D_PLUS_2 [6849] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
IDLE 6858 [(4,4)] HALF_D_PLUS_2 [6849] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
DISCARD 6859 [(5,4)] 0 [6849] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
MERGE 6860 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6860,6861,6862,6863] CONDITIONAL_S
Y_MEAS 6861 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6860,6861,6862,6863] CONDITIONAL_S
IDLE 6862 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6860,6861,6862,6863] CONDITIONAL_S
DISCARD 6863 [(5,4)] 0 [] [] [] [] [] [6860,6861,6862,6863] CONDITIONAL_S
INJECT_T 6864 [(0,4)] D [] [] [] [] [] [] none
MERGE 6865 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6872,6873,6874,6875] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6866 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6867 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6868 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6869 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6870 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6871 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6872 [(4,4),(5,4)] D [6865] [] [] [] [((4,4),(5,4))] [6872,6873,6874,6875] CONDITIONAL_S
Y_MEAS 6873 [(5,4)] HALF_D_PLUS_2 [6865] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
IDLE 6874 [(4,4)] HALF_D_PLUS_2 [6865] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
DISCARD 6875 [(5,4)] 0 [6865] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
INJECT_T 6876 [(0,4)] D [] [] [] [] [] [] none
MERGE 6877 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6884,6885,6886,6887] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6878 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6879 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6880 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6881 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6882 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6883 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6884 [(4,4),(5,4)] D [6877] [] [] [] [((4,4),(5,4))] [6884,6885,6886,6887] CONDITIONAL_S
Y_MEAS 6885 [(5,4)] HALF_D_PLUS_2 [6877] [] [] [] [] [6884,6885,6886,6887] CONDITIONAL_S
IDLE 6886 [(4,4)] HALF_D_PLUS_2 [6877] [] [] [] [] [6884,6885,6886,6887] CONDITIONAL_S
DISCARD 6887 [(5,4)] 0 [6877] [] [] [] [] [6884,6885,6886,6887] CONDITIONAL_S
MERGE 6888 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6888,6889,6890,6891] CONDITIONAL_S
Y_MEAS 6889 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6890 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
DISCARD 6891 [(5,4)] 0 [] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
INJECT_T 6892 [(0,4)] D [] [] [] [] [] [] none
MERGE 6893 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6900,6901,6902,6903] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6894 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6895 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6896 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6897 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6898 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6899 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6900 [(4,4),(5,4)] D [6893] [] [] [] [((4,4),(5,4))] [6900,6901,6902,6903] CONDITIONAL_S
Y_MEAS 6901 [(5,4)] HALF_D_PLUS_2 [6893] [] [] [] [] [6900,6901,6902,6903] CONDITIONAL_S
IDLE 6902 [(4,4)] HALF_D_PLUS_2 [6893] [] [] [] [] [6900,6901,6902,6903] CONDITIONAL_S
DISCARD 6903 [(5,4)] 0 [6893] [] [] [] [] [6900,6901,6902,6903] CONDITIONAL_S
INJECT_T 6904 [(0,4)] D [] [] [] [] [] [] none
MERGE 6905 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6912,6913,6914,6915] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6906 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6907 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6908 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6909 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6910 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6911 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6912 [(4,4),(5,4)] D [6905] [] [] [] [((4,4),(5,4))] [6912,6913,6914,6915] CONDITIONAL_S
Y_MEAS 6913 [(5,4)] HALF_D_PLUS_2 [6905] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
IDLE 6914 [(4,4)] HALF_D_PLUS_2 [6905] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
DISCARD 6915 [(5,4)] 0 [6905] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
INJECT_T 6916 [(0,4)] D [] [] [] [] [] [] none
MERGE 6917 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6924,6925,6926,6927] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6918 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6919 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6920 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6921 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6922 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6923 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6924 [(4,4),(5,4)] D [6917] [] [] [] [((4,4),(5,4))] [6924,6925,6926,6927] CONDITIONAL_S
Y_MEAS 6925 [(5,4)] HALF_D_PLUS_2 [6917] [] [] [] [] [6924,6925,6926,6927] CONDITIONAL_S
IDLE 6926 [(4,4)] HALF_D_PLUS_2 [6917] [] [] [] [] [6924,6925,6926,6927] CONDITIONAL_S
DISCARD 6927 [(5,4)] 0 [6917] [] [] [] [] [6924,6925,6926,6927] CONDITIONAL_S
INJECT_T 6928 [(0,4)] D [] [] [] [] [] [] none
MERGE 6929 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6936,6937,6938,6939] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6930 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6931 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6932 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6933 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6934 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6935 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6936 [(4,4),(5,4)] D [6929] [] [] [] [((4,4),(5,4))] [6936,6937,6938,6939] CONDITIONAL_S
Y_MEAS 6937 [(5,4)] HALF_D_PLUS_2 [6929] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6938 [(4,4)] HALF_D_PLUS_2 [6929] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
DISCARD 6939 [(5,4)] 0 [6929] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
MERGE 6940 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6940,6941,6942,6943] CONDITIONAL_S
Y_MEAS 6941 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6940,6941,6942,6943] CONDITIONAL_S
IDLE 6942 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6940,6941,6942,6943] CONDITIONAL_S
DISCARD 6943 [(5,4)] 0 [] [] [] [] [] [6940,6941,6942,6943] CONDITIONAL_S
INJECT_T 6944 [(0,4)] D [] [] [] [] [] [] none
MERGE 6945 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6952,6953,6954,6955] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6946 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6947 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6948 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6949 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6950 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6951 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6952 [(4,4),(5,4)] D [6945] [] [] [] [((4,4),(5,4))] [6952,6953,6954,6955] CONDITIONAL_S
Y_MEAS 6953 [(5,4)] HALF_D_PLUS_2 [6945] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6954 [(4,4)] HALF_D_PLUS_2 [6945] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
DISCARD 6955 [(5,4)] 0 [6945] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
MERGE 6956 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6956,6957,6958,6959] CONDITIONAL_S
Y_MEAS 6957 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6956,6957,6958,6959] CONDITIONAL_S
IDLE 6958 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6956,6957,6958,6959] CONDITIONAL_S
DISCARD 6959 [(5,4)] 0 [] [] [] [] [] [6956,6957,6958,6959] CONDITIONAL_S
INJECT_T 6960 [(0,4)] D [] [] [] [] [] [] none
MERGE 6961 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6968,6969,6970,6971] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6962 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6963 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6964 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6965 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6966 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6967 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6968 [(4,4),(5,4)] D [6961] [] [] [] [((4,4),(5,4))] [6968,6969,6970,6971] CONDITIONAL_S
Y_MEAS 6969 [(5,4)] HALF_D_PLUS_2 [6961] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
IDLE 6970 [(4,4)] HALF_D_PLUS_2 [6961] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
DISCARD 6971 [(5,4)] 0 [6961] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
MERGE 6972 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6972,6973,6974,6975] CONDITIONAL_S
Y_MEAS 6973 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6972,6973,6974,6975] CONDITIONAL_S
IDLE 6974 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6972,6973,6974,6975] CONDITIONAL_S
DISCARD 6975 [(5,4)] 0 [] [] [] [] [] [6972,6973,6974,6975] CONDITIONAL_S
INJECT_T 6976 [(0,4)] D [] [] [] [] [] [] none
MERGE 6977 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6984,6985,6986,6987] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6978 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6979 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6980 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6981 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6982 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6983 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6984 [(4,4),(5,4)] D [6977] [] [] [] [((4,4),(5,4))] [6984,6985,6986,6987] CONDITIONAL_S
Y_MEAS 6985 [(5,4)] HALF_D_PLUS_2 [6977] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
IDLE 6986 [(4,4)] HALF_D_PLUS_2 [6977] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
DISCARD 6987 [(5,4)] 0 [6977] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
MERGE 6988 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6988,6989,6990,6991] CONDITIONAL_S
Y_MEAS 6989 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6988,6989,6990,6991] CONDITIONAL_S
IDLE 6990 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6988,6989,6990,6991] CONDITIONAL_S
DISCARD 6991 [(5,4)] 0 [] [] [] [] [] [6988,6989,6990,6991] CONDITIONAL_S
INJECT_T 6992 [(0,4)] D [] [] [] [] [] [] none
MERGE 6993 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7000,7001,7002,7003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6994 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6995 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6996 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6997 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6998 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6999 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7000 [(4,4),(5,4)] D [6993] [] [] [] [((4,4),(5,4))] [7000,7001,7002,7003] CONDITIONAL_S
Y_MEAS 7001 [(5,4)] HALF_D_PLUS_2 [6993] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
IDLE 7002 [(4,4)] HALF_D_PLUS_2 [6993] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
DISCARD 7003 [(5,4)] 0 [6993] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
INJECT_T 7004 [(0,4)] D [] [] [] [] [] [] none
MERGE 7005 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7012,7013,7014,7015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7006 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7007 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7008 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7009 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7010 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7011 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7012 [(4,4),(5,4)] D [7005] [] [] [] [((4,4),(5,4))] [7012,7013,7014,7015] CONDITIONAL_S
Y_MEAS 7013 [(5,4)] HALF_D_PLUS_2 [7005] [] [] [] [] [7012,7013,7014,7015] CONDITIONAL_S
IDLE 7014 [(4,4)] HALF_D_PLUS_2 [7005] [] [] [] [] [7012,7013,7014,7015] CONDITIONAL_S
DISCARD 7015 [(5,4)] 0 [7005] [] [] [] [] [7012,7013,7014,7015] CONDITIONAL_S
INJECT_T 7016 [(0,4)] D [] [] [] [] [] [] none
MERGE 7017 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7024,7025,7026,7027] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7018 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7019 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7020 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7021 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7022 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7023 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7024 [(4,4),(5,4)] D [7017] [] [] [] [((4,4),(5,4))] [7024,7025,7026,7027] CONDITIONAL_S
Y_MEAS 7025 [(5,4)] HALF_D_PLUS_2 [7017] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
IDLE 7026 [(4,4)] HALF_D_PLUS_2 [7017] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
DISCARD 7027 [(5,4)] 0 [7017] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
INJECT_T 7028 [(0,4)] D [] [] [] [] [] [] none
MERGE 7029 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7036,7037,7038,7039] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7030 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7031 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7032 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7033 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7034 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7035 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7036 [(4,4),(5,4)] D [7029] [] [] [] [((4,4),(5,4))] [7036,7037,7038,7039] CONDITIONAL_S
Y_MEAS 7037 [(5,4)] HALF_D_PLUS_2 [7029] [] [] [] [] [7036,7037,7038,7039] CONDITIONAL_S
IDLE 7038 [(4,4)] HALF_D_PLUS_2 [7029] [] [] [] [] [7036,7037,7038,7039] CONDITIONAL_S
DISCARD 7039 [(5,4)] 0 [7029] [] [] [] [] [7036,7037,7038,7039] CONDITIONAL_S
MERGE 7040 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7040,7041,7042,7043] CONDITIONAL_S
Y_MEAS 7041 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
IDLE 7042 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
DISCARD 7043 [(5,4)] 0 [] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
INJECT_T 7044 [(0,4)] D [] [] [] [] [] [] none
MERGE 7045 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7052,7053,7054,7055] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7046 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7047 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7048 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7049 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7050 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7051 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7052 [(4,4),(5,4)] D [7045] [] [] [] [((4,4),(5,4))] [7052,7053,7054,7055] CONDITIONAL_S
Y_MEAS 7053 [(5,4)] HALF_D_PLUS_2 [7045] [] [] [] [] [7052,7053,7054,7055] CONDITIONAL_S
IDLE 7054 [(4,4)] HALF_D_PLUS_2 [7045] [] [] [] [] [7052,7053,7054,7055] CONDITIONAL_S
DISCARD 7055 [(5,4)] 0 [7045] [] [] [] [] [7052,7053,7054,7055] CONDITIONAL_S
INJECT_T 7056 [(0,4)] D [] [] [] [] [] [] none
MERGE 7057 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7064,7065,7066,7067] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7058 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7059 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7060 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7061 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7062 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7063 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7064 [(4,4),(5,4)] D [7057] [] [] [] [((4,4),(5,4))] [7064,7065,7066,7067] CONDITIONAL_S
Y_MEAS 7065 [(5,4)] HALF_D_PLUS_2 [7057] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
IDLE 7066 [(4,4)] HALF_D_PLUS_2 [7057] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
DISCARD 7067 [(5,4)] 0 [7057] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
INJECT_T 7068 [(0,4)] D [] [] [] [] [] [] none
MERGE 7069 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7076,7077,7078,7079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7070 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7071 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7072 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7073 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7074 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7075 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7076 [(4,4),(5,4)] D [7069] [] [] [] [((4,4),(5,4))] [7076,7077,7078,7079] CONDITIONAL_S
Y_MEAS 7077 [(5,4)] HALF_D_PLUS_2 [7069] [] [] [] [] [7076,7077,7078,7079] CONDITIONAL_S
IDLE 7078 [(4,4)] HALF_D_PLUS_2 [7069] [] [] [] [] [7076,7077,7078,7079] CONDITIONAL_S
DISCARD 7079 [(5,4)] 0 [7069] [] [] [] [] [7076,7077,7078,7079] CONDITIONAL_S
MERGE 7080 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7080,7081,7082,7083] CONDITIONAL_S
Y_MEAS 7081 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
IDLE 7082 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
DISCARD 7083 [(5,4)] 0 [] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
INJECT_T 7084 [(0,4)] D [] [] [] [] [] [] none
MERGE 7085 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7092,7093,7094,7095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7086 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7087 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7088 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7089 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7090 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7091 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7092 [(4,4),(5,4)] D [7085] [] [] [] [((4,4),(5,4))] [7092,7093,7094,7095] CONDITIONAL_S
Y_MEAS 7093 [(5,4)] HALF_D_PLUS_2 [7085] [] [] [] [] [7092,7093,7094,7095] CONDITIONAL_S
IDLE 7094 [(4,4)] HALF_D_PLUS_2 [7085] [] [] [] [] [7092,7093,7094,7095] CONDITIONAL_S
DISCARD 7095 [(5,4)] 0 [7085] [] [] [] [] [7092,7093,7094,7095] CONDITIONAL_S
MERGE 7096 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7096,7097,7098,7099] CONDITIONAL_S
Y_MEAS 7097 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
IDLE 7098 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
DISCARD 7099 [(5,4)] 0 [] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
INJECT_T 7100 [(0,4)] D [] [] [] [] [] [] none
MERGE 7101 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7108,7109,7110,7111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7102 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7103 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7104 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7105 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7106 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7107 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7108 [(4,4),(5,4)] D [7101] [] [] [] [((4,4),(5,4))] [7108,7109,7110,7111] CONDITIONAL_S
Y_MEAS 7109 [(5,4)] HALF_D_PLUS_2 [7101] [] [] [] [] [7108,7109,7110,7111] CONDITIONAL_S
IDLE 7110 [(4,4)] HALF_D_PLUS_2 [7101] [] [] [] [] [7108,7109,7110,7111] CONDITIONAL_S
DISCARD 7111 [(5,4)] 0 [7101] [] [] [] [] [7108,7109,7110,7111] CONDITIONAL_S
INJECT_T 7112 [(0,4)] D [] [] [] [] [] [] none
MERGE 7113 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7120,7121,7122,7123] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7114 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7115 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7116 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7117 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7118 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7119 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7120 [(4,4),(5,4)] D [7113] [] [] [] [((4,4),(5,4))] [7120,7121,7122,7123] CONDITIONAL_S
Y_MEAS 7121 [(5,4)] HALF_D_PLUS_2 [7113] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
IDLE 7122 [(4,4)] HALF_D_PLUS_2 [7113] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
DISCARD 7123 [(5,4)] 0 [7113] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
INJECT_T 7124 [(0,4)] D [] [] [] [] [] [] none
MERGE 7125 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7132,7133,7134,7135] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7126 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7127 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7128 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7129 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7130 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7131 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7132 [(4,4),(5,4)] D [7125] [] [] [] [((4,4),(5,4))] [7132,7133,7134,7135] CONDITIONAL_S
Y_MEAS 7133 [(5,4)] HALF_D_PLUS_2 [7125] [] [] [] [] [7132,7133,7134,7135] CONDITIONAL_S
IDLE 7134 [(4,4)] HALF_D_PLUS_2 [7125] [] [] [] [] [7132,7133,7134,7135] CONDITIONAL_S
DISCARD 7135 [(5,4)] 0 [7125] [] [] [] [] [7132,7133,7134,7135] CONDITIONAL_S
MERGE 7136 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7136,7137,7138,7139] CONDITIONAL_S
Y_MEAS 7137 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
IDLE 7138 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
DISCARD 7139 [(5,4)] 0 [] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
INJECT_T 7140 [(0,4)] D [] [] [] [] [] [] none
MERGE 7141 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7148,7149,7150,7151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7142 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7143 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7144 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7145 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7146 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7147 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7148 [(4,4),(5,4)] D [7141] [] [] [] [((4,4),(5,4))] [7148,7149,7150,7151] CONDITIONAL_S
Y_MEAS 7149 [(5,4)] HALF_D_PLUS_2 [7141] [] [] [] [] [7148,7149,7150,7151] CONDITIONAL_S
IDLE 7150 [(4,4)] HALF_D_PLUS_2 [7141] [] [] [] [] [7148,7149,7150,7151] CONDITIONAL_S
DISCARD 7151 [(5,4)] 0 [7141] [] [] [] [] [7148,7149,7150,7151] CONDITIONAL_S
MERGE 7152 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7152,7153,7154,7155] CONDITIONAL_S
Y_MEAS 7153 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
IDLE 7154 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
DISCARD 7155 [(5,4)] 0 [] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
INJECT_T 7156 [(0,4)] D [] [] [] [] [] [] none
MERGE 7157 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7164,7165,7166,7167] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7158 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7159 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7160 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7161 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7162 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7163 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7164 [(4,4),(5,4)] D [7157] [] [] [] [((4,4),(5,4))] [7164,7165,7166,7167] CONDITIONAL_S
Y_MEAS 7165 [(5,4)] HALF_D_PLUS_2 [7157] [] [] [] [] [7164,7165,7166,7167] CONDITIONAL_S
IDLE 7166 [(4,4)] HALF_D_PLUS_2 [7157] [] [] [] [] [7164,7165,7166,7167] CONDITIONAL_S
DISCARD 7167 [(5,4)] 0 [7157] [] [] [] [] [7164,7165,7166,7167] CONDITIONAL_S
INJECT_T 7168 [(0,4)] D [] [] [] [] [] [] none
MERGE 7169 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7176,7177,7178,7179] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7170 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7171 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7172 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7173 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7174 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7175 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7176 [(4,4),(5,4)] D [7169] [] [] [] [((4,4),(5,4))] [7176,7177,7178,7179] CONDITIONAL_S
Y_MEAS 7177 [(5,4)] HALF_D_PLUS_2 [7169] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
IDLE 7178 [(4,4)] HALF_D_PLUS_2 [7169] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
DISCARD 7179 [(5,4)] 0 [7169] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
MERGE 7180 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7180,7181,7182,7183] CONDITIONAL_S
Y_MEAS 7181 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7180,7181,7182,7183] CONDITIONAL_S
IDLE 7182 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7180,7181,7182,7183] CONDITIONAL_S
DISCARD 7183 [(5,4)] 0 [] [] [] [] [] [7180,7181,7182,7183] CONDITIONAL_S
INJECT_T 7184 [(0,4)] D [] [] [] [] [] [] none
MERGE 7185 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7192,7193,7194,7195] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7186 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7187 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7188 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7189 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7190 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7191 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7192 [(4,4),(5,4)] D [7185] [] [] [] [((4,4),(5,4))] [7192,7193,7194,7195] CONDITIONAL_S
Y_MEAS 7193 [(5,4)] HALF_D_PLUS_2 [7185] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
IDLE 7194 [(4,4)] HALF_D_PLUS_2 [7185] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
DISCARD 7195 [(5,4)] 0 [7185] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
INJECT_T 7196 [(0,4)] D [] [] [] [] [] [] none
MERGE 7197 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7204,7205,7206,7207] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7198 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7199 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7200 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7201 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7202 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7203 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7204 [(4,4),(5,4)] D [7197] [] [] [] [((4,4),(5,4))] [7204,7205,7206,7207] CONDITIONAL_S
Y_MEAS 7205 [(5,4)] HALF_D_PLUS_2 [7197] [] [] [] [] [7204,7205,7206,7207] CONDITIONAL_S
IDLE 7206 [(4,4)] HALF_D_PLUS_2 [7197] [] [] [] [] [7204,7205,7206,7207] CONDITIONAL_S
DISCARD 7207 [(5,4)] 0 [7197] [] [] [] [] [7204,7205,7206,7207] CONDITIONAL_S
INJECT_T 7208 [(0,4)] D [] [] [] [] [] [] none
MERGE 7209 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7216,7217,7218,7219] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7210 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7211 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7212 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7213 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7214 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7215 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7216 [(4,4),(5,4)] D [7209] [] [] [] [((4,4),(5,4))] [7216,7217,7218,7219] CONDITIONAL_S
Y_MEAS 7217 [(5,4)] HALF_D_PLUS_2 [7209] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7218 [(4,4)] HALF_D_PLUS_2 [7209] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
DISCARD 7219 [(5,4)] 0 [7209] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
INJECT_T 7220 [(0,4)] D [] [] [] [] [] [] none
MERGE 7221 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7228,7229,7230,7231] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7222 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7223 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7224 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7225 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7226 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7227 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7228 [(4,4),(5,4)] D [7221] [] [] [] [((4,4),(5,4))] [7228,7229,7230,7231] CONDITIONAL_S
Y_MEAS 7229 [(5,4)] HALF_D_PLUS_2 [7221] [] [] [] [] [7228,7229,7230,7231] CONDITIONAL_S
IDLE 7230 [(4,4)] HALF_D_PLUS_2 [7221] [] [] [] [] [7228,7229,7230,7231] CONDITIONAL_S
DISCARD 7231 [(5,4)] 0 [7221] [] [] [] [] [7228,7229,7230,7231] CONDITIONAL_S
MERGE 7232 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7232,7233,7234,7235] CONDITIONAL_S
Y_MEAS 7233 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
IDLE 7234 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
DISCARD 7235 [(5,4)] 0 [] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
INJECT_T 7236 [(0,4)] D [] [] [] [] [] [] none
MERGE 7237 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7244,7245,7246,7247] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7238 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7239 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7240 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7241 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7242 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7243 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7244 [(4,4),(5,4)] D [7237] [] [] [] [((4,4),(5,4))] [7244,7245,7246,7247] CONDITIONAL_S
Y_MEAS 7245 [(5,4)] HALF_D_PLUS_2 [7237] [] [] [] [] [7244,7245,7246,7247] CONDITIONAL_S
IDLE 7246 [(4,4)] HALF_D_PLUS_2 [7237] [] [] [] [] [7244,7245,7246,7247] CONDITIONAL_S
DISCARD 7247 [(5,4)] 0 [7237] [] [] [] [] [7244,7245,7246,7247] CONDITIONAL_S
MERGE 7248 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7248,7249,7250,7251] CONDITIONAL_S
Y_MEAS 7249 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
IDLE 7250 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
DISCARD 7251 [(5,4)] 0 [] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
INJECT_T 7252 [(0,4)] D [] [] [] [] [] [] none
MERGE 7253 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7260,7261,7262,7263] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7254 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7255 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7256 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7257 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7258 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7259 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7260 [(4,4),(5,4)] D [7253] [] [] [] [((4,4),(5,4))] [7260,7261,7262,7263] CONDITIONAL_S
Y_MEAS 7261 [(5,4)] HALF_D_PLUS_2 [7253] [] [] [] [] [7260,7261,7262,7263] CONDITIONAL_S
IDLE 7262 [(4,4)] HALF_D_PLUS_2 [7253] [] [] [] [] [7260,7261,7262,7263] CONDITIONAL_S
DISCARD 7263 [(5,4)] 0 [7253] [] [] [] [] [7260,7261,7262,7263] CONDITIONAL_S
MERGE 7264 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7264,7265,7266,7267] CONDITIONAL_S
Y_MEAS 7265 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
IDLE 7266 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
DISCARD 7267 [(5,4)] 0 [] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
INJECT_T 7268 [(0,4)] D [] [] [] [] [] [] none
MERGE 7269 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7276,7277,7278,7279] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7270 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7271 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7272 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7273 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7274 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7275 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7276 [(4,4),(5,4)] D [7269] [] [] [] [((4,4),(5,4))] [7276,7277,7278,7279] CONDITIONAL_S
Y_MEAS 7277 [(5,4)] HALF_D_PLUS_2 [7269] [] [] [] [] [7276,7277,7278,7279] CONDITIONAL_S
IDLE 7278 [(4,4)] HALF_D_PLUS_2 [7269] [] [] [] [] [7276,7277,7278,7279] CONDITIONAL_S
DISCARD 7279 [(5,4)] 0 [7269] [] [] [] [] [7276,7277,7278,7279] CONDITIONAL_S
INJECT_T 7280 [(0,4)] D [] [] [] [] [] [] none
MERGE 7281 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7288,7289,7290,7291] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7282 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7283 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7284 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7285 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7286 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7287 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7288 [(4,4),(5,4)] D [7281] [] [] [] [((4,4),(5,4))] [7288,7289,7290,7291] CONDITIONAL_S
Y_MEAS 7289 [(5,4)] HALF_D_PLUS_2 [7281] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
IDLE 7290 [(4,4)] HALF_D_PLUS_2 [7281] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
DISCARD 7291 [(5,4)] 0 [7281] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
MERGE 7292 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7292,7293,7294,7295] CONDITIONAL_S
Y_MEAS 7293 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7292,7293,7294,7295] CONDITIONAL_S
IDLE 7294 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7292,7293,7294,7295] CONDITIONAL_S
DISCARD 7295 [(5,4)] 0 [] [] [] [] [] [7292,7293,7294,7295] CONDITIONAL_S
INJECT_T 7296 [(0,4)] D [] [] [] [] [] [] none
MERGE 7297 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7304,7305,7306,7307] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7298 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7299 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7300 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7301 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7302 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7303 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7304 [(4,4),(5,4)] D [7297] [] [] [] [((4,4),(5,4))] [7304,7305,7306,7307] CONDITIONAL_S
Y_MEAS 7305 [(5,4)] HALF_D_PLUS_2 [7297] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
IDLE 7306 [(4,4)] HALF_D_PLUS_2 [7297] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
DISCARD 7307 [(5,4)] 0 [7297] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
INJECT_T 7308 [(0,4)] D [] [] [] [] [] [] none
MERGE 7309 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7316,7317,7318,7319] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7311 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7312 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7313 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7314 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7315 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7316 [(4,4),(5,4)] D [7309] [] [] [] [((4,4),(5,4))] [7316,7317,7318,7319] CONDITIONAL_S
Y_MEAS 7317 [(5,4)] HALF_D_PLUS_2 [7309] [] [] [] [] [7316,7317,7318,7319] CONDITIONAL_S
IDLE 7318 [(4,4)] HALF_D_PLUS_2 [7309] [] [] [] [] [7316,7317,7318,7319] CONDITIONAL_S
DISCARD 7319 [(5,4)] 0 [7309] [] [] [] [] [7316,7317,7318,7319] CONDITIONAL_S
INJECT_T 7320 [(0,4)] D [] [] [] [] [] [] none
MERGE 7321 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7328,7329,7330,7331] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7322 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7323 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7324 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7325 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7326 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7327 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7328 [(4,4),(5,4)] D [7321] [] [] [] [((4,4),(5,4))] [7328,7329,7330,7331] CONDITIONAL_S
Y_MEAS 7329 [(5,4)] HALF_D_PLUS_2 [7321] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
IDLE 7330 [(4,4)] HALF_D_PLUS_2 [7321] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
DISCARD 7331 [(5,4)] 0 [7321] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
MERGE 7332 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7332,7333,7334,7335] CONDITIONAL_S
Y_MEAS 7333 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7332,7333,7334,7335] CONDITIONAL_S
IDLE 7334 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7332,7333,7334,7335] CONDITIONAL_S
DISCARD 7335 [(5,4)] 0 [] [] [] [] [] [7332,7333,7334,7335] CONDITIONAL_S
INJECT_T 7336 [(0,4)] D [] [] [] [] [] [] none
MERGE 7337 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7344,7345,7346,7347] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7338 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7339 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7340 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7341 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7342 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7343 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7344 [(4,4),(5,4)] D [7337] [] [] [] [((4,4),(5,4))] [7344,7345,7346,7347] CONDITIONAL_S
Y_MEAS 7345 [(5,4)] HALF_D_PLUS_2 [7337] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
IDLE 7346 [(4,4)] HALF_D_PLUS_2 [7337] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
DISCARD 7347 [(5,4)] 0 [7337] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
MERGE 7348 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7348,7349,7350,7351] CONDITIONAL_S
Y_MEAS 7349 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7348,7349,7350,7351] CONDITIONAL_S
IDLE 7350 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7348,7349,7350,7351] CONDITIONAL_S
DISCARD 7351 [(5,4)] 0 [] [] [] [] [] [7348,7349,7350,7351] CONDITIONAL_S
INJECT_T 7352 [(0,4)] D [] [] [] [] [] [] none
MERGE 7353 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7360,7361,7362,7363] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7355 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7356 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7357 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7358 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7359 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7360 [(4,4),(5,4)] D [7353] [] [] [] [((4,4),(5,4))] [7360,7361,7362,7363] CONDITIONAL_S
Y_MEAS 7361 [(5,4)] HALF_D_PLUS_2 [7353] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
IDLE 7362 [(4,4)] HALF_D_PLUS_2 [7353] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
DISCARD 7363 [(5,4)] 0 [7353] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
MERGE 7364 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7364,7365,7366,7367] CONDITIONAL_S
Y_MEAS 7365 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7364,7365,7366,7367] CONDITIONAL_S
IDLE 7366 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7364,7365,7366,7367] CONDITIONAL_S
DISCARD 7367 [(5,4)] 0 [] [] [] [] [] [7364,7365,7366,7367] CONDITIONAL_S
INJECT_T 7368 [(0,4)] D [] [] [] [] [] [] none
MERGE 7369 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7376,7377,7378,7379] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7370 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7371 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7372 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7373 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7374 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7375 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7376 [(4,4),(5,4)] D [7369] [] [] [] [((4,4),(5,4))] [7376,7377,7378,7379] CONDITIONAL_S
Y_MEAS 7377 [(5,4)] HALF_D_PLUS_2 [7369] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
IDLE 7378 [(4,4)] HALF_D_PLUS_2 [7369] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
DISCARD 7379 [(5,4)] 0 [7369] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
MERGE 7380 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7380,7381,7382,7383] CONDITIONAL_S
Y_MEAS 7381 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7380,7381,7382,7383] CONDITIONAL_S
IDLE 7382 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7380,7381,7382,7383] CONDITIONAL_S
DISCARD 7383 [(5,4)] 0 [] [] [] [] [] [7380,7381,7382,7383] CONDITIONAL_S
INJECT_T 7384 [(0,4)] D [] [] [] [] [] [] none
MERGE 7385 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7392,7393,7394,7395] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7386 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7387 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7388 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7389 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7390 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7391 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7392 [(4,4),(5,4)] D [7385] [] [] [] [((4,4),(5,4))] [7392,7393,7394,7395] CONDITIONAL_S
Y_MEAS 7393 [(5,4)] HALF_D_PLUS_2 [7385] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
IDLE 7394 [(4,4)] HALF_D_PLUS_2 [7385] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
DISCARD 7395 [(5,4)] 0 [7385] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
INJECT_T 7396 [(0,4)] D [] [] [] [] [] [] none
MERGE 7397 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7404,7405,7406,7407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7398 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7399 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7400 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7401 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7402 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7403 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7404 [(4,4),(5,4)] D [7397] [] [] [] [((4,4),(5,4))] [7404,7405,7406,7407] CONDITIONAL_S
Y_MEAS 7405 [(5,4)] HALF_D_PLUS_2 [7397] [] [] [] [] [7404,7405,7406,7407] CONDITIONAL_S
IDLE 7406 [(4,4)] HALF_D_PLUS_2 [7397] [] [] [] [] [7404,7405,7406,7407] CONDITIONAL_S
DISCARD 7407 [(5,4)] 0 [7397] [] [] [] [] [7404,7405,7406,7407] CONDITIONAL_S
INJECT_T 7408 [(0,4)] D [] [] [] [] [] [] none
MERGE 7409 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7416,7417,7418,7419] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7410 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7411 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7412 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7413 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7414 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7415 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7416 [(4,4),(5,4)] D [7409] [] [] [] [((4,4),(5,4))] [7416,7417,7418,7419] CONDITIONAL_S
Y_MEAS 7417 [(5,4)] HALF_D_PLUS_2 [7409] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
IDLE 7418 [(4,4)] HALF_D_PLUS_2 [7409] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
DISCARD 7419 [(5,4)] 0 [7409] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
MERGE 7420 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7420,7421,7422,7423] CONDITIONAL_S
Y_MEAS 7421 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7420,7421,7422,7423] CONDITIONAL_S
IDLE 7422 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7420,7421,7422,7423] CONDITIONAL_S
DISCARD 7423 [(5,4)] 0 [] [] [] [] [] [7420,7421,7422,7423] CONDITIONAL_S
INJECT_T 7424 [(0,4)] D [] [] [] [] [] [] none
MERGE 7425 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7432,7433,7434,7435] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7426 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7427 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7428 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7429 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7430 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7431 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7432 [(4,4),(5,4)] D [7425] [] [] [] [((4,4),(5,4))] [7432,7433,7434,7435] CONDITIONAL_S
Y_MEAS 7433 [(5,4)] HALF_D_PLUS_2 [7425] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
IDLE 7434 [(4,4)] HALF_D_PLUS_2 [7425] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
DISCARD 7435 [(5,4)] 0 [7425] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
MERGE 7436 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7436,7437,7438,7439] CONDITIONAL_S
Y_MEAS 7437 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7436,7437,7438,7439] CONDITIONAL_S
IDLE 7438 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7436,7437,7438,7439] CONDITIONAL_S
DISCARD 7439 [(5,4)] 0 [] [] [] [] [] [7436,7437,7438,7439] CONDITIONAL_S
INJECT_T 7440 [(0,4)] D [] [] [] [] [] [] none
MERGE 7441 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7448,7449,7450,7451] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7442 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7443 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7444 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7445 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7446 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7447 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7448 [(4,4),(5,4)] D [7441] [] [] [] [((4,4),(5,4))] [7448,7449,7450,7451] CONDITIONAL_S
Y_MEAS 7449 [(5,4)] HALF_D_PLUS_2 [7441] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
IDLE 7450 [(4,4)] HALF_D_PLUS_2 [7441] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
DISCARD 7451 [(5,4)] 0 [7441] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
MERGE 7452 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7452,7453,7454,7455] CONDITIONAL_S
Y_MEAS 7453 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7452,7453,7454,7455] CONDITIONAL_S
IDLE 7454 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7452,7453,7454,7455] CONDITIONAL_S
DISCARD 7455 [(5,4)] 0 [] [] [] [] [] [7452,7453,7454,7455] CONDITIONAL_S
INJECT_T 7456 [(0,4)] D [] [] [] [] [] [] none
MERGE 7457 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7464,7465,7466,7467] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7458 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7459 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7460 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7461 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7462 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7463 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7464 [(4,4),(5,4)] D [7457] [] [] [] [((4,4),(5,4))] [7464,7465,7466,7467] CONDITIONAL_S
Y_MEAS 7465 [(5,4)] HALF_D_PLUS_2 [7457] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
IDLE 7466 [(4,4)] HALF_D_PLUS_2 [7457] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
DISCARD 7467 [(5,4)] 0 [7457] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
INJECT_T 7468 [(0,4)] D [] [] [] [] [] [] none
MERGE 7469 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7476,7477,7478,7479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7470 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7471 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7472 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7473 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7474 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7475 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7476 [(4,4),(5,4)] D [7469] [] [] [] [((4,4),(5,4))] [7476,7477,7478,7479] CONDITIONAL_S
Y_MEAS 7477 [(5,4)] HALF_D_PLUS_2 [7469] [] [] [] [] [7476,7477,7478,7479] CONDITIONAL_S
IDLE 7478 [(4,4)] HALF_D_PLUS_2 [7469] [] [] [] [] [7476,7477,7478,7479] CONDITIONAL_S
DISCARD 7479 [(5,4)] 0 [7469] [] [] [] [] [7476,7477,7478,7479] CONDITIONAL_S
MERGE 7480 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7480,7481,7482,7483] CONDITIONAL_S
Y_MEAS 7481 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
IDLE 7482 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
DISCARD 7483 [(5,4)] 0 [] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
INJECT_T 7484 [(0,4)] D [] [] [] [] [] [] none
MERGE 7485 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7492,7493,7494,7495] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7486 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7487 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7488 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7489 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7490 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7491 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7492 [(4,4),(5,4)] D [7485] [] [] [] [((4,4),(5,4))] [7492,7493,7494,7495] CONDITIONAL_S
Y_MEAS 7493 [(5,4)] HALF_D_PLUS_2 [7485] [] [] [] [] [7492,7493,7494,7495] CONDITIONAL_S
IDLE 7494 [(4,4)] HALF_D_PLUS_2 [7485] [] [] [] [] [7492,7493,7494,7495] CONDITIONAL_S
DISCARD 7495 [(5,4)] 0 [7485] [] [] [] [] [7492,7493,7494,7495] CONDITIONAL_S
MERGE 7496 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7496,7497,7498,7499] CONDITIONAL_S
Y_MEAS 7497 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
IDLE 7498 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
DISCARD 7499 [(5,4)] 0 [] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
INJECT_T 7500 [(0,4)] D [] [] [] [] [] [] none
MERGE 7501 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7508,7509,7510,7511] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7502 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7503 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7504 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7505 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7506 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7507 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7508 [(4,4),(5,4)] D [7501] [] [] [] [((4,4),(5,4))] [7508,7509,7510,7511] CONDITIONAL_S
Y_MEAS 7509 [(5,4)] HALF_D_PLUS_2 [7501] [] [] [] [] [7508,7509,7510,7511] CONDITIONAL_S
IDLE 7510 [(4,4)] HALF_D_PLUS_2 [7501] [] [] [] [] [7508,7509,7510,7511] CONDITIONAL_S
DISCARD 7511 [(5,4)] 0 [7501] [] [] [] [] [7508,7509,7510,7511] CONDITIONAL_S
INJECT_T 7512 [(0,4)] D [] [] [] [] [] [] none
MERGE 7513 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7520,7521,7522,7523] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7514 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7515 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7516 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7517 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7518 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7519 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7520 [(4,4),(5,4)] D [7513] [] [] [] [((4,4),(5,4))] [7520,7521,7522,7523] CONDITIONAL_S
Y_MEAS 7521 [(5,4)] HALF_D_PLUS_2 [7513] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
IDLE 7522 [(4,4)] HALF_D_PLUS_2 [7513] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
DISCARD 7523 [(5,4)] 0 [7513] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
MERGE 7524 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7524,7525,7526,7527] CONDITIONAL_S
Y_MEAS 7525 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7524,7525,7526,7527] CONDITIONAL_S
IDLE 7526 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7524,7525,7526,7527] CONDITIONAL_S
DISCARD 7527 [(5,4)] 0 [] [] [] [] [] [7524,7525,7526,7527] CONDITIONAL_S
INJECT_T 7528 [(0,4)] D [] [] [] [] [] [] none
MERGE 7529 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7536,7537,7538,7539] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7530 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7531 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7532 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7533 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7534 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7535 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7536 [(4,4),(5,4)] D [7529] [] [] [] [((4,4),(5,4))] [7536,7537,7538,7539] CONDITIONAL_S
Y_MEAS 7537 [(5,4)] HALF_D_PLUS_2 [7529] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
IDLE 7538 [(4,4)] HALF_D_PLUS_2 [7529] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
DISCARD 7539 [(5,4)] 0 [7529] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
INJECT_T 7540 [(0,4)] D [] [] [] [] [] [] none
MERGE 7541 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7548,7549,7550,7551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7542 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7543 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7544 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7545 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7546 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7547 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7548 [(4,4),(5,4)] D [7541] [] [] [] [((4,4),(5,4))] [7548,7549,7550,7551] CONDITIONAL_S
Y_MEAS 7549 [(5,4)] HALF_D_PLUS_2 [7541] [] [] [] [] [7548,7549,7550,7551] CONDITIONAL_S
IDLE 7550 [(4,4)] HALF_D_PLUS_2 [7541] [] [] [] [] [7548,7549,7550,7551] CONDITIONAL_S
DISCARD 7551 [(5,4)] 0 [7541] [] [] [] [] [7548,7549,7550,7551] CONDITIONAL_S
MERGE 7552 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7552,7553,7554,7555] CONDITIONAL_S
Y_MEAS 7553 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
IDLE 7554 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
DISCARD 7555 [(5,4)] 0 [] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
INJECT_T 7556 [(0,4)] D [] [] [] [] [] [] none
MERGE 7557 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7564,7565,7566,7567] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7558 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7559 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7560 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7561 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7562 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7563 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7564 [(4,4),(5,4)] D [7557] [] [] [] [((4,4),(5,4))] [7564,7565,7566,7567] CONDITIONAL_S
Y_MEAS 7565 [(5,4)] HALF_D_PLUS_2 [7557] [] [] [] [] [7564,7565,7566,7567] CONDITIONAL_S
IDLE 7566 [(4,4)] HALF_D_PLUS_2 [7557] [] [] [] [] [7564,7565,7566,7567] CONDITIONAL_S
DISCARD 7567 [(5,4)] 0 [7557] [] [] [] [] [7564,7565,7566,7567] CONDITIONAL_S
MERGE 7568 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7568,7569,7570,7571] CONDITIONAL_S
Y_MEAS 7569 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7570 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
DISCARD 7571 [(5,4)] 0 [] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
INJECT_T 7572 [(0,4)] D [] [] [] [] [] [] none
MERGE 7573 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7580,7581,7582,7583] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7574 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7575 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7576 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7577 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7578 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7579 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7580 [(4,4),(5,4)] D [7573] [] [] [] [((4,4),(5,4))] [7580,7581,7582,7583] CONDITIONAL_S
Y_MEAS 7581 [(5,4)] HALF_D_PLUS_2 [7573] [] [] [] [] [7580,7581,7582,7583] CONDITIONAL_S
IDLE 7582 [(4,4)] HALF_D_PLUS_2 [7573] [] [] [] [] [7580,7581,7582,7583] CONDITIONAL_S
DISCARD 7583 [(5,4)] 0 [7573] [] [] [] [] [7580,7581,7582,7583] CONDITIONAL_S
INJECT_T 7584 [(0,4)] D [] [] [] [] [] [] none
MERGE 7585 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7592,7593,7594,7595] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7586 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7587 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7588 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7589 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7590 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7591 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7592 [(4,4),(5,4)] D [7585] [] [] [] [((4,4),(5,4))] [7592,7593,7594,7595] CONDITIONAL_S
Y_MEAS 7593 [(5,4)] HALF_D_PLUS_2 [7585] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
IDLE 7594 [(4,4)] HALF_D_PLUS_2 [7585] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
DISCARD 7595 [(5,4)] 0 [7585] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
INJECT_T 7596 [(0,4)] D [] [] [] [] [] [] none
MERGE 7597 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7604,7605,7606,7607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7598 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7599 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7600 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7601 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7602 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7603 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7604 [(4,4),(5,4)] D [7597] [] [] [] [((4,4),(5,4))] [7604,7605,7606,7607] CONDITIONAL_S
Y_MEAS 7605 [(5,4)] HALF_D_PLUS_2 [7597] [] [] [] [] [7604,7605,7606,7607] CONDITIONAL_S
IDLE 7606 [(4,4)] HALF_D_PLUS_2 [7597] [] [] [] [] [7604,7605,7606,7607] CONDITIONAL_S
DISCARD 7607 [(5,4)] 0 [7597] [] [] [] [] [7604,7605,7606,7607] CONDITIONAL_S
INJECT_T 7608 [(0,4)] D [] [] [] [] [] [] none
MERGE 7609 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7616,7617,7618,7619] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7610 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7611 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7612 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7613 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7614 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7615 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7616 [(4,4),(5,4)] D [7609] [] [] [] [((4,4),(5,4))] [7616,7617,7618,7619] CONDITIONAL_S
Y_MEAS 7617 [(5,4)] HALF_D_PLUS_2 [7609] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7618 [(4,4)] HALF_D_PLUS_2 [7609] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
DISCARD 7619 [(5,4)] 0 [7609] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
MERGE 7620 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7620,7621,7622,7623] CONDITIONAL_S
Y_MEAS 7621 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7620,7621,7622,7623] CONDITIONAL_S
IDLE 7622 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7620,7621,7622,7623] CONDITIONAL_S
DISCARD 7623 [(5,4)] 0 [] [] [] [] [] [7620,7621,7622,7623] CONDITIONAL_S
INJECT_T 7624 [(0,4)] D [] [] [] [] [] [] none
MERGE 7625 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7632,7633,7634,7635] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7626 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7627 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7628 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7629 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7630 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7631 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7632 [(4,4),(5,4)] D [7625] [] [] [] [((4,4),(5,4))] [7632,7633,7634,7635] CONDITIONAL_S
Y_MEAS 7633 [(5,4)] HALF_D_PLUS_2 [7625] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
IDLE 7634 [(4,4)] HALF_D_PLUS_2 [7625] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
DISCARD 7635 [(5,4)] 0 [7625] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
INJECT_T 7636 [(0,4)] D [] [] [] [] [] [] none
MERGE 7637 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7644,7645,7646,7647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7638 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7639 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7640 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7641 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7642 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7643 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7644 [(4,4),(5,4)] D [7637] [] [] [] [((4,4),(5,4))] [7644,7645,7646,7647] CONDITIONAL_S
Y_MEAS 7645 [(5,4)] HALF_D_PLUS_2 [7637] [] [] [] [] [7644,7645,7646,7647] CONDITIONAL_S
IDLE 7646 [(4,4)] HALF_D_PLUS_2 [7637] [] [] [] [] [7644,7645,7646,7647] CONDITIONAL_S
DISCARD 7647 [(5,4)] 0 [7637] [] [] [] [] [7644,7645,7646,7647] CONDITIONAL_S
MERGE 7648 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7648,7649,7650,7651] CONDITIONAL_S
Y_MEAS 7649 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7650 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
DISCARD 7651 [(5,4)] 0 [] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
INJECT_T 7652 [(0,4)] D [] [] [] [] [] [] none
MERGE 7653 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7660,7661,7662,7663] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7654 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7655 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7656 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7657 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7658 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7659 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7660 [(4,4),(5,4)] D [7653] [] [] [] [((4,4),(5,4))] [7660,7661,7662,7663] CONDITIONAL_S
Y_MEAS 7661 [(5,4)] HALF_D_PLUS_2 [7653] [] [] [] [] [7660,7661,7662,7663] CONDITIONAL_S
IDLE 7662 [(4,4)] HALF_D_PLUS_2 [7653] [] [] [] [] [7660,7661,7662,7663] CONDITIONAL_S
DISCARD 7663 [(5,4)] 0 [7653] [] [] [] [] [7660,7661,7662,7663] CONDITIONAL_S
MERGE 7664 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7664,7665,7666,7667] CONDITIONAL_S
Y_MEAS 7665 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7666 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
DISCARD 7667 [(5,4)] 0 [] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
INJECT_T 7668 [(0,4)] D [] [] [] [] [] [] none
MERGE 7669 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7676,7677,7678,7679] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7671 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7672 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7673 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7674 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7675 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7676 [(4,4),(5,4)] D [7669] [] [] [] [((4,4),(5,4))] [7676,7677,7678,7679] CONDITIONAL_S
Y_MEAS 7677 [(5,4)] HALF_D_PLUS_2 [7669] [] [] [] [] [7676,7677,7678,7679] CONDITIONAL_S
IDLE 7678 [(4,4)] HALF_D_PLUS_2 [7669] [] [] [] [] [7676,7677,7678,7679] CONDITIONAL_S
DISCARD 7679 [(5,4)] 0 [7669] [] [] [] [] [7676,7677,7678,7679] CONDITIONAL_S
INJECT_T 7680 [(0,4)] D [] [] [] [] [] [] none
MERGE 7681 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7688,7689,7690,7691] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7682 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7683 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7684 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7685 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7686 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7687 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7688 [(4,4),(5,4)] D [7681] [] [] [] [((4,4),(5,4))] [7688,7689,7690,7691] CONDITIONAL_S
Y_MEAS 7689 [(5,4)] HALF_D_PLUS_2 [7681] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7690 [(4,4)] HALF_D_PLUS_2 [7681] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
DISCARD 7691 [(5,4)] 0 [7681] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
MERGE 7692 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7692,7693,7694,7695] CONDITIONAL_S
Y_MEAS 7693 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7692,7693,7694,7695] CONDITIONAL_S
IDLE 7694 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7692,7693,7694,7695] CONDITIONAL_S
DISCARD 7695 [(5,4)] 0 [] [] [] [] [] [7692,7693,7694,7695] CONDITIONAL_S
INJECT_T 7696 [(0,4)] D [] [] [] [] [] [] none
MERGE 7697 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7704,7705,7706,7707] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7698 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7699 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7700 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7701 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7702 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7703 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7704 [(4,4),(5,4)] D [7697] [] [] [] [((4,4),(5,4))] [7704,7705,7706,7707] CONDITIONAL_S
Y_MEAS 7705 [(5,4)] HALF_D_PLUS_2 [7697] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7706 [(4,4)] HALF_D_PLUS_2 [7697] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
DISCARD 7707 [(5,4)] 0 [7697] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
INJECT_T 7708 [(0,4)] D [] [] [] [] [] [] none
MERGE 7709 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7716,7717,7718,7719] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7710 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7711 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7712 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7713 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7714 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7715 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7716 [(4,4),(5,4)] D [7709] [] [] [] [((4,4),(5,4))] [7716,7717,7718,7719] CONDITIONAL_S
Y_MEAS 7717 [(5,4)] HALF_D_PLUS_2 [7709] [] [] [] [] [7716,7717,7718,7719] CONDITIONAL_S
IDLE 7718 [(4,4)] HALF_D_PLUS_2 [7709] [] [] [] [] [7716,7717,7718,7719] CONDITIONAL_S
DISCARD 7719 [(5,4)] 0 [7709] [] [] [] [] [7716,7717,7718,7719] CONDITIONAL_S
MERGE 7720 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7720,7721,7722,7723] CONDITIONAL_S
Y_MEAS 7721 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7722 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
DISCARD 7723 [(5,4)] 0 [] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
INJECT_T 7724 [(0,4)] D [] [] [] [] [] [] none
MERGE 7725 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7732,7733,7734,7735] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7726 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7727 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7728 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7729 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7730 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7731 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7732 [(4,4),(5,4)] D [7725] [] [] [] [((4,4),(5,4))] [7732,7733,7734,7735] CONDITIONAL_S
Y_MEAS 7733 [(5,4)] HALF_D_PLUS_2 [7725] [] [] [] [] [7732,7733,7734,7735] CONDITIONAL_S
IDLE 7734 [(4,4)] HALF_D_PLUS_2 [7725] [] [] [] [] [7732,7733,7734,7735] CONDITIONAL_S
DISCARD 7735 [(5,4)] 0 [7725] [] [] [] [] [7732,7733,7734,7735] CONDITIONAL_S
MERGE 7736 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7736,7737,7738,7739] CONDITIONAL_S
Y_MEAS 7737 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7738 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
DISCARD 7739 [(5,4)] 0 [] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
MERGE 7740 [(3,2),(3,3),(4,2),(4,3)] D [] [] [] [] [((4,2),(3,2)),((3,3),(4,3)),((3,2),(3,3))] [] none
DISCARD 7741 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7742 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 7743 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 7744 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 7745 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7745,7746,7747,7748] CONDITIONAL_S
Y_MEAS 7746 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7745,7746,7747,7748] CONDITIONAL_S
IDLE 7747 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7745,7746,7747,7748] CONDITIONAL_S
DISCARD 7748 [(5,4)] 0 [] [] [] [] [] [7745,7746,7747,7748] CONDITIONAL_S
MERGE 7749 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7752,7749,7750,7751] CONDITIONAL_S
Y_MEAS 7750 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7752,7749,7750,7751] CONDITIONAL_S
IDLE 7751 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7752,7749,7750,7751] CONDITIONAL_S
DISCARD 7752 [(5,4)] 0 [] [] [] [] [] [7752,7749,7750,7751] CONDITIONAL_S
INJECT_T 7753 [(0,4)] D [] [] [] [] [] [] none
MERGE 7754 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7761,7762,7763,7764] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7755 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7756 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7757 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7758 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7759 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7760 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7761 [(4,4),(5,4)] D [7754] [] [] [] [((4,4),(5,4))] [7761,7762,7763,7764] CONDITIONAL_S
Y_MEAS 7762 [(5,4)] HALF_D_PLUS_2 [7754] [] [] [] [] [7761,7762,7763,7764] CONDITIONAL_S
IDLE 7763 [(4,4)] HALF_D_PLUS_2 [7754] [] [] [] [] [7761,7762,7763,7764] CONDITIONAL_S
DISCARD 7764 [(5,4)] 0 [7754] [] [] [] [] [7761,7762,7763,7764] CONDITIONAL_S
MERGE 7765 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7768,7765,7766,7767] CONDITIONAL_S
Y_MEAS 7766 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7768,7765,7766,7767] CONDITIONAL_S
IDLE 7767 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7768,7765,7766,7767] CONDITIONAL_S
DISCARD 7768 [(5,4)] 0 [] [] [] [] [] [7768,7765,7766,7767] CONDITIONAL_S
INJECT_T 7769 [(0,4)] D [] [] [] [] [] [] none
MERGE 7770 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7777,7778,7779,7780] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7771 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7772 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7773 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7774 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7775 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7776 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7777 [(4,4),(5,4)] D [7770] [] [] [] [((4,4),(5,4))] [7777,7778,7779,7780] CONDITIONAL_S
Y_MEAS 7778 [(5,4)] HALF_D_PLUS_2 [7770] [] [] [] [] [7777,7778,7779,7780] CONDITIONAL_S
IDLE 7779 [(4,4)] HALF_D_PLUS_2 [7770] [] [] [] [] [7777,7778,7779,7780] CONDITIONAL_S
DISCARD 7780 [(5,4)] 0 [7770] [] [] [] [] [7777,7778,7779,7780] CONDITIONAL_S
MERGE 7781 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7784,7781,7782,7783] CONDITIONAL_S
Y_MEAS 7782 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7784,7781,7782,7783] CONDITIONAL_S
IDLE 7783 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7784,7781,7782,7783] CONDITIONAL_S
DISCARD 7784 [(5,4)] 0 [] [] [] [] [] [7784,7781,7782,7783] CONDITIONAL_S
INJECT_T 7785 [(0,4)] D [] [] [] [] [] [] none
MERGE 7786 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7793,7794,7795,7796] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7787 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7788 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7789 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7790 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7791 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7792 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7793 [(4,4),(5,4)] D [7786] [] [] [] [((4,4),(5,4))] [7793,7794,7795,7796] CONDITIONAL_S
Y_MEAS 7794 [(5,4)] HALF_D_PLUS_2 [7786] [] [] [] [] [7793,7794,7795,7796] CONDITIONAL_S
IDLE 7795 [(4,4)] HALF_D_PLUS_2 [7786] [] [] [] [] [7793,7794,7795,7796] CONDITIONAL_S
DISCARD 7796 [(5,4)] 0 [7786] [] [] [] [] [7793,7794,7795,7796] CONDITIONAL_S
MERGE 7797 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7800,7797,7798,7799] CONDITIONAL_S
Y_MEAS 7798 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7800,7797,7798,7799] CONDITIONAL_S
IDLE 7799 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7800,7797,7798,7799] CONDITIONAL_S
DISCARD 7800 [(5,4)] 0 [] [] [] [] [] [7800,7797,7798,7799] CONDITIONAL_S
INJECT_T 7801 [(0,4)] D [] [] [] [] [] [] none
MERGE 7802 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7809,7810,7811,7812] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7803 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7804 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7805 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7806 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7807 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7808 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7809 [(4,4),(5,4)] D [7802] [] [] [] [((4,4),(5,4))] [7809,7810,7811,7812] CONDITIONAL_S
Y_MEAS 7810 [(5,4)] HALF_D_PLUS_2 [7802] [] [] [] [] [7809,7810,7811,7812] CONDITIONAL_S
IDLE 7811 [(4,4)] HALF_D_PLUS_2 [7802] [] [] [] [] [7809,7810,7811,7812] CONDITIONAL_S
DISCARD 7812 [(5,4)] 0 [7802] [] [] [] [] [7809,7810,7811,7812] CONDITIONAL_S
MERGE 7813 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7816,7813,7814,7815] CONDITIONAL_S
Y_MEAS 7814 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7816,7813,7814,7815] CONDITIONAL_S
IDLE 7815 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7816,7813,7814,7815] CONDITIONAL_S
DISCARD 7816 [(5,4)] 0 [] [] [] [] [] [7816,7813,7814,7815] CONDITIONAL_S
INJECT_T 7817 [(0,4)] D [] [] [] [] [] [] none
MERGE 7818 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7825,7826,7827,7828] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7819 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7820 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7821 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7822 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7823 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7824 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7825 [(4,4),(5,4)] D [7818] [] [] [] [((4,4),(5,4))] [7825,7826,7827,7828] CONDITIONAL_S
Y_MEAS 7826 [(5,4)] HALF_D_PLUS_2 [7818] [] [] [] [] [7825,7826,7827,7828] CONDITIONAL_S
IDLE 7827 [(4,4)] HALF_D_PLUS_2 [7818] [] [] [] [] [7825,7826,7827,7828] CONDITIONAL_S
DISCARD 7828 [(5,4)] 0 [7818] [] [] [] [] [7825,7826,7827,7828] CONDITIONAL_S
MERGE 7829 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7832,7829,7830,7831] CONDITIONAL_S
Y_MEAS 7830 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7832,7829,7830,7831] CONDITIONAL_S
IDLE 7831 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7832,7829,7830,7831] CONDITIONAL_S
DISCARD 7832 [(5,4)] 0 [] [] [] [] [] [7832,7829,7830,7831] CONDITIONAL_S
INJECT_T 7833 [(0,4)] D [] [] [] [] [] [] none
MERGE 7834 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7841,7842,7843,7844] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7835 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7836 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7837 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7838 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7839 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7840 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7841 [(4,4),(5,4)] D [7834] [] [] [] [((4,4),(5,4))] [7841,7842,7843,7844] CONDITIONAL_S
Y_MEAS 7842 [(5,4)] HALF_D_PLUS_2 [7834] [] [] [] [] [7841,7842,7843,7844] CONDITIONAL_S
IDLE 7843 [(4,4)] HALF_D_PLUS_2 [7834] [] [] [] [] [7841,7842,7843,7844] CONDITIONAL_S
DISCARD 7844 [(5,4)] 0 [7834] [] [] [] [] [7841,7842,7843,7844] CONDITIONAL_S
INJECT_T 7845 [(0,4)] D [] [] [] [] [] [] none
MERGE 7846 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7856,7853,7854,7855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7847 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7848 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7849 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7850 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7851 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7852 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7853 [(4,4),(5,4)] D [7846] [] [] [] [((4,4),(5,4))] [7856,7853,7854,7855] CONDITIONAL_S
Y_MEAS 7854 [(5,4)] HALF_D_PLUS_2 [7846] [] [] [] [] [7856,7853,7854,7855] CONDITIONAL_S
IDLE 7855 [(4,4)] HALF_D_PLUS_2 [7846] [] [] [] [] [7856,7853,7854,7855] CONDITIONAL_S
DISCARD 7856 [(5,4)] 0 [7846] [] [] [] [] [7856,7853,7854,7855] CONDITIONAL_S
INJECT_T 7857 [(0,4)] D [] [] [] [] [] [] none
MERGE 7858 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7865,7866,7867,7868] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7859 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7860 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7861 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7862 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7863 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7864 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7865 [(4,4),(5,4)] D [7858] [] [] [] [((4,4),(5,4))] [7865,7866,7867,7868] CONDITIONAL_S
Y_MEAS 7866 [(5,4)] HALF_D_PLUS_2 [7858] [] [] [] [] [7865,7866,7867,7868] CONDITIONAL_S
IDLE 7867 [(4,4)] HALF_D_PLUS_2 [7858] [] [] [] [] [7865,7866,7867,7868] CONDITIONAL_S
DISCARD 7868 [(5,4)] 0 [7858] [] [] [] [] [7865,7866,7867,7868] CONDITIONAL_S
INJECT_T 7869 [(0,4)] D [] [] [] [] [] [] none
MERGE 7870 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7880,7877,7878,7879] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7871 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7872 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7873 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7874 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7875 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7876 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7877 [(4,4),(5,4)] D [7870] [] [] [] [((4,4),(5,4))] [7880,7877,7878,7879] CONDITIONAL_S
Y_MEAS 7878 [(5,4)] HALF_D_PLUS_2 [7870] [] [] [] [] [7880,7877,7878,7879] CONDITIONAL_S
IDLE 7879 [(4,4)] HALF_D_PLUS_2 [7870] [] [] [] [] [7880,7877,7878,7879] CONDITIONAL_S
DISCARD 7880 [(5,4)] 0 [7870] [] [] [] [] [7880,7877,7878,7879] CONDITIONAL_S
MERGE 7881 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7881,7882,7883,7884] CONDITIONAL_S
Y_MEAS 7882 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7881,7882,7883,7884] CONDITIONAL_S
IDLE 7883 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7881,7882,7883,7884] CONDITIONAL_S
DISCARD 7884 [(5,4)] 0 [] [] [] [] [] [7881,7882,7883,7884] CONDITIONAL_S
INJECT_T 7885 [(0,4)] D [] [] [] [] [] [] none
MERGE 7886 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7896,7893,7894,7895] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7887 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7888 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7889 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7890 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7891 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7892 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7893 [(4,4),(5,4)] D [7886] [] [] [] [((4,4),(5,4))] [7896,7893,7894,7895] CONDITIONAL_S
Y_MEAS 7894 [(5,4)] HALF_D_PLUS_2 [7886] [] [] [] [] [7896,7893,7894,7895] CONDITIONAL_S
IDLE 7895 [(4,4)] HALF_D_PLUS_2 [7886] [] [] [] [] [7896,7893,7894,7895] CONDITIONAL_S
DISCARD 7896 [(5,4)] 0 [7886] [] [] [] [] [7896,7893,7894,7895] CONDITIONAL_S
MERGE 7897 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7897,7898,7899,7900] CONDITIONAL_S
Y_MEAS 7898 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7897,7898,7899,7900] CONDITIONAL_S
IDLE 7899 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7897,7898,7899,7900] CONDITIONAL_S
DISCARD 7900 [(5,4)] 0 [] [] [] [] [] [7897,7898,7899,7900] CONDITIONAL_S
INJECT_T 7901 [(0,4)] D [] [] [] [] [] [] none
MERGE 7902 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7912,7909,7910,7911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7903 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7904 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7905 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7906 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7907 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7908 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7909 [(4,4),(5,4)] D [7902] [] [] [] [((4,4),(5,4))] [7912,7909,7910,7911] CONDITIONAL_S
Y_MEAS 7910 [(5,4)] HALF_D_PLUS_2 [7902] [] [] [] [] [7912,7909,7910,7911] CONDITIONAL_S
IDLE 7911 [(4,4)] HALF_D_PLUS_2 [7902] [] [] [] [] [7912,7909,7910,7911] CONDITIONAL_S
DISCARD 7912 [(5,4)] 0 [7902] [] [] [] [] [7912,7909,7910,7911] CONDITIONAL_S
MERGE 7913 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7913,7914,7915,7916] CONDITIONAL_S
Y_MEAS 7914 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7913,7914,7915,7916] CONDITIONAL_S
IDLE 7915 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7913,7914,7915,7916] CONDITIONAL_S
DISCARD 7916 [(5,4)] 0 [] [] [] [] [] [7913,7914,7915,7916] CONDITIONAL_S
INJECT_T 7917 [(0,4)] D [] [] [] [] [] [] none
MERGE 7918 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7928,7925,7926,7927] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7919 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7920 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7921 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7922 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7923 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7924 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7925 [(4,4),(5,4)] D [7918] [] [] [] [((4,4),(5,4))] [7928,7925,7926,7927] CONDITIONAL_S
Y_MEAS 7926 [(5,4)] HALF_D_PLUS_2 [7918] [] [] [] [] [7928,7925,7926,7927] CONDITIONAL_S
IDLE 7927 [(4,4)] HALF_D_PLUS_2 [7918] [] [] [] [] [7928,7925,7926,7927] CONDITIONAL_S
DISCARD 7928 [(5,4)] 0 [7918] [] [] [] [] [7928,7925,7926,7927] CONDITIONAL_S
MERGE 7929 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7929,7930,7931,7932] CONDITIONAL_S
Y_MEAS 7930 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7929,7930,7931,7932] CONDITIONAL_S
IDLE 7931 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7929,7930,7931,7932] CONDITIONAL_S
DISCARD 7932 [(5,4)] 0 [] [] [] [] [] [7929,7930,7931,7932] CONDITIONAL_S
INJECT_T 7933 [(0,4)] D [] [] [] [] [] [] none
MERGE 7934 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7944,7941,7942,7943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7935 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7936 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7937 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7938 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7939 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7940 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7941 [(4,4),(5,4)] D [7934] [] [] [] [((4,4),(5,4))] [7944,7941,7942,7943] CONDITIONAL_S
Y_MEAS 7942 [(5,4)] HALF_D_PLUS_2 [7934] [] [] [] [] [7944,7941,7942,7943] CONDITIONAL_S
IDLE 7943 [(4,4)] HALF_D_PLUS_2 [7934] [] [] [] [] [7944,7941,7942,7943] CONDITIONAL_S
DISCARD 7944 [(5,4)] 0 [7934] [] [] [] [] [7944,7941,7942,7943] CONDITIONAL_S
INJECT_T 7945 [(0,4)] D [] [] [] [] [] [] none
MERGE 7946 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7953,7954,7955,7956] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7947 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7948 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7949 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7950 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7951 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7952 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7953 [(4,4),(5,4)] D [7946] [] [] [] [((4,4),(5,4))] [7953,7954,7955,7956] CONDITIONAL_S
Y_MEAS 7954 [(5,4)] HALF_D_PLUS_2 [7946] [] [] [] [] [7953,7954,7955,7956] CONDITIONAL_S
IDLE 7955 [(4,4)] HALF_D_PLUS_2 [7946] [] [] [] [] [7953,7954,7955,7956] CONDITIONAL_S
DISCARD 7956 [(5,4)] 0 [7946] [] [] [] [] [7953,7954,7955,7956] CONDITIONAL_S
MERGE 7957 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7960,7957,7958,7959] CONDITIONAL_S
Y_MEAS 7958 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7960,7957,7958,7959] CONDITIONAL_S
IDLE 7959 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7960,7957,7958,7959] CONDITIONAL_S
DISCARD 7960 [(5,4)] 0 [] [] [] [] [] [7960,7957,7958,7959] CONDITIONAL_S
INJECT_T 7961 [(0,4)] D [] [] [] [] [] [] none
MERGE 7962 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7969,7970,7971,7972] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7963 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7964 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7965 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7966 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7967 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7968 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7969 [(4,4),(5,4)] D [7962] [] [] [] [((4,4),(5,4))] [7969,7970,7971,7972] CONDITIONAL_S
Y_MEAS 7970 [(5,4)] HALF_D_PLUS_2 [7962] [] [] [] [] [7969,7970,7971,7972] CONDITIONAL_S
IDLE 7971 [(4,4)] HALF_D_PLUS_2 [7962] [] [] [] [] [7969,7970,7971,7972] CONDITIONAL_S
DISCARD 7972 [(5,4)] 0 [7962] [] [] [] [] [7969,7970,7971,7972] CONDITIONAL_S
INJECT_T 7973 [(0,4)] D [] [] [] [] [] [] none
MERGE 7974 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7984,7981,7982,7983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7975 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7976 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7977 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7978 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7979 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7980 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7981 [(4,4),(5,4)] D [7974] [] [] [] [((4,4),(5,4))] [7984,7981,7982,7983] CONDITIONAL_S
Y_MEAS 7982 [(5,4)] HALF_D_PLUS_2 [7974] [] [] [] [] [7984,7981,7982,7983] CONDITIONAL_S
IDLE 7983 [(4,4)] HALF_D_PLUS_2 [7974] [] [] [] [] [7984,7981,7982,7983] CONDITIONAL_S
DISCARD 7984 [(5,4)] 0 [7974] [] [] [] [] [7984,7981,7982,7983] CONDITIONAL_S
INJECT_T 7985 [(0,4)] D [] [] [] [] [] [] none
MERGE 7986 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7993,7994,7995,7996] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7987 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7988 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7989 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7990 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7991 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7992 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7993 [(4,4),(5,4)] D [7986] [] [] [] [((4,4),(5,4))] [7993,7994,7995,7996] CONDITIONAL_S
Y_MEAS 7994 [(5,4)] HALF_D_PLUS_2 [7986] [] [] [] [] [7993,7994,7995,7996] CONDITIONAL_S
IDLE 7995 [(4,4)] HALF_D_PLUS_2 [7986] [] [] [] [] [7993,7994,7995,7996] CONDITIONAL_S
DISCARD 7996 [(5,4)] 0 [7986] [] [] [] [] [7993,7994,7995,7996] CONDITIONAL_S
INJECT_T 7997 [(0,4)] D [] [] [] [] [] [] none
MERGE 7998 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8008,8005,8006,8007] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7999 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8000 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8001 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8002 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8003 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8004 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8005 [(4,4),(5,4)] D [7998] [] [] [] [((4,4),(5,4))] [8008,8005,8006,8007] CONDITIONAL_S
Y_MEAS 8006 [(5,4)] HALF_D_PLUS_2 [7998] [] [] [] [] [8008,8005,8006,8007] CONDITIONAL_S
IDLE 8007 [(4,4)] HALF_D_PLUS_2 [7998] [] [] [] [] [8008,8005,8006,8007] CONDITIONAL_S
DISCARD 8008 [(5,4)] 0 [7998] [] [] [] [] [8008,8005,8006,8007] CONDITIONAL_S
INJECT_T 8009 [(0,4)] D [] [] [] [] [] [] none
MERGE 8010 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8017,8018,8019,8020] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8011 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8012 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8013 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8014 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8015 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8016 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8017 [(4,4),(5,4)] D [8010] [] [] [] [((4,4),(5,4))] [8017,8018,8019,8020] CONDITIONAL_S
Y_MEAS 8018 [(5,4)] HALF_D_PLUS_2 [8010] [] [] [] [] [8017,8018,8019,8020] CONDITIONAL_S
IDLE 8019 [(4,4)] HALF_D_PLUS_2 [8010] [] [] [] [] [8017,8018,8019,8020] CONDITIONAL_S
DISCARD 8020 [(5,4)] 0 [8010] [] [] [] [] [8017,8018,8019,8020] CONDITIONAL_S
INJECT_T 8021 [(0,4)] D [] [] [] [] [] [] none
MERGE 8022 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8032,8029,8030,8031] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8023 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8024 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8025 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8026 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8027 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8028 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8029 [(4,4),(5,4)] D [8022] [] [] [] [((4,4),(5,4))] [8032,8029,8030,8031] CONDITIONAL_S
Y_MEAS 8030 [(5,4)] HALF_D_PLUS_2 [8022] [] [] [] [] [8032,8029,8030,8031] CONDITIONAL_S
IDLE 8031 [(4,4)] HALF_D_PLUS_2 [8022] [] [] [] [] [8032,8029,8030,8031] CONDITIONAL_S
DISCARD 8032 [(5,4)] 0 [8022] [] [] [] [] [8032,8029,8030,8031] CONDITIONAL_S
INJECT_T 8033 [(0,4)] D [] [] [] [] [] [] none
MERGE 8034 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8041,8042,8043,8044] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8035 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8036 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8037 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8038 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8039 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8040 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8041 [(4,4),(5,4)] D [8034] [] [] [] [((4,4),(5,4))] [8041,8042,8043,8044] CONDITIONAL_S
Y_MEAS 8042 [(5,4)] HALF_D_PLUS_2 [8034] [] [] [] [] [8041,8042,8043,8044] CONDITIONAL_S
IDLE 8043 [(4,4)] HALF_D_PLUS_2 [8034] [] [] [] [] [8041,8042,8043,8044] CONDITIONAL_S
DISCARD 8044 [(5,4)] 0 [8034] [] [] [] [] [8041,8042,8043,8044] CONDITIONAL_S
INJECT_T 8045 [(0,4)] D [] [] [] [] [] [] none
MERGE 8046 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8056,8053,8054,8055] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8047 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8048 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8049 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8050 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8051 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8052 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8053 [(4,4),(5,4)] D [8046] [] [] [] [((4,4),(5,4))] [8056,8053,8054,8055] CONDITIONAL_S
Y_MEAS 8054 [(5,4)] HALF_D_PLUS_2 [8046] [] [] [] [] [8056,8053,8054,8055] CONDITIONAL_S
IDLE 8055 [(4,4)] HALF_D_PLUS_2 [8046] [] [] [] [] [8056,8053,8054,8055] CONDITIONAL_S
DISCARD 8056 [(5,4)] 0 [8046] [] [] [] [] [8056,8053,8054,8055] CONDITIONAL_S
INJECT_T 8057 [(0,4)] D [] [] [] [] [] [] none
MERGE 8058 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8065,8066,8067,8068] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8059 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8060 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8061 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8062 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8063 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8064 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8065 [(4,4),(5,4)] D [8058] [] [] [] [((4,4),(5,4))] [8065,8066,8067,8068] CONDITIONAL_S
Y_MEAS 8066 [(5,4)] HALF_D_PLUS_2 [8058] [] [] [] [] [8065,8066,8067,8068] CONDITIONAL_S
IDLE 8067 [(4,4)] HALF_D_PLUS_2 [8058] [] [] [] [] [8065,8066,8067,8068] CONDITIONAL_S
DISCARD 8068 [(5,4)] 0 [8058] [] [] [] [] [8065,8066,8067,8068] CONDITIONAL_S
INJECT_T 8069 [(0,4)] D [] [] [] [] [] [] none
MERGE 8070 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8080,8077,8078,8079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8071 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8072 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8073 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8074 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8075 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8076 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8077 [(4,4),(5,4)] D [8070] [] [] [] [((4,4),(5,4))] [8080,8077,8078,8079] CONDITIONAL_S
Y_MEAS 8078 [(5,4)] HALF_D_PLUS_2 [8070] [] [] [] [] [8080,8077,8078,8079] CONDITIONAL_S
IDLE 8079 [(4,4)] HALF_D_PLUS_2 [8070] [] [] [] [] [8080,8077,8078,8079] CONDITIONAL_S
DISCARD 8080 [(5,4)] 0 [8070] [] [] [] [] [8080,8077,8078,8079] CONDITIONAL_S
INJECT_T 8081 [(0,4)] D [] [] [] [] [] [] none
MERGE 8082 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8089,8090,8091,8092] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8083 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8084 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8085 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8086 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8087 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8088 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8089 [(4,4),(5,4)] D [8082] [] [] [] [((4,4),(5,4))] [8089,8090,8091,8092] CONDITIONAL_S
Y_MEAS 8090 [(5,4)] HALF_D_PLUS_2 [8082] [] [] [] [] [8089,8090,8091,8092] CONDITIONAL_S
IDLE 8091 [(4,4)] HALF_D_PLUS_2 [8082] [] [] [] [] [8089,8090,8091,8092] CONDITIONAL_S
DISCARD 8092 [(5,4)] 0 [8082] [] [] [] [] [8089,8090,8091,8092] CONDITIONAL_S
MERGE 8093 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8096,8093,8094,8095] CONDITIONAL_S
Y_MEAS 8094 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8096,8093,8094,8095] CONDITIONAL_S
IDLE 8095 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8096,8093,8094,8095] CONDITIONAL_S
DISCARD 8096 [(5,4)] 0 [] [] [] [] [] [8096,8093,8094,8095] CONDITIONAL_S
INJECT_T 8097 [(0,4)] D [] [] [] [] [] [] none
MERGE 8098 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8105,8106,8107,8108] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8099 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8100 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8101 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8102 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8103 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8104 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8105 [(4,4),(5,4)] D [8098] [] [] [] [((4,4),(5,4))] [8105,8106,8107,8108] CONDITIONAL_S
Y_MEAS 8106 [(5,4)] HALF_D_PLUS_2 [8098] [] [] [] [] [8105,8106,8107,8108] CONDITIONAL_S
IDLE 8107 [(4,4)] HALF_D_PLUS_2 [8098] [] [] [] [] [8105,8106,8107,8108] CONDITIONAL_S
DISCARD 8108 [(5,4)] 0 [8098] [] [] [] [] [8105,8106,8107,8108] CONDITIONAL_S
INJECT_T 8109 [(0,4)] D [] [] [] [] [] [] none
MERGE 8110 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8120,8117,8118,8119] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8111 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8112 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8113 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8114 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8115 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8116 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8117 [(4,4),(5,4)] D [8110] [] [] [] [((4,4),(5,4))] [8120,8117,8118,8119] CONDITIONAL_S
Y_MEAS 8118 [(5,4)] HALF_D_PLUS_2 [8110] [] [] [] [] [8120,8117,8118,8119] CONDITIONAL_S
IDLE 8119 [(4,4)] HALF_D_PLUS_2 [8110] [] [] [] [] [8120,8117,8118,8119] CONDITIONAL_S
DISCARD 8120 [(5,4)] 0 [8110] [] [] [] [] [8120,8117,8118,8119] CONDITIONAL_S
MERGE 8121 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8121,8122,8123,8124] CONDITIONAL_S
Y_MEAS 8122 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8121,8122,8123,8124] CONDITIONAL_S
IDLE 8123 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8121,8122,8123,8124] CONDITIONAL_S
DISCARD 8124 [(5,4)] 0 [] [] [] [] [] [8121,8122,8123,8124] CONDITIONAL_S
INJECT_T 8125 [(0,4)] D [] [] [] [] [] [] none
MERGE 8126 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8136,8133,8134,8135] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8127 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8128 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8129 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8130 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8131 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8132 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8133 [(4,4),(5,4)] D [8126] [] [] [] [((4,4),(5,4))] [8136,8133,8134,8135] CONDITIONAL_S
Y_MEAS 8134 [(5,4)] HALF_D_PLUS_2 [8126] [] [] [] [] [8136,8133,8134,8135] CONDITIONAL_S
IDLE 8135 [(4,4)] HALF_D_PLUS_2 [8126] [] [] [] [] [8136,8133,8134,8135] CONDITIONAL_S
DISCARD 8136 [(5,4)] 0 [8126] [] [] [] [] [8136,8133,8134,8135] CONDITIONAL_S
INJECT_T 8137 [(0,4)] D [] [] [] [] [] [] none
MERGE 8138 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8145,8146,8147,8148] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8139 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8140 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8141 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8142 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8143 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8144 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8145 [(4,4),(5,4)] D [8138] [] [] [] [((4,4),(5,4))] [8145,8146,8147,8148] CONDITIONAL_S
Y_MEAS 8146 [(5,4)] HALF_D_PLUS_2 [8138] [] [] [] [] [8145,8146,8147,8148] CONDITIONAL_S
IDLE 8147 [(4,4)] HALF_D_PLUS_2 [8138] [] [] [] [] [8145,8146,8147,8148] CONDITIONAL_S
DISCARD 8148 [(5,4)] 0 [8138] [] [] [] [] [8145,8146,8147,8148] CONDITIONAL_S
INJECT_T 8149 [(0,4)] D [] [] [] [] [] [] none
MERGE 8150 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8160,8157,8158,8159] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8151 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8152 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8153 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8154 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8155 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8156 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8157 [(4,4),(5,4)] D [8150] [] [] [] [((4,4),(5,4))] [8160,8157,8158,8159] CONDITIONAL_S
Y_MEAS 8158 [(5,4)] HALF_D_PLUS_2 [8150] [] [] [] [] [8160,8157,8158,8159] CONDITIONAL_S
IDLE 8159 [(4,4)] HALF_D_PLUS_2 [8150] [] [] [] [] [8160,8157,8158,8159] CONDITIONAL_S
DISCARD 8160 [(5,4)] 0 [8150] [] [] [] [] [8160,8157,8158,8159] CONDITIONAL_S
MERGE 8161 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8161,8162,8163,8164] CONDITIONAL_S
Y_MEAS 8162 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8161,8162,8163,8164] CONDITIONAL_S
IDLE 8163 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8161,8162,8163,8164] CONDITIONAL_S
DISCARD 8164 [(5,4)] 0 [] [] [] [] [] [8161,8162,8163,8164] CONDITIONAL_S
INJECT_T 8165 [(0,4)] D [] [] [] [] [] [] none
MERGE 8166 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8176,8173,8174,8175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8167 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8168 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8169 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8170 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8171 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8172 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8173 [(4,4),(5,4)] D [8166] [] [] [] [((4,4),(5,4))] [8176,8173,8174,8175] CONDITIONAL_S
Y_MEAS 8174 [(5,4)] HALF_D_PLUS_2 [8166] [] [] [] [] [8176,8173,8174,8175] CONDITIONAL_S
IDLE 8175 [(4,4)] HALF_D_PLUS_2 [8166] [] [] [] [] [8176,8173,8174,8175] CONDITIONAL_S
DISCARD 8176 [(5,4)] 0 [8166] [] [] [] [] [8176,8173,8174,8175] CONDITIONAL_S
INJECT_T 8177 [(0,4)] D [] [] [] [] [] [] none
MERGE 8178 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8185,8186,8187,8188] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8179 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8180 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8181 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8182 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8183 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8184 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8185 [(4,4),(5,4)] D [8178] [] [] [] [((4,4),(5,4))] [8185,8186,8187,8188] CONDITIONAL_S
Y_MEAS 8186 [(5,4)] HALF_D_PLUS_2 [8178] [] [] [] [] [8185,8186,8187,8188] CONDITIONAL_S
IDLE 8187 [(4,4)] HALF_D_PLUS_2 [8178] [] [] [] [] [8185,8186,8187,8188] CONDITIONAL_S
DISCARD 8188 [(5,4)] 0 [8178] [] [] [] [] [8185,8186,8187,8188] CONDITIONAL_S
MERGE 8189 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8192,8189,8190,8191] CONDITIONAL_S
Y_MEAS 8190 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8192,8189,8190,8191] CONDITIONAL_S
IDLE 8191 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8192,8189,8190,8191] CONDITIONAL_S
DISCARD 8192 [(5,4)] 0 [] [] [] [] [] [8192,8189,8190,8191] CONDITIONAL_S
INJECT_T 8193 [(0,4)] D [] [] [] [] [] [] none
MERGE 8194 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8201,8202,8203,8204] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8195 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8196 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8197 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8198 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8199 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8200 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8201 [(4,4),(5,4)] D [8194] [] [] [] [((4,4),(5,4))] [8201,8202,8203,8204] CONDITIONAL_S
Y_MEAS 8202 [(5,4)] HALF_D_PLUS_2 [8194] [] [] [] [] [8201,8202,8203,8204] CONDITIONAL_S
IDLE 8203 [(4,4)] HALF_D_PLUS_2 [8194] [] [] [] [] [8201,8202,8203,8204] CONDITIONAL_S
DISCARD 8204 [(5,4)] 0 [8194] [] [] [] [] [8201,8202,8203,8204] CONDITIONAL_S
INJECT_T 8205 [(0,4)] D [] [] [] [] [] [] none
MERGE 8206 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8216,8213,8214,8215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8207 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8208 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8209 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8210 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8211 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8212 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8213 [(4,4),(5,4)] D [8206] [] [] [] [((4,4),(5,4))] [8216,8213,8214,8215] CONDITIONAL_S
Y_MEAS 8214 [(5,4)] HALF_D_PLUS_2 [8206] [] [] [] [] [8216,8213,8214,8215] CONDITIONAL_S
IDLE 8215 [(4,4)] HALF_D_PLUS_2 [8206] [] [] [] [] [8216,8213,8214,8215] CONDITIONAL_S
DISCARD 8216 [(5,4)] 0 [8206] [] [] [] [] [8216,8213,8214,8215] CONDITIONAL_S
INJECT_T 8217 [(0,4)] D [] [] [] [] [] [] none
MERGE 8218 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8225,8226,8227,8228] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8219 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8220 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8221 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8222 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8223 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8224 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8225 [(4,4),(5,4)] D [8218] [] [] [] [((4,4),(5,4))] [8225,8226,8227,8228] CONDITIONAL_S
Y_MEAS 8226 [(5,4)] HALF_D_PLUS_2 [8218] [] [] [] [] [8225,8226,8227,8228] CONDITIONAL_S
IDLE 8227 [(4,4)] HALF_D_PLUS_2 [8218] [] [] [] [] [8225,8226,8227,8228] CONDITIONAL_S
DISCARD 8228 [(5,4)] 0 [8218] [] [] [] [] [8225,8226,8227,8228] CONDITIONAL_S
MERGE 8229 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8232,8229,8230,8231] CONDITIONAL_S
Y_MEAS 8230 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8232,8229,8230,8231] CONDITIONAL_S
IDLE 8231 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8232,8229,8230,8231] CONDITIONAL_S
DISCARD 8232 [(5,4)] 0 [] [] [] [] [] [8232,8229,8230,8231] CONDITIONAL_S
INJECT_T 8233 [(0,4)] D [] [] [] [] [] [] none
MERGE 8234 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8241,8242,8243,8244] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8235 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8236 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8237 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8238 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8239 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8240 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8241 [(4,4),(5,4)] D [8234] [] [] [] [((4,4),(5,4))] [8241,8242,8243,8244] CONDITIONAL_S
Y_MEAS 8242 [(5,4)] HALF_D_PLUS_2 [8234] [] [] [] [] [8241,8242,8243,8244] CONDITIONAL_S
IDLE 8243 [(4,4)] HALF_D_PLUS_2 [8234] [] [] [] [] [8241,8242,8243,8244] CONDITIONAL_S
DISCARD 8244 [(5,4)] 0 [8234] [] [] [] [] [8241,8242,8243,8244] CONDITIONAL_S
MERGE 8245 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8248,8245,8246,8247] CONDITIONAL_S
Y_MEAS 8246 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8248,8245,8246,8247] CONDITIONAL_S
IDLE 8247 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8248,8245,8246,8247] CONDITIONAL_S
DISCARD 8248 [(5,4)] 0 [] [] [] [] [] [8248,8245,8246,8247] CONDITIONAL_S
INJECT_T 8249 [(0,4)] D [] [] [] [] [] [] none
MERGE 8250 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8257,8258,8259,8260] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8251 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8252 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8253 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8254 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8255 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8256 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8257 [(4,4),(5,4)] D [8250] [] [] [] [((4,4),(5,4))] [8257,8258,8259,8260] CONDITIONAL_S
Y_MEAS 8258 [(5,4)] HALF_D_PLUS_2 [8250] [] [] [] [] [8257,8258,8259,8260] CONDITIONAL_S
IDLE 8259 [(4,4)] HALF_D_PLUS_2 [8250] [] [] [] [] [8257,8258,8259,8260] CONDITIONAL_S
DISCARD 8260 [(5,4)] 0 [8250] [] [] [] [] [8257,8258,8259,8260] CONDITIONAL_S
INJECT_T 8261 [(0,4)] D [] [] [] [] [] [] none
MERGE 8262 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8272,8269,8270,8271] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8263 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8264 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8265 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8266 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8267 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8268 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8269 [(4,4),(5,4)] D [8262] [] [] [] [((4,4),(5,4))] [8272,8269,8270,8271] CONDITIONAL_S
Y_MEAS 8270 [(5,4)] HALF_D_PLUS_2 [8262] [] [] [] [] [8272,8269,8270,8271] CONDITIONAL_S
IDLE 8271 [(4,4)] HALF_D_PLUS_2 [8262] [] [] [] [] [8272,8269,8270,8271] CONDITIONAL_S
DISCARD 8272 [(5,4)] 0 [8262] [] [] [] [] [8272,8269,8270,8271] CONDITIONAL_S
INJECT_T 8273 [(0,4)] D [] [] [] [] [] [] none
MERGE 8274 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8281,8282,8283,8284] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8275 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8276 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8277 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8278 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8279 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8280 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8281 [(4,4),(5,4)] D [8274] [] [] [] [((4,4),(5,4))] [8281,8282,8283,8284] CONDITIONAL_S
Y_MEAS 8282 [(5,4)] HALF_D_PLUS_2 [8274] [] [] [] [] [8281,8282,8283,8284] CONDITIONAL_S
IDLE 8283 [(4,4)] HALF_D_PLUS_2 [8274] [] [] [] [] [8281,8282,8283,8284] CONDITIONAL_S
DISCARD 8284 [(5,4)] 0 [8274] [] [] [] [] [8281,8282,8283,8284] CONDITIONAL_S
MERGE 8285 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8288,8285,8286,8287] CONDITIONAL_S
Y_MEAS 8286 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8288,8285,8286,8287] CONDITIONAL_S
IDLE 8287 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8288,8285,8286,8287] CONDITIONAL_S
DISCARD 8288 [(5,4)] 0 [] [] [] [] [] [8288,8285,8286,8287] CONDITIONAL_S
INJECT_T 8289 [(0,4)] D [] [] [] [] [] [] none
MERGE 8290 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8297,8298,8299,8300] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8291 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8292 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8293 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8294 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8295 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8296 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8297 [(4,4),(5,4)] D [8290] [] [] [] [((4,4),(5,4))] [8297,8298,8299,8300] CONDITIONAL_S
Y_MEAS 8298 [(5,4)] HALF_D_PLUS_2 [8290] [] [] [] [] [8297,8298,8299,8300] CONDITIONAL_S
IDLE 8299 [(4,4)] HALF_D_PLUS_2 [8290] [] [] [] [] [8297,8298,8299,8300] CONDITIONAL_S
DISCARD 8300 [(5,4)] 0 [8290] [] [] [] [] [8297,8298,8299,8300] CONDITIONAL_S
INJECT_T 8301 [(0,4)] D [] [] [] [] [] [] none
MERGE 8302 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8312,8309,8310,8311] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8303 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8304 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8305 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8306 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8307 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8308 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8309 [(4,4),(5,4)] D [8302] [] [] [] [((4,4),(5,4))] [8312,8309,8310,8311] CONDITIONAL_S
Y_MEAS 8310 [(5,4)] HALF_D_PLUS_2 [8302] [] [] [] [] [8312,8309,8310,8311] CONDITIONAL_S
IDLE 8311 [(4,4)] HALF_D_PLUS_2 [8302] [] [] [] [] [8312,8309,8310,8311] CONDITIONAL_S
DISCARD 8312 [(5,4)] 0 [8302] [] [] [] [] [8312,8309,8310,8311] CONDITIONAL_S
MERGE 8313 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8313,8314,8315,8316] CONDITIONAL_S
Y_MEAS 8314 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8313,8314,8315,8316] CONDITIONAL_S
IDLE 8315 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8313,8314,8315,8316] CONDITIONAL_S
DISCARD 8316 [(5,4)] 0 [] [] [] [] [] [8313,8314,8315,8316] CONDITIONAL_S
INJECT_T 8317 [(0,4)] D [] [] [] [] [] [] none
MERGE 8318 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8328,8325,8326,8327] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8319 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8320 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8321 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8322 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8323 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8324 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8325 [(4,4),(5,4)] D [8318] [] [] [] [((4,4),(5,4))] [8328,8325,8326,8327] CONDITIONAL_S
Y_MEAS 8326 [(5,4)] HALF_D_PLUS_2 [8318] [] [] [] [] [8328,8325,8326,8327] CONDITIONAL_S
IDLE 8327 [(4,4)] HALF_D_PLUS_2 [8318] [] [] [] [] [8328,8325,8326,8327] CONDITIONAL_S
DISCARD 8328 [(5,4)] 0 [8318] [] [] [] [] [8328,8325,8326,8327] CONDITIONAL_S
MERGE 8329 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8329,8330,8331,8332] CONDITIONAL_S
Y_MEAS 8330 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8329,8330,8331,8332] CONDITIONAL_S
IDLE 8331 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8329,8330,8331,8332] CONDITIONAL_S
DISCARD 8332 [(5,4)] 0 [] [] [] [] [] [8329,8330,8331,8332] CONDITIONAL_S
INJECT_T 8333 [(0,4)] D [] [] [] [] [] [] none
MERGE 8334 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8344,8341,8342,8343] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8335 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8336 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8337 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8338 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8339 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8340 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8341 [(4,4),(5,4)] D [8334] [] [] [] [((4,4),(5,4))] [8344,8341,8342,8343] CONDITIONAL_S
Y_MEAS 8342 [(5,4)] HALF_D_PLUS_2 [8334] [] [] [] [] [8344,8341,8342,8343] CONDITIONAL_S
IDLE 8343 [(4,4)] HALF_D_PLUS_2 [8334] [] [] [] [] [8344,8341,8342,8343] CONDITIONAL_S
DISCARD 8344 [(5,4)] 0 [8334] [] [] [] [] [8344,8341,8342,8343] CONDITIONAL_S
INJECT_T 8345 [(0,4)] D [] [] [] [] [] [] none
MERGE 8346 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8353,8354,8355,8356] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8347 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8348 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8349 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8350 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8351 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8352 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8353 [(4,4),(5,4)] D [8346] [] [] [] [((4,4),(5,4))] [8353,8354,8355,8356] CONDITIONAL_S
Y_MEAS 8354 [(5,4)] HALF_D_PLUS_2 [8346] [] [] [] [] [8353,8354,8355,8356] CONDITIONAL_S
IDLE 8355 [(4,4)] HALF_D_PLUS_2 [8346] [] [] [] [] [8353,8354,8355,8356] CONDITIONAL_S
DISCARD 8356 [(5,4)] 0 [8346] [] [] [] [] [8353,8354,8355,8356] CONDITIONAL_S
MERGE 8357 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8360,8357,8358,8359] CONDITIONAL_S
Y_MEAS 8358 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8360,8357,8358,8359] CONDITIONAL_S
IDLE 8359 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8360,8357,8358,8359] CONDITIONAL_S
DISCARD 8360 [(5,4)] 0 [] [] [] [] [] [8360,8357,8358,8359] CONDITIONAL_S
INJECT_T 8361 [(0,4)] D [] [] [] [] [] [] none
MERGE 8362 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8369,8370,8371,8372] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8363 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8364 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8365 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8366 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8367 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8368 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8369 [(4,4),(5,4)] D [8362] [] [] [] [((4,4),(5,4))] [8369,8370,8371,8372] CONDITIONAL_S
Y_MEAS 8370 [(5,4)] HALF_D_PLUS_2 [8362] [] [] [] [] [8369,8370,8371,8372] CONDITIONAL_S
IDLE 8371 [(4,4)] HALF_D_PLUS_2 [8362] [] [] [] [] [8369,8370,8371,8372] CONDITIONAL_S
DISCARD 8372 [(5,4)] 0 [8362] [] [] [] [] [8369,8370,8371,8372] CONDITIONAL_S
INJECT_T 8373 [(0,4)] D [] [] [] [] [] [] none
MERGE 8374 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8384,8381,8382,8383] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8375 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8376 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8377 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8378 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8379 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8380 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8381 [(4,4),(5,4)] D [8374] [] [] [] [((4,4),(5,4))] [8384,8381,8382,8383] CONDITIONAL_S
Y_MEAS 8382 [(5,4)] HALF_D_PLUS_2 [8374] [] [] [] [] [8384,8381,8382,8383] CONDITIONAL_S
IDLE 8383 [(4,4)] HALF_D_PLUS_2 [8374] [] [] [] [] [8384,8381,8382,8383] CONDITIONAL_S
DISCARD 8384 [(5,4)] 0 [8374] [] [] [] [] [8384,8381,8382,8383] CONDITIONAL_S
INJECT_T 8385 [(0,4)] D [] [] [] [] [] [] none
MERGE 8386 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8393,8394,8395,8396] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8387 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8388 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8389 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8390 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8391 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8392 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8393 [(4,4),(5,4)] D [8386] [] [] [] [((4,4),(5,4))] [8393,8394,8395,8396] CONDITIONAL_S
Y_MEAS 8394 [(5,4)] HALF_D_PLUS_2 [8386] [] [] [] [] [8393,8394,8395,8396] CONDITIONAL_S
IDLE 8395 [(4,4)] HALF_D_PLUS_2 [8386] [] [] [] [] [8393,8394,8395,8396] CONDITIONAL_S
DISCARD 8396 [(5,4)] 0 [8386] [] [] [] [] [8393,8394,8395,8396] CONDITIONAL_S
MERGE 8397 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8400,8397,8398,8399] CONDITIONAL_S
Y_MEAS 8398 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8400,8397,8398,8399] CONDITIONAL_S
IDLE 8399 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8400,8397,8398,8399] CONDITIONAL_S
DISCARD 8400 [(5,4)] 0 [] [] [] [] [] [8400,8397,8398,8399] CONDITIONAL_S
INJECT_T 8401 [(0,4)] D [] [] [] [] [] [] none
MERGE 8402 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8409,8410,8411,8412] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8403 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8404 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8405 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8406 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8407 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8408 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8409 [(4,4),(5,4)] D [8402] [] [] [] [((4,4),(5,4))] [8409,8410,8411,8412] CONDITIONAL_S
Y_MEAS 8410 [(5,4)] HALF_D_PLUS_2 [8402] [] [] [] [] [8409,8410,8411,8412] CONDITIONAL_S
IDLE 8411 [(4,4)] HALF_D_PLUS_2 [8402] [] [] [] [] [8409,8410,8411,8412] CONDITIONAL_S
DISCARD 8412 [(5,4)] 0 [8402] [] [] [] [] [8409,8410,8411,8412] CONDITIONAL_S
MERGE 8413 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8416,8413,8414,8415] CONDITIONAL_S
Y_MEAS 8414 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8416,8413,8414,8415] CONDITIONAL_S
IDLE 8415 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8416,8413,8414,8415] CONDITIONAL_S
DISCARD 8416 [(5,4)] 0 [] [] [] [] [] [8416,8413,8414,8415] CONDITIONAL_S
INJECT_T 8417 [(0,4)] D [] [] [] [] [] [] none
MERGE 8418 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8425,8426,8427,8428] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8419 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8420 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8421 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8422 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8423 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8424 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8425 [(4,4),(5,4)] D [8418] [] [] [] [((4,4),(5,4))] [8425,8426,8427,8428] CONDITIONAL_S
Y_MEAS 8426 [(5,4)] HALF_D_PLUS_2 [8418] [] [] [] [] [8425,8426,8427,8428] CONDITIONAL_S
IDLE 8427 [(4,4)] HALF_D_PLUS_2 [8418] [] [] [] [] [8425,8426,8427,8428] CONDITIONAL_S
DISCARD 8428 [(5,4)] 0 [8418] [] [] [] [] [8425,8426,8427,8428] CONDITIONAL_S
MERGE 8429 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8432,8429,8430,8431] CONDITIONAL_S
Y_MEAS 8430 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8432,8429,8430,8431] CONDITIONAL_S
IDLE 8431 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8432,8429,8430,8431] CONDITIONAL_S
DISCARD 8432 [(5,4)] 0 [] [] [] [] [] [8432,8429,8430,8431] CONDITIONAL_S
INJECT_T 8433 [(0,4)] D [] [] [] [] [] [] none
MERGE 8434 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8441,8442,8443,8444] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8435 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8436 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8437 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8438 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8439 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8440 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8441 [(4,4),(5,4)] D [8434] [] [] [] [((4,4),(5,4))] [8441,8442,8443,8444] CONDITIONAL_S
Y_MEAS 8442 [(5,4)] HALF_D_PLUS_2 [8434] [] [] [] [] [8441,8442,8443,8444] CONDITIONAL_S
IDLE 8443 [(4,4)] HALF_D_PLUS_2 [8434] [] [] [] [] [8441,8442,8443,8444] CONDITIONAL_S
DISCARD 8444 [(5,4)] 0 [8434] [] [] [] [] [8441,8442,8443,8444] CONDITIONAL_S
INJECT_T 8445 [(0,4)] D [] [] [] [] [] [] none
MERGE 8446 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8456,8453,8454,8455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8447 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8448 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8449 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8450 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8451 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8452 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8453 [(4,4),(5,4)] D [8446] [] [] [] [((4,4),(5,4))] [8456,8453,8454,8455] CONDITIONAL_S
Y_MEAS 8454 [(5,4)] HALF_D_PLUS_2 [8446] [] [] [] [] [8456,8453,8454,8455] CONDITIONAL_S
IDLE 8455 [(4,4)] HALF_D_PLUS_2 [8446] [] [] [] [] [8456,8453,8454,8455] CONDITIONAL_S
DISCARD 8456 [(5,4)] 0 [8446] [] [] [] [] [8456,8453,8454,8455] CONDITIONAL_S
INJECT_T 8457 [(0,4)] D [] [] [] [] [] [] none
MERGE 8458 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8465,8466,8467,8468] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8459 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8460 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8461 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8462 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8463 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8464 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8465 [(4,4),(5,4)] D [8458] [] [] [] [((4,4),(5,4))] [8465,8466,8467,8468] CONDITIONAL_S
Y_MEAS 8466 [(5,4)] HALF_D_PLUS_2 [8458] [] [] [] [] [8465,8466,8467,8468] CONDITIONAL_S
IDLE 8467 [(4,4)] HALF_D_PLUS_2 [8458] [] [] [] [] [8465,8466,8467,8468] CONDITIONAL_S
DISCARD 8468 [(5,4)] 0 [8458] [] [] [] [] [8465,8466,8467,8468] CONDITIONAL_S
INJECT_T 8469 [(0,4)] D [] [] [] [] [] [] none
MERGE 8470 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8480,8477,8478,8479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8471 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8472 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8473 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8474 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8475 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8476 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8477 [(4,4),(5,4)] D [8470] [] [] [] [((4,4),(5,4))] [8480,8477,8478,8479] CONDITIONAL_S
Y_MEAS 8478 [(5,4)] HALF_D_PLUS_2 [8470] [] [] [] [] [8480,8477,8478,8479] CONDITIONAL_S
IDLE 8479 [(4,4)] HALF_D_PLUS_2 [8470] [] [] [] [] [8480,8477,8478,8479] CONDITIONAL_S
DISCARD 8480 [(5,4)] 0 [8470] [] [] [] [] [8480,8477,8478,8479] CONDITIONAL_S
INJECT_T 8481 [(0,4)] D [] [] [] [] [] [] none
MERGE 8482 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8489,8490,8491,8492] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8483 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8484 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8485 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8486 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8487 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8488 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8489 [(4,4),(5,4)] D [8482] [] [] [] [((4,4),(5,4))] [8489,8490,8491,8492] CONDITIONAL_S
Y_MEAS 8490 [(5,4)] HALF_D_PLUS_2 [8482] [] [] [] [] [8489,8490,8491,8492] CONDITIONAL_S
IDLE 8491 [(4,4)] HALF_D_PLUS_2 [8482] [] [] [] [] [8489,8490,8491,8492] CONDITIONAL_S
DISCARD 8492 [(5,4)] 0 [8482] [] [] [] [] [8489,8490,8491,8492] CONDITIONAL_S
INJECT_T 8493 [(0,4)] D [] [] [] [] [] [] none
MERGE 8494 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8504,8501,8502,8503] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8495 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8496 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8497 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8498 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8499 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8500 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8501 [(4,4),(5,4)] D [8494] [] [] [] [((4,4),(5,4))] [8504,8501,8502,8503] CONDITIONAL_S
Y_MEAS 8502 [(5,4)] HALF_D_PLUS_2 [8494] [] [] [] [] [8504,8501,8502,8503] CONDITIONAL_S
IDLE 8503 [(4,4)] HALF_D_PLUS_2 [8494] [] [] [] [] [8504,8501,8502,8503] CONDITIONAL_S
DISCARD 8504 [(5,4)] 0 [8494] [] [] [] [] [8504,8501,8502,8503] CONDITIONAL_S
INJECT_T 8505 [(0,4)] D [] [] [] [] [] [] none
MERGE 8506 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8513,8514,8515,8516] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8507 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8508 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8509 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8510 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8511 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8512 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8513 [(4,4),(5,4)] D [8506] [] [] [] [((4,4),(5,4))] [8513,8514,8515,8516] CONDITIONAL_S
Y_MEAS 8514 [(5,4)] HALF_D_PLUS_2 [8506] [] [] [] [] [8513,8514,8515,8516] CONDITIONAL_S
IDLE 8515 [(4,4)] HALF_D_PLUS_2 [8506] [] [] [] [] [8513,8514,8515,8516] CONDITIONAL_S
DISCARD 8516 [(5,4)] 0 [8506] [] [] [] [] [8513,8514,8515,8516] CONDITIONAL_S
INJECT_T 8517 [(0,4)] D [] [] [] [] [] [] none
MERGE 8518 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8528,8525,8526,8527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8519 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8520 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8521 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8522 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8523 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8524 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8525 [(4,4),(5,4)] D [8518] [] [] [] [((4,4),(5,4))] [8528,8525,8526,8527] CONDITIONAL_S
Y_MEAS 8526 [(5,4)] HALF_D_PLUS_2 [8518] [] [] [] [] [8528,8525,8526,8527] CONDITIONAL_S
IDLE 8527 [(4,4)] HALF_D_PLUS_2 [8518] [] [] [] [] [8528,8525,8526,8527] CONDITIONAL_S
DISCARD 8528 [(5,4)] 0 [8518] [] [] [] [] [8528,8525,8526,8527] CONDITIONAL_S
MERGE 8529 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8529,8530,8531,8532] CONDITIONAL_S
Y_MEAS 8530 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8529,8530,8531,8532] CONDITIONAL_S
IDLE 8531 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8529,8530,8531,8532] CONDITIONAL_S
DISCARD 8532 [(5,4)] 0 [] [] [] [] [] [8529,8530,8531,8532] CONDITIONAL_S
INJECT_T 8533 [(0,4)] D [] [] [] [] [] [] none
MERGE 8534 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8544,8541,8542,8543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8535 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8536 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8537 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8538 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8539 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8540 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8541 [(4,4),(5,4)] D [8534] [] [] [] [((4,4),(5,4))] [8544,8541,8542,8543] CONDITIONAL_S
Y_MEAS 8542 [(5,4)] HALF_D_PLUS_2 [8534] [] [] [] [] [8544,8541,8542,8543] CONDITIONAL_S
IDLE 8543 [(4,4)] HALF_D_PLUS_2 [8534] [] [] [] [] [8544,8541,8542,8543] CONDITIONAL_S
DISCARD 8544 [(5,4)] 0 [8534] [] [] [] [] [8544,8541,8542,8543] CONDITIONAL_S
INJECT_T 8545 [(0,4)] D [] [] [] [] [] [] none
MERGE 8546 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8553,8554,8555,8556] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8547 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8548 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8549 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8550 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8551 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8552 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8553 [(4,4),(5,4)] D [8546] [] [] [] [((4,4),(5,4))] [8553,8554,8555,8556] CONDITIONAL_S
Y_MEAS 8554 [(5,4)] HALF_D_PLUS_2 [8546] [] [] [] [] [8553,8554,8555,8556] CONDITIONAL_S
IDLE 8555 [(4,4)] HALF_D_PLUS_2 [8546] [] [] [] [] [8553,8554,8555,8556] CONDITIONAL_S
DISCARD 8556 [(5,4)] 0 [8546] [] [] [] [] [8553,8554,8555,8556] CONDITIONAL_S
MERGE 8557 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8560,8557,8558,8559] CONDITIONAL_S
Y_MEAS 8558 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8560,8557,8558,8559] CONDITIONAL_S
IDLE 8559 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8560,8557,8558,8559] CONDITIONAL_S
DISCARD 8560 [(5,4)] 0 [] [] [] [] [] [8560,8557,8558,8559] CONDITIONAL_S
INJECT_T 8561 [(0,4)] D [] [] [] [] [] [] none
MERGE 8562 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8569,8570,8571,8572] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8563 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8564 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8565 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8566 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8567 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8568 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8569 [(4,4),(5,4)] D [8562] [] [] [] [((4,4),(5,4))] [8569,8570,8571,8572] CONDITIONAL_S
Y_MEAS 8570 [(5,4)] HALF_D_PLUS_2 [8562] [] [] [] [] [8569,8570,8571,8572] CONDITIONAL_S
IDLE 8571 [(4,4)] HALF_D_PLUS_2 [8562] [] [] [] [] [8569,8570,8571,8572] CONDITIONAL_S
DISCARD 8572 [(5,4)] 0 [8562] [] [] [] [] [8569,8570,8571,8572] CONDITIONAL_S
MERGE 8573 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8576,8573,8574,8575] CONDITIONAL_S
Y_MEAS 8574 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8576,8573,8574,8575] CONDITIONAL_S
IDLE 8575 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8576,8573,8574,8575] CONDITIONAL_S
DISCARD 8576 [(5,4)] 0 [] [] [] [] [] [8576,8573,8574,8575] CONDITIONAL_S
INJECT_T 8577 [(0,4)] D [] [] [] [] [] [] none
MERGE 8578 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8585,8586,8587,8588] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8579 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8580 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8581 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8582 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8583 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8584 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8585 [(4,4),(5,4)] D [8578] [] [] [] [((4,4),(5,4))] [8585,8586,8587,8588] CONDITIONAL_S
Y_MEAS 8586 [(5,4)] HALF_D_PLUS_2 [8578] [] [] [] [] [8585,8586,8587,8588] CONDITIONAL_S
IDLE 8587 [(4,4)] HALF_D_PLUS_2 [8578] [] [] [] [] [8585,8586,8587,8588] CONDITIONAL_S
DISCARD 8588 [(5,4)] 0 [8578] [] [] [] [] [8585,8586,8587,8588] CONDITIONAL_S
INJECT_T 8589 [(0,4)] D [] [] [] [] [] [] none
MERGE 8590 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8600,8597,8598,8599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8591 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8592 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8593 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8594 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8595 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8596 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8597 [(4,4),(5,4)] D [8590] [] [] [] [((4,4),(5,4))] [8600,8597,8598,8599] CONDITIONAL_S
Y_MEAS 8598 [(5,4)] HALF_D_PLUS_2 [8590] [] [] [] [] [8600,8597,8598,8599] CONDITIONAL_S
IDLE 8599 [(4,4)] HALF_D_PLUS_2 [8590] [] [] [] [] [8600,8597,8598,8599] CONDITIONAL_S
DISCARD 8600 [(5,4)] 0 [8590] [] [] [] [] [8600,8597,8598,8599] CONDITIONAL_S
MERGE 8601 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8601,8602,8603,8604] CONDITIONAL_S
Y_MEAS 8602 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8601,8602,8603,8604] CONDITIONAL_S
IDLE 8603 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8601,8602,8603,8604] CONDITIONAL_S
DISCARD 8604 [(5,4)] 0 [] [] [] [] [] [8601,8602,8603,8604] CONDITIONAL_S
INJECT_T 8605 [(0,4)] D [] [] [] [] [] [] none
MERGE 8606 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8616,8613,8614,8615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8607 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8608 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8609 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8610 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8611 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8612 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8613 [(4,4),(5,4)] D [8606] [] [] [] [((4,4),(5,4))] [8616,8613,8614,8615] CONDITIONAL_S
Y_MEAS 8614 [(5,4)] HALF_D_PLUS_2 [8606] [] [] [] [] [8616,8613,8614,8615] CONDITIONAL_S
IDLE 8615 [(4,4)] HALF_D_PLUS_2 [8606] [] [] [] [] [8616,8613,8614,8615] CONDITIONAL_S
DISCARD 8616 [(5,4)] 0 [8606] [] [] [] [] [8616,8613,8614,8615] CONDITIONAL_S
MERGE 8617 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8617,8618,8619,8620] CONDITIONAL_S
Y_MEAS 8618 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8617,8618,8619,8620] CONDITIONAL_S
IDLE 8619 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8617,8618,8619,8620] CONDITIONAL_S
DISCARD 8620 [(5,4)] 0 [] [] [] [] [] [8617,8618,8619,8620] CONDITIONAL_S
INJECT_T 8621 [(0,4)] D [] [] [] [] [] [] none
MERGE 8622 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8632,8629,8630,8631] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8623 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8624 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8625 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8626 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8627 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8628 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8629 [(4,4),(5,4)] D [8622] [] [] [] [((4,4),(5,4))] [8632,8629,8630,8631] CONDITIONAL_S
Y_MEAS 8630 [(5,4)] HALF_D_PLUS_2 [8622] [] [] [] [] [8632,8629,8630,8631] CONDITIONAL_S
IDLE 8631 [(4,4)] HALF_D_PLUS_2 [8622] [] [] [] [] [8632,8629,8630,8631] CONDITIONAL_S
DISCARD 8632 [(5,4)] 0 [8622] [] [] [] [] [8632,8629,8630,8631] CONDITIONAL_S
MERGE 8633 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8633,8634,8635,8636] CONDITIONAL_S
Y_MEAS 8634 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8633,8634,8635,8636] CONDITIONAL_S
IDLE 8635 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8633,8634,8635,8636] CONDITIONAL_S
DISCARD 8636 [(5,4)] 0 [] [] [] [] [] [8633,8634,8635,8636] CONDITIONAL_S
INJECT_T 8637 [(0,4)] D [] [] [] [] [] [] none
MERGE 8638 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8648,8645,8646,8647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8639 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8640 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8641 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8642 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8643 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8644 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8645 [(4,4),(5,4)] D [8638] [] [] [] [((4,4),(5,4))] [8648,8645,8646,8647] CONDITIONAL_S
Y_MEAS 8646 [(5,4)] HALF_D_PLUS_2 [8638] [] [] [] [] [8648,8645,8646,8647] CONDITIONAL_S
IDLE 8647 [(4,4)] HALF_D_PLUS_2 [8638] [] [] [] [] [8648,8645,8646,8647] CONDITIONAL_S
DISCARD 8648 [(5,4)] 0 [8638] [] [] [] [] [8648,8645,8646,8647] CONDITIONAL_S
INJECT_T 8649 [(0,4)] D [] [] [] [] [] [] none
MERGE 8650 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8657,8658,8659,8660] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8651 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8652 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8653 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8654 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8655 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8656 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8657 [(4,4),(5,4)] D [8650] [] [] [] [((4,4),(5,4))] [8657,8658,8659,8660] CONDITIONAL_S
Y_MEAS 8658 [(5,4)] HALF_D_PLUS_2 [8650] [] [] [] [] [8657,8658,8659,8660] CONDITIONAL_S
IDLE 8659 [(4,4)] HALF_D_PLUS_2 [8650] [] [] [] [] [8657,8658,8659,8660] CONDITIONAL_S
DISCARD 8660 [(5,4)] 0 [8650] [] [] [] [] [8657,8658,8659,8660] CONDITIONAL_S
MERGE 8661 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8664,8661,8662,8663] CONDITIONAL_S
Y_MEAS 8662 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8664,8661,8662,8663] CONDITIONAL_S
IDLE 8663 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8664,8661,8662,8663] CONDITIONAL_S
DISCARD 8664 [(5,4)] 0 [] [] [] [] [] [8664,8661,8662,8663] CONDITIONAL_S
INJECT_T 8665 [(0,4)] D [] [] [] [] [] [] none
MERGE 8666 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8673,8674,8675,8676] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8667 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8668 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8669 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8670 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8671 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8672 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8673 [(4,4),(5,4)] D [8666] [] [] [] [((4,4),(5,4))] [8673,8674,8675,8676] CONDITIONAL_S
Y_MEAS 8674 [(5,4)] HALF_D_PLUS_2 [8666] [] [] [] [] [8673,8674,8675,8676] CONDITIONAL_S
IDLE 8675 [(4,4)] HALF_D_PLUS_2 [8666] [] [] [] [] [8673,8674,8675,8676] CONDITIONAL_S
DISCARD 8676 [(5,4)] 0 [8666] [] [] [] [] [8673,8674,8675,8676] CONDITIONAL_S
INJECT_T 8677 [(0,4)] D [] [] [] [] [] [] none
MERGE 8678 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8688,8685,8686,8687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8679 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8680 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8681 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8682 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8683 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8684 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8685 [(4,4),(5,4)] D [8678] [] [] [] [((4,4),(5,4))] [8688,8685,8686,8687] CONDITIONAL_S
Y_MEAS 8686 [(5,4)] HALF_D_PLUS_2 [8678] [] [] [] [] [8688,8685,8686,8687] CONDITIONAL_S
IDLE 8687 [(4,4)] HALF_D_PLUS_2 [8678] [] [] [] [] [8688,8685,8686,8687] CONDITIONAL_S
DISCARD 8688 [(5,4)] 0 [8678] [] [] [] [] [8688,8685,8686,8687] CONDITIONAL_S
MERGE 8689 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8689,8690,8691,8692] CONDITIONAL_S
Y_MEAS 8690 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8689,8690,8691,8692] CONDITIONAL_S
IDLE 8691 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8689,8690,8691,8692] CONDITIONAL_S
DISCARD 8692 [(5,4)] 0 [] [] [] [] [] [8689,8690,8691,8692] CONDITIONAL_S
INJECT_T 8693 [(0,4)] D [] [] [] [] [] [] none
MERGE 8694 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8704,8701,8702,8703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8695 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8696 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8697 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8698 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8699 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8700 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8701 [(4,4),(5,4)] D [8694] [] [] [] [((4,4),(5,4))] [8704,8701,8702,8703] CONDITIONAL_S
Y_MEAS 8702 [(5,4)] HALF_D_PLUS_2 [8694] [] [] [] [] [8704,8701,8702,8703] CONDITIONAL_S
IDLE 8703 [(4,4)] HALF_D_PLUS_2 [8694] [] [] [] [] [8704,8701,8702,8703] CONDITIONAL_S
DISCARD 8704 [(5,4)] 0 [8694] [] [] [] [] [8704,8701,8702,8703] CONDITIONAL_S
INJECT_T 8705 [(0,4)] D [] [] [] [] [] [] none
MERGE 8706 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8713,8714,8715,8716] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8707 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8708 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8709 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8710 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8711 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8712 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8713 [(4,4),(5,4)] D [8706] [] [] [] [((4,4),(5,4))] [8713,8714,8715,8716] CONDITIONAL_S
Y_MEAS 8714 [(5,4)] HALF_D_PLUS_2 [8706] [] [] [] [] [8713,8714,8715,8716] CONDITIONAL_S
IDLE 8715 [(4,4)] HALF_D_PLUS_2 [8706] [] [] [] [] [8713,8714,8715,8716] CONDITIONAL_S
DISCARD 8716 [(5,4)] 0 [8706] [] [] [] [] [8713,8714,8715,8716] CONDITIONAL_S
INJECT_T 8717 [(0,4)] D [] [] [] [] [] [] none
MERGE 8718 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8728,8725,8726,8727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8719 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8720 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8721 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8722 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8723 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8724 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8725 [(4,4),(5,4)] D [8718] [] [] [] [((4,4),(5,4))] [8728,8725,8726,8727] CONDITIONAL_S
Y_MEAS 8726 [(5,4)] HALF_D_PLUS_2 [8718] [] [] [] [] [8728,8725,8726,8727] CONDITIONAL_S
IDLE 8727 [(4,4)] HALF_D_PLUS_2 [8718] [] [] [] [] [8728,8725,8726,8727] CONDITIONAL_S
DISCARD 8728 [(5,4)] 0 [8718] [] [] [] [] [8728,8725,8726,8727] CONDITIONAL_S
MERGE 8729 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8729,8730,8731,8732] CONDITIONAL_S
Y_MEAS 8730 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8729,8730,8731,8732] CONDITIONAL_S
IDLE 8731 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8729,8730,8731,8732] CONDITIONAL_S
DISCARD 8732 [(5,4)] 0 [] [] [] [] [] [8729,8730,8731,8732] CONDITIONAL_S
INJECT_T 8733 [(0,4)] D [] [] [] [] [] [] none
MERGE 8734 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8744,8741,8742,8743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8735 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8736 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8737 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8738 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8739 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8740 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8741 [(4,4),(5,4)] D [8734] [] [] [] [((4,4),(5,4))] [8744,8741,8742,8743] CONDITIONAL_S
Y_MEAS 8742 [(5,4)] HALF_D_PLUS_2 [8734] [] [] [] [] [8744,8741,8742,8743] CONDITIONAL_S
IDLE 8743 [(4,4)] HALF_D_PLUS_2 [8734] [] [] [] [] [8744,8741,8742,8743] CONDITIONAL_S
DISCARD 8744 [(5,4)] 0 [8734] [] [] [] [] [8744,8741,8742,8743] CONDITIONAL_S
MERGE 8745 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8745,8746,8747,8748] CONDITIONAL_S
Y_MEAS 8746 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8745,8746,8747,8748] CONDITIONAL_S
IDLE 8747 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8745,8746,8747,8748] CONDITIONAL_S
DISCARD 8748 [(5,4)] 0 [] [] [] [] [] [8745,8746,8747,8748] CONDITIONAL_S
INJECT_T 8749 [(0,4)] D [] [] [] [] [] [] none
MERGE 8750 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8760,8757,8758,8759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8751 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8752 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8753 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8754 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8755 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8756 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8757 [(4,4),(5,4)] D [8750] [] [] [] [((4,4),(5,4))] [8760,8757,8758,8759] CONDITIONAL_S
Y_MEAS 8758 [(5,4)] HALF_D_PLUS_2 [8750] [] [] [] [] [8760,8757,8758,8759] CONDITIONAL_S
IDLE 8759 [(4,4)] HALF_D_PLUS_2 [8750] [] [] [] [] [8760,8757,8758,8759] CONDITIONAL_S
DISCARD 8760 [(5,4)] 0 [8750] [] [] [] [] [8760,8757,8758,8759] CONDITIONAL_S
INJECT_T 8761 [(0,4)] D [] [] [] [] [] [] none
MERGE 8762 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8769,8770,8771,8772] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8763 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8764 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8765 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8766 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8767 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8768 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8769 [(4,4),(5,4)] D [8762] [] [] [] [((4,4),(5,4))] [8769,8770,8771,8772] CONDITIONAL_S
Y_MEAS 8770 [(5,4)] HALF_D_PLUS_2 [8762] [] [] [] [] [8769,8770,8771,8772] CONDITIONAL_S
IDLE 8771 [(4,4)] HALF_D_PLUS_2 [8762] [] [] [] [] [8769,8770,8771,8772] CONDITIONAL_S
DISCARD 8772 [(5,4)] 0 [8762] [] [] [] [] [8769,8770,8771,8772] CONDITIONAL_S
MERGE 8773 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8776,8773,8774,8775] CONDITIONAL_S
Y_MEAS 8774 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8776,8773,8774,8775] CONDITIONAL_S
IDLE 8775 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8776,8773,8774,8775] CONDITIONAL_S
DISCARD 8776 [(5,4)] 0 [] [] [] [] [] [8776,8773,8774,8775] CONDITIONAL_S
INJECT_T 8777 [(0,4)] D [] [] [] [] [] [] none
MERGE 8778 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8785,8786,8787,8788] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8779 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8780 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8781 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8782 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8783 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8784 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8785 [(4,4),(5,4)] D [8778] [] [] [] [((4,4),(5,4))] [8785,8786,8787,8788] CONDITIONAL_S
Y_MEAS 8786 [(5,4)] HALF_D_PLUS_2 [8778] [] [] [] [] [8785,8786,8787,8788] CONDITIONAL_S
IDLE 8787 [(4,4)] HALF_D_PLUS_2 [8778] [] [] [] [] [8785,8786,8787,8788] CONDITIONAL_S
DISCARD 8788 [(5,4)] 0 [8778] [] [] [] [] [8785,8786,8787,8788] CONDITIONAL_S
INJECT_T 8789 [(0,4)] D [] [] [] [] [] [] none
MERGE 8790 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8800,8797,8798,8799] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8791 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8792 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8793 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8794 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8795 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8796 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8797 [(4,4),(5,4)] D [8790] [] [] [] [((4,4),(5,4))] [8800,8797,8798,8799] CONDITIONAL_S
Y_MEAS 8798 [(5,4)] HALF_D_PLUS_2 [8790] [] [] [] [] [8800,8797,8798,8799] CONDITIONAL_S
IDLE 8799 [(4,4)] HALF_D_PLUS_2 [8790] [] [] [] [] [8800,8797,8798,8799] CONDITIONAL_S
DISCARD 8800 [(5,4)] 0 [8790] [] [] [] [] [8800,8797,8798,8799] CONDITIONAL_S
INJECT_T 8801 [(0,4)] D [] [] [] [] [] [] none
MERGE 8802 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8809,8810,8811,8812] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8803 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8804 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8805 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8806 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8807 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8808 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8809 [(4,4),(5,4)] D [8802] [] [] [] [((4,4),(5,4))] [8809,8810,8811,8812] CONDITIONAL_S
Y_MEAS 8810 [(5,4)] HALF_D_PLUS_2 [8802] [] [] [] [] [8809,8810,8811,8812] CONDITIONAL_S
IDLE 8811 [(4,4)] HALF_D_PLUS_2 [8802] [] [] [] [] [8809,8810,8811,8812] CONDITIONAL_S
DISCARD 8812 [(5,4)] 0 [8802] [] [] [] [] [8809,8810,8811,8812] CONDITIONAL_S
INJECT_T 8813 [(0,4)] D [] [] [] [] [] [] none
MERGE 8814 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8824,8821,8822,8823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8815 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8816 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8817 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8818 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8819 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8820 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8821 [(4,4),(5,4)] D [8814] [] [] [] [((4,4),(5,4))] [8824,8821,8822,8823] CONDITIONAL_S
Y_MEAS 8822 [(5,4)] HALF_D_PLUS_2 [8814] [] [] [] [] [8824,8821,8822,8823] CONDITIONAL_S
IDLE 8823 [(4,4)] HALF_D_PLUS_2 [8814] [] [] [] [] [8824,8821,8822,8823] CONDITIONAL_S
DISCARD 8824 [(5,4)] 0 [8814] [] [] [] [] [8824,8821,8822,8823] CONDITIONAL_S
MERGE 8825 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8825,8826,8827,8828] CONDITIONAL_S
Y_MEAS 8826 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8825,8826,8827,8828] CONDITIONAL_S
IDLE 8827 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8825,8826,8827,8828] CONDITIONAL_S
DISCARD 8828 [(5,4)] 0 [] [] [] [] [] [8825,8826,8827,8828] CONDITIONAL_S
INJECT_T 8829 [(0,4)] D [] [] [] [] [] [] none
MERGE 8830 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8840,8837,8838,8839] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8831 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8832 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8833 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8834 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8835 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8836 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8837 [(4,4),(5,4)] D [8830] [] [] [] [((4,4),(5,4))] [8840,8837,8838,8839] CONDITIONAL_S
Y_MEAS 8838 [(5,4)] HALF_D_PLUS_2 [8830] [] [] [] [] [8840,8837,8838,8839] CONDITIONAL_S
IDLE 8839 [(4,4)] HALF_D_PLUS_2 [8830] [] [] [] [] [8840,8837,8838,8839] CONDITIONAL_S
DISCARD 8840 [(5,4)] 0 [8830] [] [] [] [] [8840,8837,8838,8839] CONDITIONAL_S
INJECT_T 8841 [(0,4)] D [] [] [] [] [] [] none
MERGE 8842 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8849,8850,8851,8852] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8843 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8844 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8845 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8846 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8847 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8848 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8849 [(4,4),(5,4)] D [8842] [] [] [] [((4,4),(5,4))] [8849,8850,8851,8852] CONDITIONAL_S
Y_MEAS 8850 [(5,4)] HALF_D_PLUS_2 [8842] [] [] [] [] [8849,8850,8851,8852] CONDITIONAL_S
IDLE 8851 [(4,4)] HALF_D_PLUS_2 [8842] [] [] [] [] [8849,8850,8851,8852] CONDITIONAL_S
DISCARD 8852 [(5,4)] 0 [8842] [] [] [] [] [8849,8850,8851,8852] CONDITIONAL_S
MERGE 8853 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8856,8853,8854,8855] CONDITIONAL_S
Y_MEAS 8854 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8856,8853,8854,8855] CONDITIONAL_S
IDLE 8855 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8856,8853,8854,8855] CONDITIONAL_S
DISCARD 8856 [(5,4)] 0 [] [] [] [] [] [8856,8853,8854,8855] CONDITIONAL_S
INJECT_T 8857 [(0,4)] D [] [] [] [] [] [] none
MERGE 8858 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8865,8866,8867,8868] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8859 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8860 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8861 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8862 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8863 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8864 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8865 [(4,4),(5,4)] D [8858] [] [] [] [((4,4),(5,4))] [8865,8866,8867,8868] CONDITIONAL_S
Y_MEAS 8866 [(5,4)] HALF_D_PLUS_2 [8858] [] [] [] [] [8865,8866,8867,8868] CONDITIONAL_S
IDLE 8867 [(4,4)] HALF_D_PLUS_2 [8858] [] [] [] [] [8865,8866,8867,8868] CONDITIONAL_S
DISCARD 8868 [(5,4)] 0 [8858] [] [] [] [] [8865,8866,8867,8868] CONDITIONAL_S
MERGE 8869 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8872,8869,8870,8871] CONDITIONAL_S
Y_MEAS 8870 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8872,8869,8870,8871] CONDITIONAL_S
IDLE 8871 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8872,8869,8870,8871] CONDITIONAL_S
DISCARD 8872 [(5,4)] 0 [] [] [] [] [] [8872,8869,8870,8871] CONDITIONAL_S
INJECT_T 8873 [(0,4)] D [] [] [] [] [] [] none
MERGE 8874 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8881,8882,8883,8884] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8875 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8876 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8877 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8878 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8879 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8880 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8881 [(4,4),(5,4)] D [8874] [] [] [] [((4,4),(5,4))] [8881,8882,8883,8884] CONDITIONAL_S
Y_MEAS 8882 [(5,4)] HALF_D_PLUS_2 [8874] [] [] [] [] [8881,8882,8883,8884] CONDITIONAL_S
IDLE 8883 [(4,4)] HALF_D_PLUS_2 [8874] [] [] [] [] [8881,8882,8883,8884] CONDITIONAL_S
DISCARD 8884 [(5,4)] 0 [8874] [] [] [] [] [8881,8882,8883,8884] CONDITIONAL_S
MERGE 8885 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8888,8885,8886,8887] CONDITIONAL_S
Y_MEAS 8886 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8888,8885,8886,8887] CONDITIONAL_S
IDLE 8887 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8888,8885,8886,8887] CONDITIONAL_S
DISCARD 8888 [(5,4)] 0 [] [] [] [] [] [8888,8885,8886,8887] CONDITIONAL_S
INJECT_T 8889 [(0,4)] D [] [] [] [] [] [] none
MERGE 8890 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8897,8898,8899,8900] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8891 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8892 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8893 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8894 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8895 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8896 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8897 [(4,4),(5,4)] D [8890] [] [] [] [((4,4),(5,4))] [8897,8898,8899,8900] CONDITIONAL_S
Y_MEAS 8898 [(5,4)] HALF_D_PLUS_2 [8890] [] [] [] [] [8897,8898,8899,8900] CONDITIONAL_S
IDLE 8899 [(4,4)] HALF_D_PLUS_2 [8890] [] [] [] [] [8897,8898,8899,8900] CONDITIONAL_S
DISCARD 8900 [(5,4)] 0 [8890] [] [] [] [] [8897,8898,8899,8900] CONDITIONAL_S
MERGE 8901 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8904,8901,8902,8903] CONDITIONAL_S
Y_MEAS 8902 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8904,8901,8902,8903] CONDITIONAL_S
IDLE 8903 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8904,8901,8902,8903] CONDITIONAL_S
DISCARD 8904 [(5,4)] 0 [] [] [] [] [] [8904,8901,8902,8903] CONDITIONAL_S
INJECT_T 8905 [(0,4)] D [] [] [] [] [] [] none
MERGE 8906 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8913,8914,8915,8916] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8907 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8908 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8909 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8910 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8911 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8912 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8913 [(4,4),(5,4)] D [8906] [] [] [] [((4,4),(5,4))] [8913,8914,8915,8916] CONDITIONAL_S
Y_MEAS 8914 [(5,4)] HALF_D_PLUS_2 [8906] [] [] [] [] [8913,8914,8915,8916] CONDITIONAL_S
IDLE 8915 [(4,4)] HALF_D_PLUS_2 [8906] [] [] [] [] [8913,8914,8915,8916] CONDITIONAL_S
DISCARD 8916 [(5,4)] 0 [8906] [] [] [] [] [8913,8914,8915,8916] CONDITIONAL_S
MERGE 8917 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8920,8917,8918,8919] CONDITIONAL_S
Y_MEAS 8918 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8920,8917,8918,8919] CONDITIONAL_S
IDLE 8919 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8920,8917,8918,8919] CONDITIONAL_S
DISCARD 8920 [(5,4)] 0 [] [] [] [] [] [8920,8917,8918,8919] CONDITIONAL_S
INJECT_T 8921 [(0,4)] D [] [] [] [] [] [] none
MERGE 8922 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8929,8930,8931,8932] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8923 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8924 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8925 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8926 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8927 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8928 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8929 [(4,4),(5,4)] D [8922] [] [] [] [((4,4),(5,4))] [8929,8930,8931,8932] CONDITIONAL_S
Y_MEAS 8930 [(5,4)] HALF_D_PLUS_2 [8922] [] [] [] [] [8929,8930,8931,8932] CONDITIONAL_S
IDLE 8931 [(4,4)] HALF_D_PLUS_2 [8922] [] [] [] [] [8929,8930,8931,8932] CONDITIONAL_S
DISCARD 8932 [(5,4)] 0 [8922] [] [] [] [] [8929,8930,8931,8932] CONDITIONAL_S
MERGE 8933 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8936,8933,8934,8935] CONDITIONAL_S
Y_MEAS 8934 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8936,8933,8934,8935] CONDITIONAL_S
IDLE 8935 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8936,8933,8934,8935] CONDITIONAL_S
DISCARD 8936 [(5,4)] 0 [] [] [] [] [] [8936,8933,8934,8935] CONDITIONAL_S
INJECT_T 8937 [(0,4)] D [] [] [] [] [] [] none
MERGE 8938 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8945,8946,8947,8948] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8939 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8940 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8941 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8942 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8943 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8944 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8945 [(4,4),(5,4)] D [8938] [] [] [] [((4,4),(5,4))] [8945,8946,8947,8948] CONDITIONAL_S
Y_MEAS 8946 [(5,4)] HALF_D_PLUS_2 [8938] [] [] [] [] [8945,8946,8947,8948] CONDITIONAL_S
IDLE 8947 [(4,4)] HALF_D_PLUS_2 [8938] [] [] [] [] [8945,8946,8947,8948] CONDITIONAL_S
DISCARD 8948 [(5,4)] 0 [8938] [] [] [] [] [8945,8946,8947,8948] CONDITIONAL_S
INJECT_T 8949 [(0,4)] D [] [] [] [] [] [] none
MERGE 8950 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8960,8957,8958,8959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8951 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8952 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8953 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8954 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8955 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8956 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8957 [(4,4),(5,4)] D [8950] [] [] [] [((4,4),(5,4))] [8960,8957,8958,8959] CONDITIONAL_S
Y_MEAS 8958 [(5,4)] HALF_D_PLUS_2 [8950] [] [] [] [] [8960,8957,8958,8959] CONDITIONAL_S
IDLE 8959 [(4,4)] HALF_D_PLUS_2 [8950] [] [] [] [] [8960,8957,8958,8959] CONDITIONAL_S
DISCARD 8960 [(5,4)] 0 [8950] [] [] [] [] [8960,8957,8958,8959] CONDITIONAL_S
MERGE 8961 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8961,8962,8963,8964] CONDITIONAL_S
Y_MEAS 8962 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8961,8962,8963,8964] CONDITIONAL_S
IDLE 8963 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8961,8962,8963,8964] CONDITIONAL_S
DISCARD 8964 [(5,4)] 0 [] [] [] [] [] [8961,8962,8963,8964] CONDITIONAL_S
INJECT_T 8965 [(0,4)] D [] [] [] [] [] [] none
MERGE 8966 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8976,8973,8974,8975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8967 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8968 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8969 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8970 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8971 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8972 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8973 [(4,4),(5,4)] D [8966] [] [] [] [((4,4),(5,4))] [8976,8973,8974,8975] CONDITIONAL_S
Y_MEAS 8974 [(5,4)] HALF_D_PLUS_2 [8966] [] [] [] [] [8976,8973,8974,8975] CONDITIONAL_S
IDLE 8975 [(4,4)] HALF_D_PLUS_2 [8966] [] [] [] [] [8976,8973,8974,8975] CONDITIONAL_S
DISCARD 8976 [(5,4)] 0 [8966] [] [] [] [] [8976,8973,8974,8975] CONDITIONAL_S
MERGE 8977 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8977,8978,8979,8980] CONDITIONAL_S
Y_MEAS 8978 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8977,8978,8979,8980] CONDITIONAL_S
IDLE 8979 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8977,8978,8979,8980] CONDITIONAL_S
DISCARD 8980 [(5,4)] 0 [] [] [] [] [] [8977,8978,8979,8980] CONDITIONAL_S
INJECT_T 8981 [(0,4)] D [] [] [] [] [] [] none
MERGE 8982 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8992,8989,8990,8991] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8983 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8984 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8985 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8986 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8987 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8988 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8989 [(4,4),(5,4)] D [8982] [] [] [] [((4,4),(5,4))] [8992,8989,8990,8991] CONDITIONAL_S
Y_MEAS 8990 [(5,4)] HALF_D_PLUS_2 [8982] [] [] [] [] [8992,8989,8990,8991] CONDITIONAL_S
IDLE 8991 [(4,4)] HALF_D_PLUS_2 [8982] [] [] [] [] [8992,8989,8990,8991] CONDITIONAL_S
DISCARD 8992 [(5,4)] 0 [8982] [] [] [] [] [8992,8989,8990,8991] CONDITIONAL_S
MERGE 8993 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8993,8994,8995,8996] CONDITIONAL_S
Y_MEAS 8994 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8993,8994,8995,8996] CONDITIONAL_S
IDLE 8995 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8993,8994,8995,8996] CONDITIONAL_S
DISCARD 8996 [(5,4)] 0 [] [] [] [] [] [8993,8994,8995,8996] CONDITIONAL_S
INJECT_T 8997 [(0,4)] D [] [] [] [] [] [] none
MERGE 8998 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9008,9005,9006,9007] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8999 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9000 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9001 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9002 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9003 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9004 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9005 [(4,4),(5,4)] D [8998] [] [] [] [((4,4),(5,4))] [9008,9005,9006,9007] CONDITIONAL_S
Y_MEAS 9006 [(5,4)] HALF_D_PLUS_2 [8998] [] [] [] [] [9008,9005,9006,9007] CONDITIONAL_S
IDLE 9007 [(4,4)] HALF_D_PLUS_2 [8998] [] [] [] [] [9008,9005,9006,9007] CONDITIONAL_S
DISCARD 9008 [(5,4)] 0 [8998] [] [] [] [] [9008,9005,9006,9007] CONDITIONAL_S
MERGE 9009 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9009,9010,9011,9012] CONDITIONAL_S
Y_MEAS 9010 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9009,9010,9011,9012] CONDITIONAL_S
IDLE 9011 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9009,9010,9011,9012] CONDITIONAL_S
DISCARD 9012 [(5,4)] 0 [] [] [] [] [] [9009,9010,9011,9012] CONDITIONAL_S
INJECT_T 9013 [(0,4)] D [] [] [] [] [] [] none
MERGE 9014 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9024,9021,9022,9023] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9015 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9016 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9017 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9018 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9019 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9020 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9021 [(4,4),(5,4)] D [9014] [] [] [] [((4,4),(5,4))] [9024,9021,9022,9023] CONDITIONAL_S
Y_MEAS 9022 [(5,4)] HALF_D_PLUS_2 [9014] [] [] [] [] [9024,9021,9022,9023] CONDITIONAL_S
IDLE 9023 [(4,4)] HALF_D_PLUS_2 [9014] [] [] [] [] [9024,9021,9022,9023] CONDITIONAL_S
DISCARD 9024 [(5,4)] 0 [9014] [] [] [] [] [9024,9021,9022,9023] CONDITIONAL_S
INJECT_T 9025 [(0,4)] D [] [] [] [] [] [] none
MERGE 9026 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9033,9034,9035,9036] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9027 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9028 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9029 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9030 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9031 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9032 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9033 [(4,4),(5,4)] D [9026] [] [] [] [((4,4),(5,4))] [9033,9034,9035,9036] CONDITIONAL_S
Y_MEAS 9034 [(5,4)] HALF_D_PLUS_2 [9026] [] [] [] [] [9033,9034,9035,9036] CONDITIONAL_S
IDLE 9035 [(4,4)] HALF_D_PLUS_2 [9026] [] [] [] [] [9033,9034,9035,9036] CONDITIONAL_S
DISCARD 9036 [(5,4)] 0 [9026] [] [] [] [] [9033,9034,9035,9036] CONDITIONAL_S
MERGE 9037 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9040,9037,9038,9039] CONDITIONAL_S
Y_MEAS 9038 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9040,9037,9038,9039] CONDITIONAL_S
IDLE 9039 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9040,9037,9038,9039] CONDITIONAL_S
DISCARD 9040 [(5,4)] 0 [] [] [] [] [] [9040,9037,9038,9039] CONDITIONAL_S
INJECT_T 9041 [(0,4)] D [] [] [] [] [] [] none
MERGE 9042 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9049,9050,9051,9052] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9043 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9044 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9045 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9046 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9047 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9048 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9049 [(4,4),(5,4)] D [9042] [] [] [] [((4,4),(5,4))] [9049,9050,9051,9052] CONDITIONAL_S
Y_MEAS 9050 [(5,4)] HALF_D_PLUS_2 [9042] [] [] [] [] [9049,9050,9051,9052] CONDITIONAL_S
IDLE 9051 [(4,4)] HALF_D_PLUS_2 [9042] [] [] [] [] [9049,9050,9051,9052] CONDITIONAL_S
DISCARD 9052 [(5,4)] 0 [9042] [] [] [] [] [9049,9050,9051,9052] CONDITIONAL_S
INJECT_T 9053 [(0,4)] D [] [] [] [] [] [] none
MERGE 9054 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9064,9061,9062,9063] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9055 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9056 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9057 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9058 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9059 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9060 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9061 [(4,4),(5,4)] D [9054] [] [] [] [((4,4),(5,4))] [9064,9061,9062,9063] CONDITIONAL_S
Y_MEAS 9062 [(5,4)] HALF_D_PLUS_2 [9054] [] [] [] [] [9064,9061,9062,9063] CONDITIONAL_S
IDLE 9063 [(4,4)] HALF_D_PLUS_2 [9054] [] [] [] [] [9064,9061,9062,9063] CONDITIONAL_S
DISCARD 9064 [(5,4)] 0 [9054] [] [] [] [] [9064,9061,9062,9063] CONDITIONAL_S
INJECT_T 9065 [(0,4)] D [] [] [] [] [] [] none
MERGE 9066 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9073,9074,9075,9076] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9067 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9068 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9069 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9070 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9071 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9072 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9073 [(4,4),(5,4)] D [9066] [] [] [] [((4,4),(5,4))] [9073,9074,9075,9076] CONDITIONAL_S
Y_MEAS 9074 [(5,4)] HALF_D_PLUS_2 [9066] [] [] [] [] [9073,9074,9075,9076] CONDITIONAL_S
IDLE 9075 [(4,4)] HALF_D_PLUS_2 [9066] [] [] [] [] [9073,9074,9075,9076] CONDITIONAL_S
DISCARD 9076 [(5,4)] 0 [9066] [] [] [] [] [9073,9074,9075,9076] CONDITIONAL_S
INJECT_T 9077 [(0,4)] D [] [] [] [] [] [] none
MERGE 9078 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9088,9085,9086,9087] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9079 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9080 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9081 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9082 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9083 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9084 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9085 [(4,4),(5,4)] D [9078] [] [] [] [((4,4),(5,4))] [9088,9085,9086,9087] CONDITIONAL_S
Y_MEAS 9086 [(5,4)] HALF_D_PLUS_2 [9078] [] [] [] [] [9088,9085,9086,9087] CONDITIONAL_S
IDLE 9087 [(4,4)] HALF_D_PLUS_2 [9078] [] [] [] [] [9088,9085,9086,9087] CONDITIONAL_S
DISCARD 9088 [(5,4)] 0 [9078] [] [] [] [] [9088,9085,9086,9087] CONDITIONAL_S
INJECT_T 9089 [(0,4)] D [] [] [] [] [] [] none
MERGE 9090 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9097,9098,9099,9100] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9091 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9092 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9093 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9094 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9095 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9096 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9097 [(4,4),(5,4)] D [9090] [] [] [] [((4,4),(5,4))] [9097,9098,9099,9100] CONDITIONAL_S
Y_MEAS 9098 [(5,4)] HALF_D_PLUS_2 [9090] [] [] [] [] [9097,9098,9099,9100] CONDITIONAL_S
IDLE 9099 [(4,4)] HALF_D_PLUS_2 [9090] [] [] [] [] [9097,9098,9099,9100] CONDITIONAL_S
DISCARD 9100 [(5,4)] 0 [9090] [] [] [] [] [9097,9098,9099,9100] CONDITIONAL_S
MERGE 9101 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9104,9101,9102,9103] CONDITIONAL_S
Y_MEAS 9102 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9104,9101,9102,9103] CONDITIONAL_S
IDLE 9103 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9104,9101,9102,9103] CONDITIONAL_S
DISCARD 9104 [(5,4)] 0 [] [] [] [] [] [9104,9101,9102,9103] CONDITIONAL_S
INJECT_T 9105 [(0,4)] D [] [] [] [] [] [] none
MERGE 9106 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9113,9114,9115,9116] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9107 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9108 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9109 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9110 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9111 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9112 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9113 [(4,4),(5,4)] D [9106] [] [] [] [((4,4),(5,4))] [9113,9114,9115,9116] CONDITIONAL_S
Y_MEAS 9114 [(5,4)] HALF_D_PLUS_2 [9106] [] [] [] [] [9113,9114,9115,9116] CONDITIONAL_S
IDLE 9115 [(4,4)] HALF_D_PLUS_2 [9106] [] [] [] [] [9113,9114,9115,9116] CONDITIONAL_S
DISCARD 9116 [(5,4)] 0 [9106] [] [] [] [] [9113,9114,9115,9116] CONDITIONAL_S
MERGE 9117 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9120,9117,9118,9119] CONDITIONAL_S
Y_MEAS 9118 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9120,9117,9118,9119] CONDITIONAL_S
IDLE 9119 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9120,9117,9118,9119] CONDITIONAL_S
DISCARD 9120 [(5,4)] 0 [] [] [] [] [] [9120,9117,9118,9119] CONDITIONAL_S
MERGE 9121 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9122 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9123 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9124 [(5,5),(5,4),(5,7),(4,2),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,4),(5,5)),((5,7),(4,7)),((4,2),(5,2)),((5,2),(5,3)),((5,5),(5,6)),((5,3),(5,4)),((5,6),(5,7))] [] none
DISCARD 9125 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9126 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9127 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9128 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9129 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9130 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 9131 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9132 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9133 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9134 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9135 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9136 [(4,6),(4,7)] D [] [] [] [] [((4,6),(4,7))] [] none
DISCARD 9137 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9138 [(3,8),(3,7),(2,10),(3,10),(3,9),(4,7)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,7),(4,7)),((3,9),(3,8)),((3,8),(3,7))] [] none
DISCARD 9139 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9140 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9141 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9142 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9143 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9144 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9145 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 9146 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9147 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9148 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9149 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9150 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9151 [(4,6),(4,7)] D [] [] [] [] [((4,6),(4,7))] [] none
DISCARD 9152 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9153 [(5,5),(5,4),(5,7),(4,2),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,4),(5,5)),((5,7),(4,7)),((4,2),(5,2)),((5,2),(5,3)),((5,5),(5,6)),((5,3),(5,4)),((5,6),(5,7))] [] none
DISCARD 9154 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9155 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9156 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9157 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9158 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9159 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 9160 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9161 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9162 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9163 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9164 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9165 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9166 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9167 [(4,6),(4,7)] D [] [] [] [] [((4,6),(4,7))] [] none
DISCARD 9168 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9169 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9170 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9171 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9171,9172,9173,9174] CONDITIONAL_S
Y_MEAS 9172 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9171,9172,9173,9174] CONDITIONAL_S
IDLE 9173 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9171,9172,9173,9174] CONDITIONAL_S
DISCARD 9174 [(5,6)] 0 [] [] [] [] [] [9171,9172,9173,9174] CONDITIONAL_S
MERGE 9175 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9176,9177,9178,9175] CONDITIONAL_S
Y_MEAS 9176 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9176,9177,9178,9175] CONDITIONAL_S
IDLE 9177 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9176,9177,9178,9175] CONDITIONAL_S
DISCARD 9178 [(5,6)] 0 [] [] [] [] [] [9176,9177,9178,9175] CONDITIONAL_S
MERGE 9179 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9179,9180,9181,9182] CONDITIONAL_S
Y_MEAS 9180 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9179,9180,9181,9182] CONDITIONAL_S
IDLE 9181 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9179,9180,9181,9182] CONDITIONAL_S
DISCARD 9182 [(5,6)] 0 [] [] [] [] [] [9179,9180,9181,9182] CONDITIONAL_S
MERGE 9183 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9184 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9185 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9186 [(4,4),(5,5),(5,8),(4,9),(5,4),(5,7),(5,6),(5,9)] D [] [] [] [] [((5,4),(5,5)),((4,4),(5,4)),((5,9),(4,9)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 9187 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9188 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9189 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9190 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9191 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9192 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 9193 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9194 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9195 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9196 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9197 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9198 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9199 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9200 [(3,8),(3,4),(4,9),(3,7),(4,2),(3,3),(3,9),(3,6),(3,2),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,5),(3,6)),((3,2),(3,3)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((4,2),(3,2)),((3,8),(3,9))] [] none
DISCARD 9201 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9202 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9203 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9204 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9205 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9206 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9207 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9208 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9209 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9210 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9211 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9212 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9213 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9214 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9215 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9216 [(4,4),(5,5),(5,8),(4,9),(5,4),(5,7),(5,6),(5,9)] D [] [] [] [] [((5,4),(5,5)),((4,4),(5,4)),((5,9),(4,9)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 9217 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9218 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9219 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9220 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9221 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9222 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 9223 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9224 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9225 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9226 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9227 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9228 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9229 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9230 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 9231 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9232 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9233 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9234 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9235 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9236 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9237 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9238 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9239 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9240 [(4,4),(5,5),(5,8),(4,9),(5,4),(5,7),(5,6),(5,9)] D [] [] [] [] [((5,4),(5,5)),((4,4),(5,4)),((5,9),(4,9)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 9241 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9242 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9243 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9244 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9245 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9246 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 9247 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9248 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9249 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9250 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9251 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9252 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9253 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9254 [(3,8),(3,4),(4,9),(3,7),(4,2),(3,3),(3,9),(3,6),(3,2),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,5),(3,6)),((3,2),(3,3)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((4,2),(3,2)),((3,8),(3,9))] [] none
DISCARD 9255 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9256 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9257 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9258 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9259 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9260 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9261 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9262 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9263 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9264 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9265 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9266 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9267 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9268 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9269 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9270 [(4,4),(3,8),(3,4),(4,9),(3,7),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,5),(3,6)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 9271 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9272 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9273 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9274 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9275 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9276 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9277 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9278 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9279 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9280 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9281 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9282 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9283 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9284 [(1,2),(2,1),(1,5),(1,1),(2,10),(1,8),(1,4),(1,7),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,1),(1,2)),((1,10),(2,10)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 9285 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9286 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9287 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9288 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9289 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9290 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9291 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9292 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9293 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 9294 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 9295 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9296 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9297 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9298 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9299 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [9299,9300,9301,9302] CONDITIONAL_S
Y_MEAS 9300 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [9299,9300,9301,9302] CONDITIONAL_S
IDLE 9301 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [9299,9300,9301,9302] CONDITIONAL_S
DISCARD 9302 [(5,8)] 0 [] [] [] [] [] [9299,9300,9301,9302] CONDITIONAL_S
MERGE 9303 [(3,1),(3,2),(2,1),(4,2)] D [] [] [] [] [((3,2),(4,2)),((2,1),(3,1)),((3,1),(3,2))] [] none
DISCARD 9304 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9305 [(3,2)] 0 [] [] [] [] [] [] none
MERGE 9306 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9307 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9308 [(3,8),(2,2),(3,4),(3,7),(2,9),(3,3),(3,9),(3,6),(3,2),(3,5)] D [] [] [] [] [((3,9),(2,9)),((3,3),(3,4)),((3,5),(3,6)),((3,2),(3,3)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((2,2),(3,2)),((3,8),(3,9))] [] none
DISCARD 9309 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9310 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9311 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9312 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9313 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9314 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9315 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9316 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9317 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 9318 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9319 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 9320 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 9321 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 9322 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [9322,9323,9324,9325] CONDITIONAL_S
Y_MEAS 9323 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [9322,9323,9324,9325] CONDITIONAL_S
IDLE 9324 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [9322,9323,9324,9325] CONDITIONAL_S
DISCARD 9325 [(5,8)] 0 [] [] [] [] [] [9322,9323,9324,9325] CONDITIONAL_S
INJECT_T 9326 [(0,2)] D [] [] [] [] [] [] none
MERGE 9327 [(0,2),(1,2),(2,2)] D [] [9336,9337,9338,9339] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 9328 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9329 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 9330 [(0,10)] D [] [] [] [] [] [] none
MERGE 9331 [(2,10),(0,10),(1,10)] D [] [9340,9341,9342,9343] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 9332 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 9333 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 9334 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 9335 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 9336 [(3,2),(2,2)] D [9327] [] [] [] [((2,2),(3,2))] [9336,9337,9338,9339] CONDITIONAL_S
Y_MEAS 9337 [(3,2)] HALF_D_PLUS_2 [9327] [] [] [] [] [9336,9337,9338,9339] CONDITIONAL_S
IDLE 9338 [(2,2)] HALF_D_PLUS_2 [9327] [] [] [] [] [9336,9337,9338,9339] CONDITIONAL_S
DISCARD 9339 [(3,2)] 0 [9327] [] [] [] [] [9336,9337,9338,9339] CONDITIONAL_S
MERGE 9340 [(2,10),(3,10)] D [9331] [] [] [] [((2,10),(3,10))] [9340,9341,9342,9343] CONDITIONAL_S
Y_MEAS 9341 [(3,10)] HALF_D_PLUS_2 [9331] [] [] [] [] [9340,9341,9342,9343] CONDITIONAL_S
IDLE 9342 [(2,10)] HALF_D_PLUS_2 [9331] [] [] [] [] [9340,9341,9342,9343] CONDITIONAL_S
DISCARD 9343 [(3,10)] 0 [9331] [] [] [] [] [9340,9341,9342,9343] CONDITIONAL_S
INJECT_T 9344 [(4,0)] D [] [] [] [] [] [] none
MERGE 9345 [(4,0),(5,1),(4,2),(5,0),(5,2)] D [] [9361,9362,9363,9364] [] [] [((4,0),(5,0)),((5,0),(5,1)),((5,1),(5,2)),((5,2),(4,2))] [] none
DISCARD 9346 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 9347 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 9348 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9349 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9350 [(1,2),(1,5),(1,8),(1,4),(2,9),(1,7),(2,2),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(2,9)),((1,3),(1,4)),((1,6),(1,7)),((2,2),(1,2)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(1,9))] [] none
DISCARD 9351 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9352 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9353 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9354 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9355 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9356 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9357 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9358 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 9359 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 9360 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 9361 [(4,2),(5,2)] D [9345] [] [] [] [((4,2),(5,2))] [9361,9362,9363,9364] CONDITIONAL_S
Y_MEAS 9362 [(5,2)] HALF_D_PLUS_2 [9345] [] [] [] [] [9361,9362,9363,9364] CONDITIONAL_S
IDLE 9363 [(4,2)] HALF_D_PLUS_2 [9345] [] [] [] [] [9361,9362,9363,9364] CONDITIONAL_S
DISCARD 9364 [(5,2)] 0 [9345] [] [] [] [] [9361,9362,9363,9364] CONDITIONAL_S
MERGE 9365 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 9366 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9367 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 9368 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 9369 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 9370 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [9370,9371,9372,9373] CONDITIONAL_S
Y_MEAS 9371 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [9370,9371,9372,9373] CONDITIONAL_S
IDLE 9372 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [9370,9371,9372,9373] CONDITIONAL_S
DISCARD 9373 [(5,8)] 0 [] [] [] [] [] [9370,9371,9372,9373] CONDITIONAL_S
MERGE 9374 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [9376,9377,9374,9375] CONDITIONAL_S
Y_MEAS 9375 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [9376,9377,9374,9375] CONDITIONAL_S
IDLE 9376 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [9376,9377,9374,9375] CONDITIONAL_S
DISCARD 9377 [(3,2)] 0 [] [] [] [] [] [9376,9377,9374,9375] CONDITIONAL_S
MERGE 9378 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 9379 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9380 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 9381 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9382 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9383 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 9384 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9385 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 9386 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 9387 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9388 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 9389 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9390 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9391 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9392 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 9393 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9394 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9395 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 9396 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9397 [(3,3)] 0 [] [] [] [] [] [] none
INJECT_T 9398 [(0,2)] D [] [] [] [] [] [] none
MERGE 9399 [(0,2),(1,2),(2,2)] D [] [9408,9409,9410,9411] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 9400 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9401 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 9402 [(0,4)] D [] [] [] [] [] [] none
MERGE 9403 [(2,4),(0,4),(1,4)] D [] [9412,9413,9414,9415] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9404 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9405 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9406 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 9407 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 9408 [(3,2),(2,2)] D [9399] [] [] [] [((2,2),(3,2))] [9408,9409,9410,9411] CONDITIONAL_S
Y_MEAS 9409 [(3,2)] HALF_D_PLUS_2 [9399] [] [] [] [] [9408,9409,9410,9411] CONDITIONAL_S
IDLE 9410 [(2,2)] HALF_D_PLUS_2 [9399] [] [] [] [] [9408,9409,9410,9411] CONDITIONAL_S
DISCARD 9411 [(3,2)] 0 [9399] [] [] [] [] [9408,9409,9410,9411] CONDITIONAL_S
MERGE 9412 [(2,4),(3,4)] D [9403] [] [] [] [((2,4),(3,4))] [9412,9413,9414,9415] CONDITIONAL_S
Y_MEAS 9413 [(3,4)] HALF_D_PLUS_2 [9403] [] [] [] [] [9412,9413,9414,9415] CONDITIONAL_S
IDLE 9414 [(2,4)] HALF_D_PLUS_2 [9403] [] [] [] [] [9412,9413,9414,9415] CONDITIONAL_S
DISCARD 9415 [(3,4)] 0 [9403] [] [] [] [] [9412,9413,9414,9415] CONDITIONAL_S
INJECT_T 9416 [(4,0)] D [] [] [] [] [] [] none
MERGE 9417 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [9432,9433,9434,9431] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 9418 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 9419 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 9420 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9421 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9422 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9423 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9424 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 9425 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9426 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9427 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9428 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 9429 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9430 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9431 [(4,4),(5,4)] D [9417] [] [] [] [((4,4),(5,4))] [9432,9433,9434,9431] CONDITIONAL_S
Y_MEAS 9432 [(5,4)] HALF_D_PLUS_2 [9417] [] [] [] [] [9432,9433,9434,9431] CONDITIONAL_S
IDLE 9433 [(4,4)] HALF_D_PLUS_2 [9417] [] [] [] [] [9432,9433,9434,9431] CONDITIONAL_S
DISCARD 9434 [(5,4)] 0 [9417] [] [] [] [] [9432,9433,9434,9431] CONDITIONAL_S
MERGE 9435 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 9436 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9437 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 9438 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 9439 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 9440 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [9440,9441,9442,9443] CONDITIONAL_S
Y_MEAS 9441 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [9440,9441,9442,9443] CONDITIONAL_S
IDLE 9442 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [9440,9441,9442,9443] CONDITIONAL_S
DISCARD 9443 [(3,4)] 0 [] [] [] [] [] [9440,9441,9442,9443] CONDITIONAL_S
MERGE 9444 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 9445 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9446 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 9447 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9448 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9449 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 9450 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9451 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 9452 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 9453 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9454 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 9455 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9456 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9457 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9458 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 9459 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9460 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9461 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 9462 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9463 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 9464 [(0,4)] D [] [] [] [] [] [] none
MERGE 9465 [(2,4),(0,4),(1,4)] D [] [9484,9485,9486,9487] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9466 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9467 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 9468 [(0,6)] D [] [] [] [] [] [] none
MERGE 9469 [(1,6),(2,6),(0,6)] D [] [9488,9489,9490,9491] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9470 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9471 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9472 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9473 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 9474 [(0,8)] D [] [] [] [] [] [] none
MERGE 9475 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [9499,9500,9501,9502] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 9476 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9477 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9478 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 9479 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9480 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 9481 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9482 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9483 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9484 [(2,4),(3,4)] D [9465] [] [] [] [((2,4),(3,4))] [9484,9485,9486,9487] CONDITIONAL_S
Y_MEAS 9485 [(3,4)] HALF_D_PLUS_2 [9465] [] [] [] [] [9484,9485,9486,9487] CONDITIONAL_S
IDLE 9486 [(2,4)] HALF_D_PLUS_2 [9465] [] [] [] [] [9484,9485,9486,9487] CONDITIONAL_S
DISCARD 9487 [(3,4)] 0 [9465] [] [] [] [] [9484,9485,9486,9487] CONDITIONAL_S
MERGE 9488 [(2,6),(3,6)] D [9469] [] [] [] [((2,6),(3,6))] [9488,9489,9490,9491] CONDITIONAL_S
Y_MEAS 9489 [(3,6)] HALF_D_PLUS_2 [9469] [] [] [] [] [9488,9489,9490,9491] CONDITIONAL_S
IDLE 9490 [(2,6)] HALF_D_PLUS_2 [9469] [] [] [] [] [9488,9489,9490,9491] CONDITIONAL_S
DISCARD 9491 [(3,6)] 0 [9469] [] [] [] [] [9488,9489,9490,9491] CONDITIONAL_S
MERGE 9492 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 9493 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9494 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9495 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9496 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 9497 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9498 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9499 [(4,6),(5,6)] D [9475] [] [] [] [((4,6),(5,6))] [9499,9500,9501,9502] CONDITIONAL_S
Y_MEAS 9500 [(5,6)] HALF_D_PLUS_2 [9475] [] [] [] [] [9499,9500,9501,9502] CONDITIONAL_S
IDLE 9501 [(4,6)] HALF_D_PLUS_2 [9475] [] [] [] [] [9499,9500,9501,9502] CONDITIONAL_S
DISCARD 9502 [(5,6)] 0 [9475] [] [] [] [] [9499,9500,9501,9502] CONDITIONAL_S
MERGE 9503 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 9504 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9505 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9506 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9507 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9508 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9508,9509,9510,9511] CONDITIONAL_S
Y_MEAS 9509 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9508,9509,9510,9511] CONDITIONAL_S
IDLE 9510 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9508,9509,9510,9511] CONDITIONAL_S
DISCARD 9511 [(3,6)] 0 [] [] [] [] [] [9508,9509,9510,9511] CONDITIONAL_S
MERGE 9512 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9513 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9514 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9515 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9516 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9517 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 9518 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9519 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 9520 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 9521 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 9522 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9523 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9524 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9525 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9526 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9527 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9528 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9529 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9530 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9531 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 9532 [(0,6)] D [] [] [] [] [] [] none
MERGE 9533 [(1,6),(2,6),(0,6)] D [] [9544,9545,9542,9543] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9534 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9535 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 9536 [(0,8)] D [] [] [] [] [] [] none
MERGE 9537 [(0,8),(1,8),(2,8)] D [] [9546,9547,9548,9549] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9538 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9539 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9540 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9541 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9542 [(2,6),(3,6)] D [9533] [] [] [] [((2,6),(3,6))] [9544,9545,9542,9543] CONDITIONAL_S
Y_MEAS 9543 [(3,6)] HALF_D_PLUS_2 [9533] [] [] [] [] [9544,9545,9542,9543] CONDITIONAL_S
IDLE 9544 [(2,6)] HALF_D_PLUS_2 [9533] [] [] [] [] [9544,9545,9542,9543] CONDITIONAL_S
DISCARD 9545 [(3,6)] 0 [9533] [] [] [] [] [9544,9545,9542,9543] CONDITIONAL_S
MERGE 9546 [(3,8),(2,8)] D [9537] [] [] [] [((2,8),(3,8))] [9546,9547,9548,9549] CONDITIONAL_S
Y_MEAS 9547 [(3,8)] HALF_D_PLUS_2 [9537] [] [] [] [] [9546,9547,9548,9549] CONDITIONAL_S
IDLE 9548 [(2,8)] HALF_D_PLUS_2 [9537] [] [] [] [] [9546,9547,9548,9549] CONDITIONAL_S
DISCARD 9549 [(3,8)] 0 [9537] [] [] [] [] [9546,9547,9548,9549] CONDITIONAL_S
INJECT_T 9550 [(4,12)] D [] [] [] [] [] [] none
MERGE 9551 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [9568,9565,9566,9567] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 9552 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9553 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 9554 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 9555 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 9556 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 9557 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 9558 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9559 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9560 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9561 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9562 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9563 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9564 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9565 [(4,8),(5,8)] D [9551] [] [] [] [((4,8),(5,8))] [9568,9565,9566,9567] CONDITIONAL_S
Y_MEAS 9566 [(5,8)] HALF_D_PLUS_2 [9551] [] [] [] [] [9568,9565,9566,9567] CONDITIONAL_S
IDLE 9567 [(4,8)] HALF_D_PLUS_2 [9551] [] [] [] [] [9568,9565,9566,9567] CONDITIONAL_S
DISCARD 9568 [(5,8)] 0 [9551] [] [] [] [] [9568,9565,9566,9567] CONDITIONAL_S
MERGE 9569 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9570 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9571 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9572 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9573 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9574 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9576,9577,9574,9575] CONDITIONAL_S
Y_MEAS 9575 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9576,9577,9574,9575] CONDITIONAL_S
IDLE 9576 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9576,9577,9574,9575] CONDITIONAL_S
DISCARD 9577 [(3,8)] 0 [] [] [] [] [] [9576,9577,9574,9575] CONDITIONAL_S
MERGE 9578 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9579 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9580 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9581 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9582 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9583 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 9584 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9585 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 9586 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 9587 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9588 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9589 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 9590 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9591 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 9592 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9593 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9594 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9595 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9596 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9597 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9598 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9599 [(1,2),(2,1),(1,5),(1,1),(2,10),(1,8),(1,4),(1,7),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,1),(1,2)),((1,10),(2,10)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 9600 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9601 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9602 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9603 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9604 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9605 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9606 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9607 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9608 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 9609 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 9610 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 9611 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9612 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 9613 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9614 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9615 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9616 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 9617 [(0,8)] D [] [] [] [] [] [] none
MERGE 9618 [(0,8),(1,8),(2,8)] D [] [9640,9641,9638,9639] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9619 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9620 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9621 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9622 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9623 [(3,8),(3,4),(3,1),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 9624 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9625 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9626 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9627 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9628 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9630 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9631 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9632 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9633 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 9634 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 9635 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 9636 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 9637 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 9638 [(3,8),(2,8)] D [9618] [] [] [] [((2,8),(3,8))] [9640,9641,9638,9639] CONDITIONAL_S
Y_MEAS 9639 [(3,8)] HALF_D_PLUS_2 [9618] [] [] [] [] [9640,9641,9638,9639] CONDITIONAL_S
IDLE 9640 [(2,8)] HALF_D_PLUS_2 [9618] [] [] [] [] [9640,9641,9638,9639] CONDITIONAL_S
DISCARD 9641 [(3,8)] 0 [9618] [] [] [] [] [9640,9641,9638,9639] CONDITIONAL_S
MERGE 9642 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9643 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9644 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9645 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9646 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9647 [(3,7),(3,8),(2,7),(4,8)] D [] [] [] [] [((2,7),(3,7)),((3,8),(4,8)),((3,7),(3,8))] [] none
DISCARD 9648 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9649 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 9650 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9651 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9652 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9653 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9654 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9655 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9656 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9657 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9658 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9659 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9660 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9661 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 9662 [(0,6)] D [] [] [] [] [] [] none
MERGE 9663 [(1,6),(2,6),(0,6)] D [] [9672,9673,9674,9675] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9664 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9665 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 9666 [(0,8)] D [] [] [] [] [] [] none
MERGE 9667 [(0,8),(1,8),(2,8)] D [] [9676,9677,9678,9679] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9668 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9669 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9670 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9671 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9672 [(2,6),(3,6)] D [9663] [] [] [] [((2,6),(3,6))] [9672,9673,9674,9675] CONDITIONAL_S
Y_MEAS 9673 [(3,6)] HALF_D_PLUS_2 [9663] [] [] [] [] [9672,9673,9674,9675] CONDITIONAL_S
IDLE 9674 [(2,6)] HALF_D_PLUS_2 [9663] [] [] [] [] [9672,9673,9674,9675] CONDITIONAL_S
DISCARD 9675 [(3,6)] 0 [9663] [] [] [] [] [9672,9673,9674,9675] CONDITIONAL_S
MERGE 9676 [(3,8),(2,8)] D [9667] [] [] [] [((2,8),(3,8))] [9676,9677,9678,9679] CONDITIONAL_S
Y_MEAS 9677 [(3,8)] HALF_D_PLUS_2 [9667] [] [] [] [] [9676,9677,9678,9679] CONDITIONAL_S
IDLE 9678 [(2,8)] HALF_D_PLUS_2 [9667] [] [] [] [] [9676,9677,9678,9679] CONDITIONAL_S
DISCARD 9679 [(3,8)] 0 [9667] [] [] [] [] [9676,9677,9678,9679] CONDITIONAL_S
INJECT_T 9680 [(4,12)] D [] [] [] [] [] [] none
MERGE 9681 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [9696,9697,9698,9695] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 9682 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9683 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 9684 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 9685 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 9686 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 9687 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 9688 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9689 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9690 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9691 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9692 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9693 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9694 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9695 [(4,8),(5,8)] D [9681] [] [] [] [((4,8),(5,8))] [9696,9697,9698,9695] CONDITIONAL_S
Y_MEAS 9696 [(5,8)] HALF_D_PLUS_2 [9681] [] [] [] [] [9696,9697,9698,9695] CONDITIONAL_S
IDLE 9697 [(4,8)] HALF_D_PLUS_2 [9681] [] [] [] [] [9696,9697,9698,9695] CONDITIONAL_S
DISCARD 9698 [(5,8)] 0 [9681] [] [] [] [] [9696,9697,9698,9695] CONDITIONAL_S
MERGE 9699 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9700 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9701 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9702 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9703 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9704 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9704,9705,9706,9707] CONDITIONAL_S
Y_MEAS 9705 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9704,9705,9706,9707] CONDITIONAL_S
IDLE 9706 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9704,9705,9706,9707] CONDITIONAL_S
DISCARD 9707 [(3,8)] 0 [] [] [] [] [] [9704,9705,9706,9707] CONDITIONAL_S
MERGE 9708 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9709 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9710 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9711 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9712 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9713 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 9714 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9715 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9716 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9717 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 9718 [(0,8)] D [] [] [] [] [] [] none
MERGE 9719 [(0,8),(1,8),(2,8)] D [] [9722,9723,9724,9725] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9720 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9721 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9722 [(3,8),(2,8)] D [9719] [] [] [] [((2,8),(3,8))] [9722,9723,9724,9725] CONDITIONAL_S
Y_MEAS 9723 [(3,8)] HALF_D_PLUS_2 [9719] [] [] [] [] [9722,9723,9724,9725] CONDITIONAL_S
IDLE 9724 [(2,8)] HALF_D_PLUS_2 [9719] [] [] [] [] [9722,9723,9724,9725] CONDITIONAL_S
DISCARD 9725 [(3,8)] 0 [9719] [] [] [] [] [9722,9723,9724,9725] CONDITIONAL_S
INJECT_T 9726 [(0,6)] D [] [] [] [] [] [] none
MERGE 9727 [(1,6),(2,6),(0,6)] D [] [9730,9731,9732,9733] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9728 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9729 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9730 [(2,6),(3,6)] D [9727] [] [] [] [((2,6),(3,6))] [9730,9731,9732,9733] CONDITIONAL_S
Y_MEAS 9731 [(3,6)] HALF_D_PLUS_2 [9727] [] [] [] [] [9730,9731,9732,9733] CONDITIONAL_S
IDLE 9732 [(2,6)] HALF_D_PLUS_2 [9727] [] [] [] [] [9730,9731,9732,9733] CONDITIONAL_S
DISCARD 9733 [(3,6)] 0 [9727] [] [] [] [] [9730,9731,9732,9733] CONDITIONAL_S
MERGE 9734 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 9735 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9736 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 9737 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9738 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9739 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 9740 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9741 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 9742 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 9743 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9744 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 9745 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9746 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9747 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9748 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 9749 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9750 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9751 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 9752 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9753 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 9754 [(0,4)] D [] [] [] [] [] [] none
MERGE 9755 [(2,4),(0,4),(1,4)] D [] [9776,9777,9774,9775] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9756 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9757 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 9758 [(0,6)] D [] [] [] [] [] [] none
MERGE 9759 [(1,6),(2,6),(0,6)] D [] [9778,9779,9780,9781] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9760 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9761 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9762 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9763 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 9764 [(0,8)] D [] [] [] [] [] [] none
MERGE 9765 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [9792,9789,9790,9791] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 9766 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9767 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9768 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 9769 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9770 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 9771 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9772 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9773 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9774 [(2,4),(3,4)] D [9755] [] [] [] [((2,4),(3,4))] [9776,9777,9774,9775] CONDITIONAL_S
Y_MEAS 9775 [(3,4)] HALF_D_PLUS_2 [9755] [] [] [] [] [9776,9777,9774,9775] CONDITIONAL_S
IDLE 9776 [(2,4)] HALF_D_PLUS_2 [9755] [] [] [] [] [9776,9777,9774,9775] CONDITIONAL_S
DISCARD 9777 [(3,4)] 0 [9755] [] [] [] [] [9776,9777,9774,9775] CONDITIONAL_S
MERGE 9778 [(2,6),(3,6)] D [9759] [] [] [] [((2,6),(3,6))] [9778,9779,9780,9781] CONDITIONAL_S
Y_MEAS 9779 [(3,6)] HALF_D_PLUS_2 [9759] [] [] [] [] [9778,9779,9780,9781] CONDITIONAL_S
IDLE 9780 [(2,6)] HALF_D_PLUS_2 [9759] [] [] [] [] [9778,9779,9780,9781] CONDITIONAL_S
DISCARD 9781 [(3,6)] 0 [9759] [] [] [] [] [9778,9779,9780,9781] CONDITIONAL_S
MERGE 9782 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 9783 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9784 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9785 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9786 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 9787 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9788 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9789 [(4,6),(5,6)] D [9765] [] [] [] [((4,6),(5,6))] [9792,9789,9790,9791] CONDITIONAL_S
Y_MEAS 9790 [(5,6)] HALF_D_PLUS_2 [9765] [] [] [] [] [9792,9789,9790,9791] CONDITIONAL_S
IDLE 9791 [(4,6)] HALF_D_PLUS_2 [9765] [] [] [] [] [9792,9789,9790,9791] CONDITIONAL_S
DISCARD 9792 [(5,6)] 0 [9765] [] [] [] [] [9792,9789,9790,9791] CONDITIONAL_S
MERGE 9793 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 9794 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9795 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9796 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9797 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9798 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9800,9801,9798,9799] CONDITIONAL_S
Y_MEAS 9799 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9800,9801,9798,9799] CONDITIONAL_S
IDLE 9800 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9800,9801,9798,9799] CONDITIONAL_S
DISCARD 9801 [(3,6)] 0 [] [] [] [] [] [9800,9801,9798,9799] CONDITIONAL_S
MERGE 9802 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9803 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9804 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9805 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9806 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9807 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 9808 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9809 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 9810 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 9811 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 9812 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9813 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9814 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9815 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9816 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9817 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9818 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9819 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9820 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9821 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 9822 [(0,6)] D [] [] [] [] [] [] none
MERGE 9823 [(1,6),(2,6),(0,6)] D [] [9832,9833,9834,9835] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9824 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9825 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 9826 [(0,8)] D [] [] [] [] [] [] none
MERGE 9827 [(0,8),(1,8),(2,8)] D [] [9836,9837,9838,9839] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9828 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9829 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9830 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9831 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9832 [(2,6),(3,6)] D [9823] [] [] [] [((2,6),(3,6))] [9832,9833,9834,9835] CONDITIONAL_S
Y_MEAS 9833 [(3,6)] HALF_D_PLUS_2 [9823] [] [] [] [] [9832,9833,9834,9835] CONDITIONAL_S
IDLE 9834 [(2,6)] HALF_D_PLUS_2 [9823] [] [] [] [] [9832,9833,9834,9835] CONDITIONAL_S
DISCARD 9835 [(3,6)] 0 [9823] [] [] [] [] [9832,9833,9834,9835] CONDITIONAL_S
MERGE 9836 [(3,8),(2,8)] D [9827] [] [] [] [((2,8),(3,8))] [9836,9837,9838,9839] CONDITIONAL_S
Y_MEAS 9837 [(3,8)] HALF_D_PLUS_2 [9827] [] [] [] [] [9836,9837,9838,9839] CONDITIONAL_S
IDLE 9838 [(2,8)] HALF_D_PLUS_2 [9827] [] [] [] [] [9836,9837,9838,9839] CONDITIONAL_S
DISCARD 9839 [(3,8)] 0 [9827] [] [] [] [] [9836,9837,9838,9839] CONDITIONAL_S
INJECT_T 9840 [(4,12)] D [] [] [] [] [] [] none
MERGE 9841 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [9856,9857,9858,9855] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 9842 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9843 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 9844 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 9845 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 9846 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 9847 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 9848 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9849 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9850 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9851 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9852 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9853 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9854 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9855 [(4,8),(5,8)] D [9841] [] [] [] [((4,8),(5,8))] [9856,9857,9858,9855] CONDITIONAL_S
Y_MEAS 9856 [(5,8)] HALF_D_PLUS_2 [9841] [] [] [] [] [9856,9857,9858,9855] CONDITIONAL_S
IDLE 9857 [(4,8)] HALF_D_PLUS_2 [9841] [] [] [] [] [9856,9857,9858,9855] CONDITIONAL_S
DISCARD 9858 [(5,8)] 0 [9841] [] [] [] [] [9856,9857,9858,9855] CONDITIONAL_S
MERGE 9859 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9860 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9861 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9862 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9863 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9864 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9864,9865,9866,9867] CONDITIONAL_S
Y_MEAS 9865 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9864,9865,9866,9867] CONDITIONAL_S
IDLE 9866 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9864,9865,9866,9867] CONDITIONAL_S
DISCARD 9867 [(3,8)] 0 [] [] [] [] [] [9864,9865,9866,9867] CONDITIONAL_S
MERGE 9868 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9868,9869,9870,9871] CONDITIONAL_S
Y_MEAS 9869 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9868,9869,9870,9871] CONDITIONAL_S
IDLE 9870 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9868,9869,9870,9871] CONDITIONAL_S
DISCARD 9871 [(3,8)] 0 [] [] [] [] [] [9868,9869,9870,9871] CONDITIONAL_S
MERGE 9872 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 9873 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9874 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9875 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9876 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 9877 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 9878 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 9879 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [9880,9881,9882,9879] CONDITIONAL_S
Y_MEAS 9880 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [9880,9881,9882,9879] CONDITIONAL_S
IDLE 9881 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [9880,9881,9882,9879] CONDITIONAL_S
DISCARD 9882 [(5,10)] 0 [] [] [] [] [] [9880,9881,9882,9879] CONDITIONAL_S
MERGE 9883 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9884 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9885 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9886 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 9887 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9888 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9889 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9890 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 9891 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 9892 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9893 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 9894 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 9895 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9896 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9897 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9898 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9899 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 9900 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 9901 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9902 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9903 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9904 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9905 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9906 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9906,9907,9908,9909] CONDITIONAL_S
Y_MEAS 9907 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9906,9907,9908,9909] CONDITIONAL_S
IDLE 9908 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9906,9907,9908,9909] CONDITIONAL_S
DISCARD 9909 [(3,8)] 0 [] [] [] [] [] [9906,9907,9908,9909] CONDITIONAL_S
MERGE 9910 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9911 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9912 [(3,8),(2,8),(3,4),(4,3),(6,1),(3,7),(5,1),(3,3),(3,6),(5,3),(3,5),(5,2)] D [] [] [] [] [((3,5),(3,4)),((5,1),(6,1)),((5,2),(5,1)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,4),(3,3)),((2,8),(3,8)),((5,3),(5,2)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 9913 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9914 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9915 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9916 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9917 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9918 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9919 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 9920 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9921 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9922 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 9923 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9924 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9925 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 9926 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 9927 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [9928,9929,9930,9927] CONDITIONAL_S
Y_MEAS 9928 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [9928,9929,9930,9927] CONDITIONAL_S
IDLE 9929 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [9928,9929,9930,9927] CONDITIONAL_S
DISCARD 9930 [(7,2)] 0 [] [] [] [] [] [9928,9929,9930,9927] CONDITIONAL_S
MERGE 9931 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 9932 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9933 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9934 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 9935 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9936 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9937 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9938 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9939 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9940 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9941 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 9942 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 9943 [(6,1)] 0 [] [] [] [] [] [] none
INJECT_T 9944 [(0,4)] D [] [] [] [] [] [] none
MERGE 9945 [(2,4),(0,4),(1,4)] D [] [9948,9949,9950,9951] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9946 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9947 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9948 [(2,4),(3,4)] D [9945] [] [] [] [((2,4),(3,4))] [9948,9949,9950,9951] CONDITIONAL_S
Y_MEAS 9949 [(3,4)] HALF_D_PLUS_2 [9945] [] [] [] [] [9948,9949,9950,9951] CONDITIONAL_S
IDLE 9950 [(2,4)] HALF_D_PLUS_2 [9945] [] [] [] [] [9948,9949,9950,9951] CONDITIONAL_S
DISCARD 9951 [(3,4)] 0 [9945] [] [] [] [] [9948,9949,9950,9951] CONDITIONAL_S
MERGE 9952 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 9953 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9954 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 9955 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9956 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9957 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 9958 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9959 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 9960 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 9961 [(2,5)] 0 [] [] [] [] [] [] none
INJECT_T 9962 [(0,8)] D [] [] [] [] [] [] none
MERGE 9963 [(0,8),(1,8),(2,8)] D [] [9976,9977,9978,9979] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9964 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9965 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9966 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 9967 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9968 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9969 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9970 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 9971 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9972 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9973 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 9974 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9975 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 9976 [(3,8),(2,8)] D [9963] [] [] [] [((2,8),(3,8))] [9976,9977,9978,9979] CONDITIONAL_S
Y_MEAS 9977 [(3,8)] HALF_D_PLUS_2 [9963] [] [] [] [] [9976,9977,9978,9979] CONDITIONAL_S
IDLE 9978 [(2,8)] HALF_D_PLUS_2 [9963] [] [] [] [] [9976,9977,9978,9979] CONDITIONAL_S
DISCARD 9979 [(3,8)] 0 [9963] [] [] [] [] [9976,9977,9978,9979] CONDITIONAL_S
INJECT_T 9980 [(0,2)] D [] [] [] [] [] [] none
MERGE 9981 [(0,2),(1,2),(2,2)] D [] [9993,9994,9995,9996] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 9982 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9983 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 9984 [(0,4)] D [] [] [] [] [] [] none
MERGE 9985 [(2,4),(0,4),(1,4)] D [] [10000,9997,9998,9999] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9986 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9987 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9988 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9989 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9990 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9991 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 9992 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 9993 [(3,2),(2,2)] D [9981] [] [] [] [((2,2),(3,2))] [9993,9994,9995,9996] CONDITIONAL_S
Y_MEAS 9994 [(3,2)] HALF_D_PLUS_2 [9981] [] [] [] [] [9993,9994,9995,9996] CONDITIONAL_S
IDLE 9995 [(2,2)] HALF_D_PLUS_2 [9981] [] [] [] [] [9993,9994,9995,9996] CONDITIONAL_S
DISCARD 9996 [(3,2)] 0 [9981] [] [] [] [] [9993,9994,9995,9996] CONDITIONAL_S
MERGE 9997 [(2,4),(3,4)] D [9985] [] [] [] [((2,4),(3,4))] [10000,9997,9998,9999] CONDITIONAL_S
Y_MEAS 9998 [(3,4)] HALF_D_PLUS_2 [9985] [] [] [] [] [10000,9997,9998,9999] CONDITIONAL_S
IDLE 9999 [(2,4)] HALF_D_PLUS_2 [9985] [] [] [] [] [10000,9997,9998,9999] CONDITIONAL_S
DISCARD 10000 [(3,4)] 0 [9985] [] [] [] [] [10000,9997,9998,9999] CONDITIONAL_S
MERGE 10001 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10002 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10003 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 10004 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10005 [(3,8)] 0 [] [] [] [] [] [] none
INJECT_T 10006 [(4,0)] D [] [] [] [] [] [] none
MERGE 10007 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [10028,10029,10030,10031] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 10008 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 10009 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 10010 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 10011 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 10012 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10013 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10014 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 10015 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 10016 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10017 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10018 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 10019 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10020 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10021 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 10022 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 10023 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10024 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10025 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10026 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10027 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10028 [(4,4),(5,4)] D [10007] [] [] [] [((4,4),(5,4))] [10028,10029,10030,10031] CONDITIONAL_S
Y_MEAS 10029 [(5,4)] HALF_D_PLUS_2 [10007] [] [] [] [] [10028,10029,10030,10031] CONDITIONAL_S
IDLE 10030 [(4,4)] HALF_D_PLUS_2 [10007] [] [] [] [] [10028,10029,10030,10031] CONDITIONAL_S
DISCARD 10031 [(5,4)] 0 [10007] [] [] [] [] [10028,10029,10030,10031] CONDITIONAL_S
MERGE 10032 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 10033 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10034 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 10035 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10036 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10037 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10038 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10039 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 10040 [(0,6)] D [] [] [] [] [] [] none
MERGE 10041 [(1,6),(2,6),(0,6)] D [] [10052,10053,10054,10055] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10042 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10043 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10044 [(0,8)] D [] [] [] [] [] [] none
MERGE 10045 [(0,8),(1,8),(2,8)] D [] [10056,10057,10058,10059] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10046 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10047 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10048 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 10049 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 10050 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10051 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10052 [(2,6),(3,6)] D [10041] [] [] [] [((2,6),(3,6))] [10052,10053,10054,10055] CONDITIONAL_S
Y_MEAS 10053 [(3,6)] HALF_D_PLUS_2 [10041] [] [] [] [] [10052,10053,10054,10055] CONDITIONAL_S
IDLE 10054 [(2,6)] HALF_D_PLUS_2 [10041] [] [] [] [] [10052,10053,10054,10055] CONDITIONAL_S
DISCARD 10055 [(3,6)] 0 [10041] [] [] [] [] [10052,10053,10054,10055] CONDITIONAL_S
MERGE 10056 [(3,8),(2,8)] D [10045] [] [] [] [((2,8),(3,8))] [10056,10057,10058,10059] CONDITIONAL_S
Y_MEAS 10057 [(3,8)] HALF_D_PLUS_2 [10045] [] [] [] [] [10056,10057,10058,10059] CONDITIONAL_S
IDLE 10058 [(2,8)] HALF_D_PLUS_2 [10045] [] [] [] [] [10056,10057,10058,10059] CONDITIONAL_S
DISCARD 10059 [(3,8)] 0 [10045] [] [] [] [] [10056,10057,10058,10059] CONDITIONAL_S
INJECT_T 10060 [(4,12)] D [] [] [] [] [] [] none
MERGE 10061 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [10073,10074,10075,10076] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10062 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10063 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10064 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10065 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10066 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10067 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10068 [(1,7),(1,8),(2,7),(2,8)] D [] [] [] [] [((2,7),(1,7)),((1,7),(1,8)),((1,8),(2,8))] [] none
DISCARD 10069 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10070 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10071 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 10072 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10073 [(4,8),(5,8)] D [10061] [] [] [] [((4,8),(5,8))] [10073,10074,10075,10076] CONDITIONAL_S
Y_MEAS 10074 [(5,8)] HALF_D_PLUS_2 [10061] [] [] [] [] [10073,10074,10075,10076] CONDITIONAL_S
IDLE 10075 [(4,8)] HALF_D_PLUS_2 [10061] [] [] [] [] [10073,10074,10075,10076] CONDITIONAL_S
DISCARD 10076 [(5,8)] 0 [10061] [] [] [] [] [10073,10074,10075,10076] CONDITIONAL_S
MERGE 10077 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [10080,10077,10078,10079] CONDITIONAL_S
Y_MEAS 10078 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [10080,10077,10078,10079] CONDITIONAL_S
IDLE 10079 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [10080,10077,10078,10079] CONDITIONAL_S
DISCARD 10080 [(3,4)] 0 [] [] [] [] [] [10080,10077,10078,10079] CONDITIONAL_S
MERGE 10081 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10082 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10083 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10084 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10085 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10086 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10088,10089,10086,10087] CONDITIONAL_S
Y_MEAS 10087 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10088,10089,10086,10087] CONDITIONAL_S
IDLE 10088 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10088,10089,10086,10087] CONDITIONAL_S
DISCARD 10089 [(3,8)] 0 [] [] [] [] [] [10088,10089,10086,10087] CONDITIONAL_S
MERGE 10090 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10090,10091,10092,10093] CONDITIONAL_S
Y_MEAS 10091 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10090,10091,10092,10093] CONDITIONAL_S
IDLE 10092 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10090,10091,10092,10093] CONDITIONAL_S
DISCARD 10093 [(3,8)] 0 [] [] [] [] [] [10090,10091,10092,10093] CONDITIONAL_S
MERGE 10094 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 10095 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10096 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10097 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10098 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10099 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10100 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10101 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10102 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 10103 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 10104 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 10105 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [10105,10106,10107,10108] CONDITIONAL_S
Y_MEAS 10106 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [10105,10106,10107,10108] CONDITIONAL_S
IDLE 10107 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [10105,10106,10107,10108] CONDITIONAL_S
DISCARD 10108 [(7,4)] 0 [] [] [] [] [] [10105,10106,10107,10108] CONDITIONAL_S
MERGE 10109 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10110 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10111 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10112 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 10113 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10114 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10115 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10116 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10117 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10118 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10119 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10120 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 10121 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 10122 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10123 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10124 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10125 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10126 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 10127 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 10128 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10128,10129,10130,10131] CONDITIONAL_S
Y_MEAS 10129 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10128,10129,10130,10131] CONDITIONAL_S
IDLE 10130 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10128,10129,10130,10131] CONDITIONAL_S
DISCARD 10131 [(3,8)] 0 [] [] [] [] [] [10128,10129,10130,10131] CONDITIONAL_S
MERGE 10132 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10133 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10134 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 10135 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10136 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10137 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10138 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10139 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10140 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 10141 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 10142 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 10143 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [10144,10145,10146,10143] CONDITIONAL_S
Y_MEAS 10144 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [10144,10145,10146,10143] CONDITIONAL_S
IDLE 10145 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [10144,10145,10146,10143] CONDITIONAL_S
DISCARD 10146 [(7,6)] 0 [] [] [] [] [] [10144,10145,10146,10143] CONDITIONAL_S
MERGE 10147 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 10148 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10149 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10150 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10151 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10152 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10153 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 10154 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 10155 [(6,5)] 0 [] [] [] [] [] [] none
INJECT_T 10156 [(0,6)] D [] [] [] [] [] [] none
MERGE 10157 [(1,6),(2,6),(0,6)] D [] [10160,10161,10162,10163] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10158 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10159 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10160 [(2,6),(3,6)] D [10157] [] [] [] [((2,6),(3,6))] [10160,10161,10162,10163] CONDITIONAL_S
Y_MEAS 10161 [(3,6)] HALF_D_PLUS_2 [10157] [] [] [] [] [10160,10161,10162,10163] CONDITIONAL_S
IDLE 10162 [(2,6)] HALF_D_PLUS_2 [10157] [] [] [] [] [10160,10161,10162,10163] CONDITIONAL_S
DISCARD 10163 [(3,6)] 0 [10157] [] [] [] [] [10160,10161,10162,10163] CONDITIONAL_S
MERGE 10164 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 10165 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10166 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 10167 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10168 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10169 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 10170 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10171 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 10172 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 10173 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10174 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 10175 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10176 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10177 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10178 [(1,6)] 0 [] [] [] [] [] [] none
INJECT_T 10179 [(0,8)] D [] [] [] [] [] [] none
MERGE 10180 [(0,8),(1,8),(2,8)] D [] [10196,10197,10198,10199] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10181 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10182 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10183 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10184 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10185 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 10186 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10187 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 10188 [(0,4)] D [] [] [] [] [] [] none
MERGE 10189 [(2,4),(0,4),(1,4)] D [] [10202,10203,10204,10205] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 10190 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10191 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10192 [(0,6)] D [] [] [] [] [] [] none
MERGE 10193 [(1,6),(2,6),(0,6)] D [] [10208,10209,10206,10207] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10194 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10195 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10196 [(3,8),(2,8)] D [10180] [] [] [] [((2,8),(3,8))] [10196,10197,10198,10199] CONDITIONAL_S
Y_MEAS 10197 [(3,8)] HALF_D_PLUS_2 [10180] [] [] [] [] [10196,10197,10198,10199] CONDITIONAL_S
IDLE 10198 [(2,8)] HALF_D_PLUS_2 [10180] [] [] [] [] [10196,10197,10198,10199] CONDITIONAL_S
DISCARD 10199 [(3,8)] 0 [10180] [] [] [] [] [10196,10197,10198,10199] CONDITIONAL_S
MERGE 10200 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10201 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10202 [(2,4),(3,4)] D [10189] [] [] [] [((2,4),(3,4))] [10202,10203,10204,10205] CONDITIONAL_S
Y_MEAS 10203 [(3,4)] HALF_D_PLUS_2 [10189] [] [] [] [] [10202,10203,10204,10205] CONDITIONAL_S
IDLE 10204 [(2,4)] HALF_D_PLUS_2 [10189] [] [] [] [] [10202,10203,10204,10205] CONDITIONAL_S
DISCARD 10205 [(3,4)] 0 [10189] [] [] [] [] [10202,10203,10204,10205] CONDITIONAL_S
MERGE 10206 [(2,6),(3,6)] D [10193] [] [] [] [((2,6),(3,6))] [10208,10209,10206,10207] CONDITIONAL_S
Y_MEAS 10207 [(3,6)] HALF_D_PLUS_2 [10193] [] [] [] [] [10208,10209,10206,10207] CONDITIONAL_S
IDLE 10208 [(2,6)] HALF_D_PLUS_2 [10193] [] [] [] [] [10208,10209,10206,10207] CONDITIONAL_S
DISCARD 10209 [(3,6)] 0 [10193] [] [] [] [] [10208,10209,10206,10207] CONDITIONAL_S
INJECT_T 10210 [(4,0)] D [] [] [] [] [] [] none
MERGE 10211 [(4,0),(5,5),(5,4),(4,6),(5,1),(5,0),(5,6),(5,3),(5,2)] D [] [10227,10228,10229,10230] [] [] [((4,0),(5,0)),((5,4),(5,5)),((5,6),(4,6)),((5,2),(5,3)),((5,5),(5,6)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 10212 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 10213 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 10214 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 10215 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 10216 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10217 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10218 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10219 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10220 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 10221 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10222 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10223 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10224 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 10225 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10226 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10227 [(4,6),(5,6)] D [10211] [] [] [] [((4,6),(5,6))] [10227,10228,10229,10230] CONDITIONAL_S
Y_MEAS 10228 [(5,6)] HALF_D_PLUS_2 [10211] [] [] [] [] [10227,10228,10229,10230] CONDITIONAL_S
IDLE 10229 [(4,6)] HALF_D_PLUS_2 [10211] [] [] [] [] [10227,10228,10229,10230] CONDITIONAL_S
DISCARD 10230 [(5,6)] 0 [10211] [] [] [] [] [10227,10228,10229,10230] CONDITIONAL_S
MERGE 10231 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 10232 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10233 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 10234 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10235 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10236 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10236,10237,10238,10239] CONDITIONAL_S
Y_MEAS 10237 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10236,10237,10238,10239] CONDITIONAL_S
IDLE 10238 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10236,10237,10238,10239] CONDITIONAL_S
DISCARD 10239 [(3,6)] 0 [] [] [] [] [] [10236,10237,10238,10239] CONDITIONAL_S
MERGE 10240 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10241 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10242 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10243 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10244 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10245 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 10246 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10247 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10248 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10249 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10250 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10251 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10252 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10253 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10254 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10255 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10256 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10257 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10258 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10259 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 10260 [(0,6)] D [] [] [] [] [] [] none
MERGE 10261 [(1,6),(2,6),(0,6)] D [] [10272,10273,10270,10271] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10262 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10263 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10264 [(0,8)] D [] [] [] [] [] [] none
MERGE 10265 [(0,8),(1,8),(2,8)] D [] [10274,10275,10276,10277] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10266 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10267 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10268 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10269 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10270 [(2,6),(3,6)] D [10261] [] [] [] [((2,6),(3,6))] [10272,10273,10270,10271] CONDITIONAL_S
Y_MEAS 10271 [(3,6)] HALF_D_PLUS_2 [10261] [] [] [] [] [10272,10273,10270,10271] CONDITIONAL_S
IDLE 10272 [(2,6)] HALF_D_PLUS_2 [10261] [] [] [] [] [10272,10273,10270,10271] CONDITIONAL_S
DISCARD 10273 [(3,6)] 0 [10261] [] [] [] [] [10272,10273,10270,10271] CONDITIONAL_S
MERGE 10274 [(3,8),(2,8)] D [10265] [] [] [] [((2,8),(3,8))] [10274,10275,10276,10277] CONDITIONAL_S
Y_MEAS 10275 [(3,8)] HALF_D_PLUS_2 [10265] [] [] [] [] [10274,10275,10276,10277] CONDITIONAL_S
IDLE 10276 [(2,8)] HALF_D_PLUS_2 [10265] [] [] [] [] [10274,10275,10276,10277] CONDITIONAL_S
DISCARD 10277 [(3,8)] 0 [10265] [] [] [] [] [10274,10275,10276,10277] CONDITIONAL_S
INJECT_T 10278 [(4,12)] D [] [] [] [] [] [] none
MERGE 10279 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [10296,10293,10294,10295] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10280 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10281 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10282 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10283 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10284 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10285 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10286 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10287 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10288 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10289 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10290 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10291 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10292 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10293 [(4,8),(5,8)] D [10279] [] [] [] [((4,8),(5,8))] [10296,10293,10294,10295] CONDITIONAL_S
Y_MEAS 10294 [(5,8)] HALF_D_PLUS_2 [10279] [] [] [] [] [10296,10293,10294,10295] CONDITIONAL_S
IDLE 10295 [(4,8)] HALF_D_PLUS_2 [10279] [] [] [] [] [10296,10293,10294,10295] CONDITIONAL_S
DISCARD 10296 [(5,8)] 0 [10279] [] [] [] [] [10296,10293,10294,10295] CONDITIONAL_S
MERGE 10297 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10298 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10299 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10300 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10301 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10302 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10304,10305,10302,10303] CONDITIONAL_S
Y_MEAS 10303 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10304,10305,10302,10303] CONDITIONAL_S
IDLE 10304 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10304,10305,10302,10303] CONDITIONAL_S
DISCARD 10305 [(3,8)] 0 [] [] [] [] [] [10304,10305,10302,10303] CONDITIONAL_S
MERGE 10306 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10306,10307,10308,10309] CONDITIONAL_S
Y_MEAS 10307 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10306,10307,10308,10309] CONDITIONAL_S
IDLE 10308 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10306,10307,10308,10309] CONDITIONAL_S
DISCARD 10309 [(3,8)] 0 [] [] [] [] [] [10306,10307,10308,10309] CONDITIONAL_S
MERGE 10310 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 10311 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10312 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10313 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10314 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 10315 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 10316 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 10317 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [10320,10317,10318,10319] CONDITIONAL_S
Y_MEAS 10318 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [10320,10317,10318,10319] CONDITIONAL_S
IDLE 10319 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [10320,10317,10318,10319] CONDITIONAL_S
DISCARD 10320 [(7,8)] 0 [] [] [] [] [] [10320,10317,10318,10319] CONDITIONAL_S
MERGE 10321 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10322 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10323 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10324 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 10325 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10326 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10327 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10328 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 10329 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 10330 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10331 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 10332 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 10333 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10334 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10335 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10336 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10337 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 10338 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 10339 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 10340 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10341 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 10342 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 10343 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10344 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 10345 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10346 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10347 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10347,10348,10349,10350] CONDITIONAL_S
Y_MEAS 10348 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10347,10348,10349,10350] CONDITIONAL_S
IDLE 10349 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10347,10348,10349,10350] CONDITIONAL_S
DISCARD 10350 [(3,8)] 0 [] [] [] [] [] [10347,10348,10349,10350] CONDITIONAL_S
MERGE 10351 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10352 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10353 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 10354 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10355 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 10356 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10357 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10358 [(3,8),(4,9),(3,9),(5,9),(6,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((4,9),(5,9)),((2,8),(3,8)),((5,9),(6,9)),((3,8),(3,9))] [] none
DISCARD 10359 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10360 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10361 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 10362 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 10363 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10364 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10365 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 10366 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 10367 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 10368 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 10369 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [10369,10370,10371,10372] CONDITIONAL_S
Y_MEAS 10370 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [10369,10370,10371,10372] CONDITIONAL_S
IDLE 10371 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [10369,10370,10371,10372] CONDITIONAL_S
DISCARD 10372 [(7,10)] 0 [] [] [] [] [] [10369,10370,10371,10372] CONDITIONAL_S
MERGE 10373 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 10374 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10375 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10376 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10377 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10378 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10379 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 10380 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 10381 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 10382 [(0,2)] D [] [] [] [] [] [] none
MERGE 10383 [(0,2),(1,2),(2,2)] D [] [10386,10387,10388,10389] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 10384 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10385 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 10386 [(3,2),(2,2)] D [10383] [] [] [] [((2,2),(3,2))] [10386,10387,10388,10389] CONDITIONAL_S
Y_MEAS 10387 [(3,2)] HALF_D_PLUS_2 [10383] [] [] [] [] [10386,10387,10388,10389] CONDITIONAL_S
IDLE 10388 [(2,2)] HALF_D_PLUS_2 [10383] [] [] [] [] [10386,10387,10388,10389] CONDITIONAL_S
DISCARD 10389 [(3,2)] 0 [10383] [] [] [] [] [10386,10387,10388,10389] CONDITIONAL_S
MERGE 10390 [(1,2),(2,1),(1,5),(1,1),(2,10),(1,8),(1,4),(1,7),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,1),(1,2)),((1,10),(2,10)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 10391 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 10392 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10393 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10395 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10396 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10397 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10398 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10399 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 10400 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 10401 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 10402 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 10403 [(2,3),(3,2),(3,3),(4,2)] D [] [] [] [] [((3,3),(3,2)),((3,2),(4,2)),((2,3),(3,3))] [] none
DISCARD 10404 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 10405 [(3,2)] 0 [] [] [] [] [] [] none
INJECT_T 10406 [(0,8)] D [] [] [] [] [] [] none
MERGE 10407 [(0,8),(1,8),(2,8)] D [] [10424,10421,10422,10423] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10408 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10409 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10410 [(2,3),(2,2)] D [] [] [] [] [((2,2),(2,3))] [] none
DISCARD 10411 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10412 [(1,2),(1,5),(1,8),(1,4),(2,9),(1,7),(2,2),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(2,9)),((1,3),(1,4)),((1,6),(1,7)),((2,2),(1,2)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(1,9))] [] none
DISCARD 10413 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10414 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10415 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10416 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10417 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10418 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10419 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10420 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 10421 [(3,8),(2,8)] D [10407] [] [] [] [((2,8),(3,8))] [10424,10421,10422,10423] CONDITIONAL_S
Y_MEAS 10422 [(3,8)] HALF_D_PLUS_2 [10407] [] [] [] [] [10424,10421,10422,10423] CONDITIONAL_S
IDLE 10423 [(2,8)] HALF_D_PLUS_2 [10407] [] [] [] [] [10424,10421,10422,10423] CONDITIONAL_S
DISCARD 10424 [(3,8)] 0 [10407] [] [] [] [] [10424,10421,10422,10423] CONDITIONAL_S
MERGE 10425 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 10426 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10427 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 10428 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10429 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10430 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10431 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 10432 [(2,9)] 0 [] [] [] [] [] [] none
INJECT_T 10433 [(0,2)] D [] [] [] [] [] [] none
MERGE 10434 [(0,2),(1,2),(2,2)] D [] [10448,10449,10450,10451] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 10435 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10436 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 10437 [(0,10)] D [] [] [] [] [] [] none
MERGE 10438 [(2,10),(0,10),(1,10)] D [] [10456,10457,10454,10455] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 10439 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 10440 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 10441 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10442 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10443 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 10444 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10445 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10446 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 10447 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 10448 [(3,2),(2,2)] D [10434] [] [] [] [((2,2),(3,2))] [10448,10449,10450,10451] CONDITIONAL_S
Y_MEAS 10449 [(3,2)] HALF_D_PLUS_2 [10434] [] [] [] [] [10448,10449,10450,10451] CONDITIONAL_S
IDLE 10450 [(2,2)] HALF_D_PLUS_2 [10434] [] [] [] [] [10448,10449,10450,10451] CONDITIONAL_S
DISCARD 10451 [(3,2)] 0 [10434] [] [] [] [] [10448,10449,10450,10451] CONDITIONAL_S
MERGE 10452 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10453 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10454 [(2,10),(3,10)] D [10438] [] [] [] [((2,10),(3,10))] [10456,10457,10454,10455] CONDITIONAL_S
Y_MEAS 10455 [(3,10)] HALF_D_PLUS_2 [10438] [] [] [] [] [10456,10457,10454,10455] CONDITIONAL_S
IDLE 10456 [(2,10)] HALF_D_PLUS_2 [10438] [] [] [] [] [10456,10457,10454,10455] CONDITIONAL_S
DISCARD 10457 [(3,10)] 0 [10438] [] [] [] [] [10456,10457,10454,10455] CONDITIONAL_S
INJECT_T 10458 [(4,0)] D [] [] [] [] [] [] none
MERGE 10459 [(4,0),(5,1),(4,2),(5,0),(5,2)] D [] [10488,10485,10486,10487] [] [] [((4,0),(5,0)),((5,0),(5,1)),((5,1),(5,2)),((5,2),(4,2))] [] none
DISCARD 10460 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 10461 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 10462 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 10463 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10464 [(1,2),(1,5),(1,8),(1,4),(2,9),(1,7),(2,2),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(2,9)),((1,3),(1,4)),((1,6),(1,7)),((2,2),(1,2)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(1,9))] [] none
DISCARD 10465 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10466 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10467 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10468 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10469 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10470 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10471 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10472 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 10473 [(3,8),(3,7),(3,6),(2,5),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,6)),((3,8),(2,8)),((2,5),(3,5)),((3,6),(3,7)),((3,7),(3,8))] [] none
DISCARD 10474 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10475 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10476 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10477 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10478 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10479 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10480 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10481 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10482 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10483 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 10484 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10485 [(4,2),(5,2)] D [10459] [] [] [] [((4,2),(5,2))] [10488,10485,10486,10487] CONDITIONAL_S
Y_MEAS 10486 [(5,2)] HALF_D_PLUS_2 [10459] [] [] [] [] [10488,10485,10486,10487] CONDITIONAL_S
IDLE 10487 [(4,2)] HALF_D_PLUS_2 [10459] [] [] [] [] [10488,10485,10486,10487] CONDITIONAL_S
DISCARD 10488 [(5,2)] 0 [10459] [] [] [] [] [10488,10485,10486,10487] CONDITIONAL_S
INJECT_T 10489 [(0,6)] D [] [] [] [] [] [] none
MERGE 10490 [(1,6),(2,6),(0,6)] D [] [10504,10505,10502,10503] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10491 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10492 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10493 [(0,8)] D [] [] [] [] [] [] none
MERGE 10494 [(0,8),(1,8),(2,8)] D [] [10506,10507,10508,10509] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10495 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10496 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10497 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 10498 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10499 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 10500 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10501 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10502 [(2,6),(3,6)] D [10490] [] [] [] [((2,6),(3,6))] [10504,10505,10502,10503] CONDITIONAL_S
Y_MEAS 10503 [(3,6)] HALF_D_PLUS_2 [10490] [] [] [] [] [10504,10505,10502,10503] CONDITIONAL_S
IDLE 10504 [(2,6)] HALF_D_PLUS_2 [10490] [] [] [] [] [10504,10505,10502,10503] CONDITIONAL_S
DISCARD 10505 [(3,6)] 0 [10490] [] [] [] [] [10504,10505,10502,10503] CONDITIONAL_S
MERGE 10506 [(3,8),(2,8)] D [10494] [] [] [] [((2,8),(3,8))] [10506,10507,10508,10509] CONDITIONAL_S
Y_MEAS 10507 [(3,8)] HALF_D_PLUS_2 [10494] [] [] [] [] [10506,10507,10508,10509] CONDITIONAL_S
IDLE 10508 [(2,8)] HALF_D_PLUS_2 [10494] [] [] [] [] [10506,10507,10508,10509] CONDITIONAL_S
DISCARD 10509 [(3,8)] 0 [10494] [] [] [] [] [10506,10507,10508,10509] CONDITIONAL_S
MERGE 10510 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 10511 [(4,1)] 0 [] [] [] [] [] [] none
INJECT_T 10512 [(4,12)] D [] [] [] [] [] [] none
MERGE 10513 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [10528,10529,10530,10527] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10514 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10515 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10516 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10517 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10518 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10519 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10520 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10521 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10522 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10523 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10524 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10525 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10526 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10527 [(4,8),(5,8)] D [10513] [] [] [] [((4,8),(5,8))] [10528,10529,10530,10527] CONDITIONAL_S
Y_MEAS 10528 [(5,8)] HALF_D_PLUS_2 [10513] [] [] [] [] [10528,10529,10530,10527] CONDITIONAL_S
IDLE 10529 [(4,8)] HALF_D_PLUS_2 [10513] [] [] [] [] [10528,10529,10530,10527] CONDITIONAL_S
DISCARD 10530 [(5,8)] 0 [10513] [] [] [] [] [10528,10529,10530,10527] CONDITIONAL_S
MERGE 10531 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10532 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10533 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10534 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [10536,10537,10534,10535] CONDITIONAL_S
Y_MEAS 10535 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [10536,10537,10534,10535] CONDITIONAL_S
IDLE 10536 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [10536,10537,10534,10535] CONDITIONAL_S
DISCARD 10537 [(3,2)] 0 [] [] [] [] [] [10536,10537,10534,10535] CONDITIONAL_S
MERGE 10538 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10539 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10540 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10540,10541,10542,10543] CONDITIONAL_S
Y_MEAS 10541 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10540,10541,10542,10543] CONDITIONAL_S
IDLE 10542 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10540,10541,10542,10543] CONDITIONAL_S
DISCARD 10543 [(3,8)] 0 [] [] [] [] [] [10540,10541,10542,10543] CONDITIONAL_S
MERGE 10544 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10544,10545,10546,10547] CONDITIONAL_S
Y_MEAS 10545 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10544,10545,10546,10547] CONDITIONAL_S
IDLE 10546 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10544,10545,10546,10547] CONDITIONAL_S
DISCARD 10547 [(3,8)] 0 [] [] [] [] [] [10544,10545,10546,10547] CONDITIONAL_S
MERGE 10548 [(7,4),(3,8),(5,5),(7,1),(6,5),(8,1),(3,7),(5,7),(7,3),(5,6),(7,2),(7,5),(4,7),(2,8)] D [] [] [] [] [((5,7),(5,6)),((5,5),(6,5)),((7,3),(7,2)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,1),(8,1)),((7,2),(7,1)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 10549 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10550 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10551 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10552 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10553 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10554 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10555 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 10556 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 10557 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 10558 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 10559 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 10560 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 10561 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 10562 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 10563 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [10563,10564,10565,10566] CONDITIONAL_S
Y_MEAS 10564 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [10563,10564,10565,10566] CONDITIONAL_S
IDLE 10565 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [10563,10564,10565,10566] CONDITIONAL_S
DISCARD 10566 [(9,2)] 0 [] [] [] [] [] [10563,10564,10565,10566] CONDITIONAL_S
MERGE 10567 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10568 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10569 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10570 [(7,4),(3,8),(5,5),(7,1),(6,5),(8,1),(3,7),(5,7),(7,3),(5,6),(7,2),(7,5),(4,7),(2,8)] D [] [] [] [] [((5,7),(5,6)),((5,5),(6,5)),((7,3),(7,2)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,1),(8,1)),((7,2),(7,1)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 10571 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10572 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10573 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10574 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10575 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10576 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10577 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 10578 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 10579 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 10580 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 10581 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 10582 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 10583 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 10584 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10585 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10586 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10587 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10588 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 10589 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 10590 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10592,10593,10590,10591] CONDITIONAL_S
Y_MEAS 10591 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10592,10593,10590,10591] CONDITIONAL_S
IDLE 10592 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10592,10593,10590,10591] CONDITIONAL_S
DISCARD 10593 [(3,8)] 0 [] [] [] [] [] [10592,10593,10590,10591] CONDITIONAL_S
MERGE 10594 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10595 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10596 [(7,4),(3,8),(7,7),(3,7),(5,7),(7,3),(6,7),(8,3),(7,6),(7,5),(4,7),(2,8)] D [] [] [] [] [((7,7),(7,6)),((4,7),(5,7)),((7,4),(7,3)),((3,7),(4,7)),((7,6),(7,5)),((6,7),(7,7)),((2,8),(3,8)),((7,3),(8,3)),((7,5),(7,4)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 10597 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10598 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10599 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10600 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10601 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 10602 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 10603 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 10604 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 10605 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 10606 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 10607 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 10608 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 10609 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [10609,10610,10611,10612] CONDITIONAL_S
Y_MEAS 10610 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [10609,10610,10611,10612] CONDITIONAL_S
IDLE 10611 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [10609,10610,10611,10612] CONDITIONAL_S
DISCARD 10612 [(9,4)] 0 [] [] [] [] [] [10609,10610,10611,10612] CONDITIONAL_S
MERGE 10613 [(7,4),(3,8),(5,5),(6,5),(3,7),(5,7),(7,3),(8,3),(5,6),(7,5),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,3),(8,3)),((5,7),(5,6)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 10614 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10615 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10616 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10617 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10618 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10619 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10620 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 10621 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 10622 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 10623 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 10624 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 10625 [(8,3)] 0 [] [] [] [] [] [] none
INJECT_T 10626 [(0,6)] D [] [] [] [] [] [] none
MERGE 10627 [(1,6),(2,6),(0,6)] D [] [10632,10633,10630,10631] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10628 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10629 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10630 [(2,6),(3,6)] D [10627] [] [] [] [((2,6),(3,6))] [10632,10633,10630,10631] CONDITIONAL_S
Y_MEAS 10631 [(3,6)] HALF_D_PLUS_2 [10627] [] [] [] [] [10632,10633,10630,10631] CONDITIONAL_S
IDLE 10632 [(2,6)] HALF_D_PLUS_2 [10627] [] [] [] [] [10632,10633,10630,10631] CONDITIONAL_S
DISCARD 10633 [(3,6)] 0 [10627] [] [] [] [] [10632,10633,10630,10631] CONDITIONAL_S
MERGE 10634 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 10635 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10636 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 10637 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10638 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10639 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 10640 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10641 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 10642 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 10643 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10644 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 10645 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10646 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10647 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10648 [(1,6)] 0 [] [] [] [] [] [] none
INJECT_T 10649 [(0,8)] D [] [] [] [] [] [] none
MERGE 10650 [(0,8),(1,8),(2,8)] D [] [10666,10667,10668,10669] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10651 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10652 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10653 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10654 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10655 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 10656 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10657 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 10658 [(0,4)] D [] [] [] [] [] [] none
MERGE 10659 [(2,4),(0,4),(1,4)] D [] [10672,10673,10674,10675] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 10660 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10661 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10662 [(0,6)] D [] [] [] [] [] [] none
MERGE 10663 [(1,6),(2,6),(0,6)] D [] [10676,10677,10678,10679] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10664 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10665 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10666 [(3,8),(2,8)] D [10650] [] [] [] [((2,8),(3,8))] [10666,10667,10668,10669] CONDITIONAL_S
Y_MEAS 10667 [(3,8)] HALF_D_PLUS_2 [10650] [] [] [] [] [10666,10667,10668,10669] CONDITIONAL_S
IDLE 10668 [(2,8)] HALF_D_PLUS_2 [10650] [] [] [] [] [10666,10667,10668,10669] CONDITIONAL_S
DISCARD 10669 [(3,8)] 0 [10650] [] [] [] [] [10666,10667,10668,10669] CONDITIONAL_S
MERGE 10670 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10671 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10672 [(2,4),(3,4)] D [10659] [] [] [] [((2,4),(3,4))] [10672,10673,10674,10675] CONDITIONAL_S
Y_MEAS 10673 [(3,4)] HALF_D_PLUS_2 [10659] [] [] [] [] [10672,10673,10674,10675] CONDITIONAL_S
IDLE 10674 [(2,4)] HALF_D_PLUS_2 [10659] [] [] [] [] [10672,10673,10674,10675] CONDITIONAL_S
DISCARD 10675 [(3,4)] 0 [10659] [] [] [] [] [10672,10673,10674,10675] CONDITIONAL_S
MERGE 10676 [(2,6),(3,6)] D [10663] [] [] [] [((2,6),(3,6))] [10676,10677,10678,10679] CONDITIONAL_S
Y_MEAS 10677 [(3,6)] HALF_D_PLUS_2 [10663] [] [] [] [] [10676,10677,10678,10679] CONDITIONAL_S
IDLE 10678 [(2,6)] HALF_D_PLUS_2 [10663] [] [] [] [] [10676,10677,10678,10679] CONDITIONAL_S
DISCARD 10679 [(3,6)] 0 [10663] [] [] [] [] [10676,10677,10678,10679] CONDITIONAL_S
INJECT_T 10680 [(4,0)] D [] [] [] [] [] [] none
MERGE 10681 [(4,0),(5,5),(5,4),(4,6),(5,1),(5,0),(5,6),(5,3),(5,2)] D [] [10697,10698,10699,10700] [] [] [((4,0),(5,0)),((5,4),(5,5)),((5,6),(4,6)),((5,2),(5,3)),((5,5),(5,6)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 10682 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 10683 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 10684 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 10685 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 10686 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10687 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10688 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10689 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10690 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 10691 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10692 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10693 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10694 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 10695 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10696 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10697 [(4,6),(5,6)] D [10681] [] [] [] [((4,6),(5,6))] [10697,10698,10699,10700] CONDITIONAL_S
Y_MEAS 10698 [(5,6)] HALF_D_PLUS_2 [10681] [] [] [] [] [10697,10698,10699,10700] CONDITIONAL_S
IDLE 10699 [(4,6)] HALF_D_PLUS_2 [10681] [] [] [] [] [10697,10698,10699,10700] CONDITIONAL_S
DISCARD 10700 [(5,6)] 0 [10681] [] [] [] [] [10697,10698,10699,10700] CONDITIONAL_S
MERGE 10701 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 10702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10703 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 10704 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10705 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10706 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10706,10707,10708,10709] CONDITIONAL_S
Y_MEAS 10707 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10706,10707,10708,10709] CONDITIONAL_S
IDLE 10708 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10706,10707,10708,10709] CONDITIONAL_S
DISCARD 10709 [(3,6)] 0 [] [] [] [] [] [10706,10707,10708,10709] CONDITIONAL_S
MERGE 10710 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10711 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10712 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10713 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10714 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10715 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 10716 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10717 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10718 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10719 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10720 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10721 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10722 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10723 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10724 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10725 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10726 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10727 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10728 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10729 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 10730 [(0,6)] D [] [] [] [] [] [] none
MERGE 10731 [(1,6),(2,6),(0,6)] D [] [10740,10741,10742,10743] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10732 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10733 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10734 [(0,8)] D [] [] [] [] [] [] none
MERGE 10735 [(0,8),(1,8),(2,8)] D [] [10744,10745,10746,10747] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10736 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10737 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10738 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10739 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10740 [(2,6),(3,6)] D [10731] [] [] [] [((2,6),(3,6))] [10740,10741,10742,10743] CONDITIONAL_S
Y_MEAS 10741 [(3,6)] HALF_D_PLUS_2 [10731] [] [] [] [] [10740,10741,10742,10743] CONDITIONAL_S
IDLE 10742 [(2,6)] HALF_D_PLUS_2 [10731] [] [] [] [] [10740,10741,10742,10743] CONDITIONAL_S
DISCARD 10743 [(3,6)] 0 [10731] [] [] [] [] [10740,10741,10742,10743] CONDITIONAL_S
MERGE 10744 [(3,8),(2,8)] D [10735] [] [] [] [((2,8),(3,8))] [10744,10745,10746,10747] CONDITIONAL_S
Y_MEAS 10745 [(3,8)] HALF_D_PLUS_2 [10735] [] [] [] [] [10744,10745,10746,10747] CONDITIONAL_S
IDLE 10746 [(2,8)] HALF_D_PLUS_2 [10735] [] [] [] [] [10744,10745,10746,10747] CONDITIONAL_S
DISCARD 10747 [(3,8)] 0 [10735] [] [] [] [] [10744,10745,10746,10747] CONDITIONAL_S
INJECT_T 10748 [(4,12)] D [] [] [] [] [] [] none
MERGE 10749 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [10763,10764,10765,10766] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10750 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10751 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10752 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10753 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10754 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10755 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10756 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10757 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10758 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10759 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10760 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10761 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10762 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10763 [(4,8),(5,8)] D [10749] [] [] [] [((4,8),(5,8))] [10763,10764,10765,10766] CONDITIONAL_S
Y_MEAS 10764 [(5,8)] HALF_D_PLUS_2 [10749] [] [] [] [] [10763,10764,10765,10766] CONDITIONAL_S
IDLE 10765 [(4,8)] HALF_D_PLUS_2 [10749] [] [] [] [] [10763,10764,10765,10766] CONDITIONAL_S
DISCARD 10766 [(5,8)] 0 [10749] [] [] [] [] [10763,10764,10765,10766] CONDITIONAL_S
MERGE 10767 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10768 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10769 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10770 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10771 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10772 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10772,10773,10774,10775] CONDITIONAL_S
Y_MEAS 10773 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10772,10773,10774,10775] CONDITIONAL_S
IDLE 10774 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10772,10773,10774,10775] CONDITIONAL_S
DISCARD 10775 [(3,8)] 0 [] [] [] [] [] [10772,10773,10774,10775] CONDITIONAL_S
MERGE 10776 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 10777 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10778 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 10779 [(3,8),(5,5),(3,7),(5,4),(4,5),(3,6),(5,3),(6,3),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,3),(6,3)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((2,8),(3,8)),((5,5),(5,4)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 10780 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10781 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10782 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10783 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10784 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 10785 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10786 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10787 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 10788 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 10789 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 10790 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10791 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10792 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10793 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 10794 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 10795 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10796 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10797 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10800,10797,10798,10799] CONDITIONAL_S
Y_MEAS 10798 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10800,10797,10798,10799] CONDITIONAL_S
IDLE 10799 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10800,10797,10798,10799] CONDITIONAL_S
DISCARD 10800 [(3,8)] 0 [] [] [] [] [] [10800,10797,10798,10799] CONDITIONAL_S
MERGE 10801 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 10802 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10803 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10804 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 10805 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 10806 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 10807 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 10808 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 10809 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10810 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 10811 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 10812 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10813 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10814 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 10815 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10816 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 10817 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10818 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10819 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10820 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10821 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10822 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10823 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10824,10825,10826,10823] CONDITIONAL_S
Y_MEAS 10824 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10824,10825,10826,10823] CONDITIONAL_S
IDLE 10825 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10824,10825,10826,10823] CONDITIONAL_S
DISCARD 10826 [(5,10)] 0 [] [] [] [] [] [10824,10825,10826,10823] CONDITIONAL_S
INJECT_T 10827 [(0,4)] D [] [] [] [] [] [] none
MERGE 10828 [(2,4),(0,4),(1,4)] D [] [10832,10833,10834,10831] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 10829 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10830 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10831 [(2,4),(3,4)] D [10828] [] [] [] [((2,4),(3,4))] [10832,10833,10834,10831] CONDITIONAL_S
Y_MEAS 10832 [(3,4)] HALF_D_PLUS_2 [10828] [] [] [] [] [10832,10833,10834,10831] CONDITIONAL_S
IDLE 10833 [(2,4)] HALF_D_PLUS_2 [10828] [] [] [] [] [10832,10833,10834,10831] CONDITIONAL_S
DISCARD 10834 [(3,4)] 0 [10828] [] [] [] [] [10832,10833,10834,10831] CONDITIONAL_S
MERGE 10835 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 10836 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10837 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 10838 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10840,10841,10838,10839] CONDITIONAL_S
Y_MEAS 10839 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10840,10841,10838,10839] CONDITIONAL_S
IDLE 10840 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10840,10841,10838,10839] CONDITIONAL_S
DISCARD 10841 [(5,10)] 0 [] [] [] [] [] [10840,10841,10838,10839] CONDITIONAL_S
MERGE 10842 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10843 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10844 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 10845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10846 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 10847 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 10848 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10849 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10850 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 10851 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 10852 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 10853 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10854 [(3,8),(5,5),(3,7),(5,4),(4,5),(3,6),(5,3),(6,3),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,3),(6,3)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((2,8),(3,8)),((5,5),(5,4)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 10855 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10856 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10857 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10858 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10859 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 10860 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10861 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10862 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 10863 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 10864 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 10865 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 10866 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 10867 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10868 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10869 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 10870 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10872,10873,10870,10871] CONDITIONAL_S
Y_MEAS 10871 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10872,10873,10870,10871] CONDITIONAL_S
IDLE 10872 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10872,10873,10870,10871] CONDITIONAL_S
DISCARD 10873 [(5,10)] 0 [] [] [] [] [] [10872,10873,10870,10871] CONDITIONAL_S
MERGE 10874 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 10875 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 10876 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 10877 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 10878 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 10879 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10880 [(3,3)] 0 [] [] [] [] [] [] none
INJECT_T 10881 [(0,2)] D [] [] [] [] [] [] none
MERGE 10882 [(0,2),(1,2),(2,2)] D [] [10891,10892,10893,10894] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 10883 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10884 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 10885 [(0,4)] D [] [] [] [] [] [] none
MERGE 10886 [(2,4),(0,4),(1,4)] D [] [10896,10897,10898,10895] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 10887 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10888 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10889 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 10890 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 10891 [(3,2),(2,2)] D [10882] [] [] [] [((2,2),(3,2))] [10891,10892,10893,10894] CONDITIONAL_S
Y_MEAS 10892 [(3,2)] HALF_D_PLUS_2 [10882] [] [] [] [] [10891,10892,10893,10894] CONDITIONAL_S
IDLE 10893 [(2,2)] HALF_D_PLUS_2 [10882] [] [] [] [] [10891,10892,10893,10894] CONDITIONAL_S
DISCARD 10894 [(3,2)] 0 [10882] [] [] [] [] [10891,10892,10893,10894] CONDITIONAL_S
MERGE 10895 [(2,4),(3,4)] D [10886] [] [] [] [((2,4),(3,4))] [10896,10897,10898,10895] CONDITIONAL_S
Y_MEAS 10896 [(3,4)] HALF_D_PLUS_2 [10886] [] [] [] [] [10896,10897,10898,10895] CONDITIONAL_S
IDLE 10897 [(2,4)] HALF_D_PLUS_2 [10886] [] [] [] [] [10896,10897,10898,10895] CONDITIONAL_S
DISCARD 10898 [(3,4)] 0 [10886] [] [] [] [] [10896,10897,10898,10895] CONDITIONAL_S
INJECT_T 10899 [(4,0)] D [] [] [] [] [] [] none
MERGE 10900 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [10914,10915,10916,10917] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 10901 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 10902 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 10903 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 10904 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 10905 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10906 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10907 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 10908 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 10909 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10910 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10911 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 10912 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 10913 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 10914 [(4,4),(5,4)] D [10900] [] [] [] [((4,4),(5,4))] [10914,10915,10916,10917] CONDITIONAL_S
Y_MEAS 10915 [(5,4)] HALF_D_PLUS_2 [10900] [] [] [] [] [10914,10915,10916,10917] CONDITIONAL_S
IDLE 10916 [(4,4)] HALF_D_PLUS_2 [10900] [] [] [] [] [10914,10915,10916,10917] CONDITIONAL_S
DISCARD 10917 [(5,4)] 0 [10900] [] [] [] [] [10914,10915,10916,10917] CONDITIONAL_S
MERGE 10918 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 10919 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10920 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 10921 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10921,10922,10923,10924] CONDITIONAL_S
Y_MEAS 10922 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10921,10922,10923,10924] CONDITIONAL_S
IDLE 10923 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10921,10922,10923,10924] CONDITIONAL_S
DISCARD 10924 [(5,10)] 0 [] [] [] [] [] [10921,10922,10923,10924] CONDITIONAL_S
MERGE 10925 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 10926 [(4,3)] 0 [] [] [] [] [] [] none
INJECT_T 10927 [(0,8)] D [] [] [] [] [] [] none
MERGE 10928 [(0,8),(1,8),(2,8)] D [] [10931,10932,10933,10934] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10929 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10930 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10931 [(3,8),(2,8)] D [10928] [] [] [] [((2,8),(3,8))] [10931,10932,10933,10934] CONDITIONAL_S
Y_MEAS 10932 [(3,8)] HALF_D_PLUS_2 [10928] [] [] [] [] [10931,10932,10933,10934] CONDITIONAL_S
IDLE 10933 [(2,8)] HALF_D_PLUS_2 [10928] [] [] [] [] [10931,10932,10933,10934] CONDITIONAL_S
DISCARD 10934 [(3,8)] 0 [10928] [] [] [] [] [10931,10932,10933,10934] CONDITIONAL_S
MERGE 10935 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10936 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10937 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10938 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [10938,10939,10940,10941] CONDITIONAL_S
Y_MEAS 10939 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [10938,10939,10940,10941] CONDITIONAL_S
IDLE 10940 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [10938,10939,10940,10941] CONDITIONAL_S
DISCARD 10941 [(3,4)] 0 [] [] [] [] [] [10938,10939,10940,10941] CONDITIONAL_S
MERGE 10942 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10943 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10944 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 10945 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10946 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10947 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10948 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10949 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10952,10949,10950,10951] CONDITIONAL_S
Y_MEAS 10950 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10952,10949,10950,10951] CONDITIONAL_S
IDLE 10951 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10952,10949,10950,10951] CONDITIONAL_S
DISCARD 10952 [(5,10)] 0 [] [] [] [] [] [10952,10949,10950,10951] CONDITIONAL_S
MERGE 10953 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10954 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10955 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10956 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10957 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10958 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10959 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10960 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10961 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10962 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10963 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10963,10964,10965,10966] CONDITIONAL_S
Y_MEAS 10964 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10963,10964,10965,10966] CONDITIONAL_S
IDLE 10965 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10963,10964,10965,10966] CONDITIONAL_S
DISCARD 10966 [(5,10)] 0 [] [] [] [] [] [10963,10964,10965,10966] CONDITIONAL_S
INJECT_T 10967 [(0,6)] D [] [] [] [] [] [] none
MERGE 10968 [(1,6),(2,6),(0,6)] D [] [10977,10978,10979,10980] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10969 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10970 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10971 [(0,8)] D [] [] [] [] [] [] none
MERGE 10972 [(0,8),(1,8),(2,8)] D [] [10984,10981,10982,10983] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10973 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10974 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10975 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10976 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10977 [(2,6),(3,6)] D [10968] [] [] [] [((2,6),(3,6))] [10977,10978,10979,10980] CONDITIONAL_S
Y_MEAS 10978 [(3,6)] HALF_D_PLUS_2 [10968] [] [] [] [] [10977,10978,10979,10980] CONDITIONAL_S
IDLE 10979 [(2,6)] HALF_D_PLUS_2 [10968] [] [] [] [] [10977,10978,10979,10980] CONDITIONAL_S
DISCARD 10980 [(3,6)] 0 [10968] [] [] [] [] [10977,10978,10979,10980] CONDITIONAL_S
MERGE 10981 [(3,8),(2,8)] D [10972] [] [] [] [((2,8),(3,8))] [10984,10981,10982,10983] CONDITIONAL_S
Y_MEAS 10982 [(3,8)] HALF_D_PLUS_2 [10972] [] [] [] [] [10984,10981,10982,10983] CONDITIONAL_S
IDLE 10983 [(2,8)] HALF_D_PLUS_2 [10972] [] [] [] [] [10984,10981,10982,10983] CONDITIONAL_S
DISCARD 10984 [(3,8)] 0 [10972] [] [] [] [] [10984,10981,10982,10983] CONDITIONAL_S
INJECT_T 10985 [(4,12)] D [] [] [] [] [] [] none
MERGE 10986 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [11000,11001,11002,11003] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10987 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10988 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10989 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10990 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10991 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10992 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10993 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10994 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10995 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10996 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10997 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10998 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10999 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11000 [(4,8),(5,8)] D [10986] [] [] [] [((4,8),(5,8))] [11000,11001,11002,11003] CONDITIONAL_S
Y_MEAS 11001 [(5,8)] HALF_D_PLUS_2 [10986] [] [] [] [] [11000,11001,11002,11003] CONDITIONAL_S
IDLE 11002 [(4,8)] HALF_D_PLUS_2 [10986] [] [] [] [] [11000,11001,11002,11003] CONDITIONAL_S
DISCARD 11003 [(5,8)] 0 [10986] [] [] [] [] [11000,11001,11002,11003] CONDITIONAL_S
MERGE 11004 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11005 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11006 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11007 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11008 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11009 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11009,11010,11011,11012] CONDITIONAL_S
Y_MEAS 11010 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11009,11010,11011,11012] CONDITIONAL_S
IDLE 11011 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11009,11010,11011,11012] CONDITIONAL_S
DISCARD 11012 [(3,8)] 0 [] [] [] [] [] [11009,11010,11011,11012] CONDITIONAL_S
MERGE 11013 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11014 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11015 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11016 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11017 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11018 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11019 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11020 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11021 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 11022 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 11023 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11024 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11025 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11026 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11027 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11028 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11029 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11030 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 11031 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11032 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11033 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11034 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11035 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11036 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 11037 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 11038 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11039 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11040 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11040,11041,11042,11043] CONDITIONAL_S
Y_MEAS 11041 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11040,11041,11042,11043] CONDITIONAL_S
IDLE 11042 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11040,11041,11042,11043] CONDITIONAL_S
DISCARD 11043 [(3,8)] 0 [] [] [] [] [] [11040,11041,11042,11043] CONDITIONAL_S
MERGE 11044 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(4,5),(3,6),(5,3),(3,5),(5,2)] D [] [] [] [] [((4,5),(5,5)),((5,1),(6,1)),((5,2),(5,1)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 11045 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11046 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11047 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11048 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11049 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 11050 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11051 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11052 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 11053 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 11054 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11055 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11056 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11057 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 11058 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11059 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11060 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11061 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11062 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11064,11065,11062,11063] CONDITIONAL_S
Y_MEAS 11063 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11064,11065,11062,11063] CONDITIONAL_S
IDLE 11064 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11064,11065,11062,11063] CONDITIONAL_S
DISCARD 11065 [(7,2)] 0 [] [] [] [] [] [11064,11065,11062,11063] CONDITIONAL_S
INJECT_T 11066 [(0,6)] D [] [] [] [] [] [] none
MERGE 11067 [(1,6),(2,6),(0,6)] D [] [11072,11073,11070,11071] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11068 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11069 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11070 [(2,6),(3,6)] D [11067] [] [] [] [((2,6),(3,6))] [11072,11073,11070,11071] CONDITIONAL_S
Y_MEAS 11071 [(3,6)] HALF_D_PLUS_2 [11067] [] [] [] [] [11072,11073,11070,11071] CONDITIONAL_S
IDLE 11072 [(2,6)] HALF_D_PLUS_2 [11067] [] [] [] [] [11072,11073,11070,11071] CONDITIONAL_S
DISCARD 11073 [(3,6)] 0 [11067] [] [] [] [] [11072,11073,11070,11071] CONDITIONAL_S
MERGE 11074 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 11075 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11076 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 11077 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11078 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11079 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 11080 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11081 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 11082 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11082,11083,11084,11085] CONDITIONAL_S
Y_MEAS 11083 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11082,11083,11084,11085] CONDITIONAL_S
IDLE 11084 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11082,11083,11084,11085] CONDITIONAL_S
DISCARD 11085 [(7,2)] 0 [] [] [] [] [] [11082,11083,11084,11085] CONDITIONAL_S
MERGE 11086 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 11087 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11088 [(3,8),(3,4),(3,1),(6,1),(3,7),(5,1),(3,3),(3,6),(3,2),(4,1),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,4)),((5,1),(6,1)),((3,6),(3,5)),((4,1),(5,1)),((3,1),(4,1)),((3,7),(3,6)),((3,4),(3,3)),((2,8),(3,8)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 11089 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11090 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11091 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11092 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11093 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11094 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 11095 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11096 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11097 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 11098 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11099 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11100 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11101 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11102 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11103 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11104 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11105 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11106 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11107 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11108 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11109 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11110 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 11111 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11112 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11113 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11114 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11115 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 11116 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11117 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11118 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11120,11121,11118,11119] CONDITIONAL_S
Y_MEAS 11119 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11120,11121,11118,11119] CONDITIONAL_S
IDLE 11120 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11120,11121,11118,11119] CONDITIONAL_S
DISCARD 11121 [(7,2)] 0 [] [] [] [] [] [11120,11121,11118,11119] CONDITIONAL_S
MERGE 11122 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 11123 [(6,5)] 0 [] [] [] [] [] [] none
INJECT_T 11124 [(0,4)] D [] [] [] [] [] [] none
MERGE 11125 [(2,4),(0,4),(1,4)] D [] [11144,11145,11146,11147] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11126 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11127 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 11128 [(0,6)] D [] [] [] [] [] [] none
MERGE 11129 [(1,6),(2,6),(0,6)] D [] [11148,11149,11150,11151] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11130 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11131 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11132 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11133 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 11134 [(0,8)] D [] [] [] [] [] [] none
MERGE 11135 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [11160,11161,11162,11159] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 11136 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11137 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11138 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 11139 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11140 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11141 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11142 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11143 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11144 [(2,4),(3,4)] D [11125] [] [] [] [((2,4),(3,4))] [11144,11145,11146,11147] CONDITIONAL_S
Y_MEAS 11145 [(3,4)] HALF_D_PLUS_2 [11125] [] [] [] [] [11144,11145,11146,11147] CONDITIONAL_S
IDLE 11146 [(2,4)] HALF_D_PLUS_2 [11125] [] [] [] [] [11144,11145,11146,11147] CONDITIONAL_S
DISCARD 11147 [(3,4)] 0 [11125] [] [] [] [] [11144,11145,11146,11147] CONDITIONAL_S
MERGE 11148 [(2,6),(3,6)] D [11129] [] [] [] [((2,6),(3,6))] [11148,11149,11150,11151] CONDITIONAL_S
Y_MEAS 11149 [(3,6)] HALF_D_PLUS_2 [11129] [] [] [] [] [11148,11149,11150,11151] CONDITIONAL_S
IDLE 11150 [(2,6)] HALF_D_PLUS_2 [11129] [] [] [] [] [11148,11149,11150,11151] CONDITIONAL_S
DISCARD 11151 [(3,6)] 0 [11129] [] [] [] [] [11148,11149,11150,11151] CONDITIONAL_S
MERGE 11152 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11153 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11154 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11155 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11156 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11157 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11158 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11159 [(4,6),(5,6)] D [11135] [] [] [] [((4,6),(5,6))] [11160,11161,11162,11159] CONDITIONAL_S
Y_MEAS 11160 [(5,6)] HALF_D_PLUS_2 [11135] [] [] [] [] [11160,11161,11162,11159] CONDITIONAL_S
IDLE 11161 [(4,6)] HALF_D_PLUS_2 [11135] [] [] [] [] [11160,11161,11162,11159] CONDITIONAL_S
DISCARD 11162 [(5,6)] 0 [11135] [] [] [] [] [11160,11161,11162,11159] CONDITIONAL_S
MERGE 11163 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 11164 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11165 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11166 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11167 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 11168 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11168,11169,11170,11171] CONDITIONAL_S
Y_MEAS 11169 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11168,11169,11170,11171] CONDITIONAL_S
IDLE 11170 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11168,11169,11170,11171] CONDITIONAL_S
DISCARD 11171 [(7,2)] 0 [] [] [] [] [] [11168,11169,11170,11171] CONDITIONAL_S
INJECT_T 11172 [(0,8)] D [] [] [] [] [] [] none
MERGE 11173 [(0,8),(1,8),(2,8)] D [] [11176,11177,11178,11179] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11174 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11175 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11176 [(3,8),(2,8)] D [11173] [] [] [] [((2,8),(3,8))] [11176,11177,11178,11179] CONDITIONAL_S
Y_MEAS 11177 [(3,8)] HALF_D_PLUS_2 [11173] [] [] [] [] [11176,11177,11178,11179] CONDITIONAL_S
IDLE 11178 [(2,8)] HALF_D_PLUS_2 [11173] [] [] [] [] [11176,11177,11178,11179] CONDITIONAL_S
DISCARD 11179 [(3,8)] 0 [11173] [] [] [] [] [11176,11177,11178,11179] CONDITIONAL_S
MERGE 11180 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11180,11181,11182,11183] CONDITIONAL_S
Y_MEAS 11181 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11180,11181,11182,11183] CONDITIONAL_S
IDLE 11182 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11180,11181,11182,11183] CONDITIONAL_S
DISCARD 11183 [(3,6)] 0 [] [] [] [] [] [11180,11181,11182,11183] CONDITIONAL_S
MERGE 11184 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11185 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11186 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11187 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11188 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11189 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 11190 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11191 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 11192 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11192,11193,11194,11195] CONDITIONAL_S
Y_MEAS 11193 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11192,11193,11194,11195] CONDITIONAL_S
IDLE 11194 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11192,11193,11194,11195] CONDITIONAL_S
DISCARD 11195 [(7,2)] 0 [] [] [] [] [] [11192,11193,11194,11195] CONDITIONAL_S
MERGE 11196 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 11197 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 11198 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11199 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11200 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11201 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11202 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11203 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11203,11204,11205,11206] CONDITIONAL_S
Y_MEAS 11204 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11203,11204,11205,11206] CONDITIONAL_S
IDLE 11205 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11203,11204,11205,11206] CONDITIONAL_S
DISCARD 11206 [(7,2)] 0 [] [] [] [] [] [11203,11204,11205,11206] CONDITIONAL_S
MERGE 11207 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11208 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11209 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11210 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11211 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 11212 [(0,6)] D [] [] [] [] [] [] none
MERGE 11213 [(1,6),(2,6),(0,6)] D [] [11224,11225,11222,11223] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11214 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11215 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 11216 [(0,8)] D [] [] [] [] [] [] none
MERGE 11217 [(0,8),(1,8),(2,8)] D [] [11226,11227,11228,11229] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11218 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11219 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11220 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11221 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11222 [(2,6),(3,6)] D [11213] [] [] [] [((2,6),(3,6))] [11224,11225,11222,11223] CONDITIONAL_S
Y_MEAS 11223 [(3,6)] HALF_D_PLUS_2 [11213] [] [] [] [] [11224,11225,11222,11223] CONDITIONAL_S
IDLE 11224 [(2,6)] HALF_D_PLUS_2 [11213] [] [] [] [] [11224,11225,11222,11223] CONDITIONAL_S
DISCARD 11225 [(3,6)] 0 [11213] [] [] [] [] [11224,11225,11222,11223] CONDITIONAL_S
MERGE 11226 [(3,8),(2,8)] D [11217] [] [] [] [((2,8),(3,8))] [11226,11227,11228,11229] CONDITIONAL_S
Y_MEAS 11227 [(3,8)] HALF_D_PLUS_2 [11217] [] [] [] [] [11226,11227,11228,11229] CONDITIONAL_S
IDLE 11228 [(2,8)] HALF_D_PLUS_2 [11217] [] [] [] [] [11226,11227,11228,11229] CONDITIONAL_S
DISCARD 11229 [(3,8)] 0 [11217] [] [] [] [] [11226,11227,11228,11229] CONDITIONAL_S
INJECT_T 11230 [(4,12)] D [] [] [] [] [] [] none
MERGE 11231 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [11248,11245,11246,11247] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 11232 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11233 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 11234 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 11235 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 11236 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 11237 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 11238 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11239 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11240 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11241 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11242 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11243 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11244 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11245 [(4,8),(5,8)] D [11231] [] [] [] [((4,8),(5,8))] [11248,11245,11246,11247] CONDITIONAL_S
Y_MEAS 11246 [(5,8)] HALF_D_PLUS_2 [11231] [] [] [] [] [11248,11245,11246,11247] CONDITIONAL_S
IDLE 11247 [(4,8)] HALF_D_PLUS_2 [11231] [] [] [] [] [11248,11245,11246,11247] CONDITIONAL_S
DISCARD 11248 [(5,8)] 0 [11231] [] [] [] [] [11248,11245,11246,11247] CONDITIONAL_S
MERGE 11249 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11250 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11251 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11252 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11253 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11254 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11256,11257,11254,11255] CONDITIONAL_S
Y_MEAS 11255 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11256,11257,11254,11255] CONDITIONAL_S
IDLE 11256 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11256,11257,11254,11255] CONDITIONAL_S
DISCARD 11257 [(3,8)] 0 [] [] [] [] [] [11256,11257,11254,11255] CONDITIONAL_S
MERGE 11258 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 11259 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11260 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 11261 [(3,8),(5,5),(3,7),(5,7),(6,7),(4,5),(5,6),(3,6),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((3,5),(4,5)),((3,6),(3,5)),((3,7),(3,6)),((2,8),(3,8)),((5,5),(5,6)),((5,6),(5,7)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 11262 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11263 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11264 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11265 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11266 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 11267 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11268 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11269 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 11270 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 11271 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 11272 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11273 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11274 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11275 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 11276 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 11277 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11278 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11279 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11280,11281,11282,11279] CONDITIONAL_S
Y_MEAS 11280 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11280,11281,11282,11279] CONDITIONAL_S
IDLE 11281 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11280,11281,11282,11279] CONDITIONAL_S
DISCARD 11282 [(3,8)] 0 [] [] [] [] [] [11280,11281,11282,11279] CONDITIONAL_S
MERGE 11283 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 11284 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11285 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11286 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 11287 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 11288 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 11289 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 11290 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 11291 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11292 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 11293 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 11294 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11295 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11296 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 11297 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 11298 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 11299 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 11300 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11301 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11302 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11303 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11304 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11305 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11306 [(1,2),(2,1),(1,5),(1,1),(2,10),(1,8),(1,4),(1,7),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,1),(1,2)),((1,10),(2,10)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 11307 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 11308 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 11309 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11311 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11312 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11313 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11314 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11315 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 11316 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 11317 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 11318 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11319 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 11320 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11321 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11322 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11323 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 11324 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 11325 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 11326 [(3,8),(3,4),(3,1),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 11327 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 11328 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11329 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11330 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11331 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11332 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11333 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11334 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 11335 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11336 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 11337 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 11338 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 11339 [(2,10),(1,10)] D [] [] [] [] [((2,10),(1,10))] [11339,11340,11341,11342] CONDITIONAL_S
Y_MEAS 11340 [(1,10)] HALF_D_PLUS_2 [] [] [] [] [] [11339,11340,11341,11342] CONDITIONAL_S
IDLE 11341 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11339,11340,11341,11342] CONDITIONAL_S
DISCARD 11342 [(1,10)] 0 [] [] [] [] [] [11339,11340,11341,11342] CONDITIONAL_S
MERGE 11343 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 11344 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 11345 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11345,11346,11347,11348] CONDITIONAL_S
Y_MEAS 11346 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11345,11346,11347,11348] CONDITIONAL_S
IDLE 11347 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11345,11346,11347,11348] CONDITIONAL_S
DISCARD 11348 [(5,10)] 0 [] [] [] [] [] [11345,11346,11347,11348] CONDITIONAL_S
MERGE 11349 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11352,11349,11350,11351] CONDITIONAL_S
Y_MEAS 11350 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11352,11349,11350,11351] CONDITIONAL_S
IDLE 11351 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11352,11349,11350,11351] CONDITIONAL_S
DISCARD 11352 [(5,2)] 0 [] [] [] [] [] [11352,11349,11350,11351] CONDITIONAL_S
MERGE 11353 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11353,11354,11355,11356] CONDITIONAL_S
Y_MEAS 11354 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11353,11354,11355,11356] CONDITIONAL_S
IDLE 11355 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11353,11354,11355,11356] CONDITIONAL_S
DISCARD 11356 [(3,10)] 0 [] [] [] [] [] [11353,11354,11355,11356] CONDITIONAL_S
INJECT_T 11357 [(0,10)] D [] [] [] [] [] [] none
MERGE 11358 [(2,10),(0,10),(1,10)] D [] [11372,11373,11374,11375] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11359 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11360 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11361 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11361,11362,11363,11364] CONDITIONAL_S
Y_MEAS 11362 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11361,11362,11363,11364] CONDITIONAL_S
IDLE 11363 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11361,11362,11363,11364] CONDITIONAL_S
DISCARD 11364 [(5,10)] 0 [] [] [] [] [] [11361,11362,11363,11364] CONDITIONAL_S
MERGE 11365 [(2,8),(1,11),(1,8),(1,10),(4,11),(2,11),(1,9),(3,11)] D [] [] [] [] [((1,11),(2,11)),((1,10),(1,11)),((1,9),(1,10)),((2,8),(1,8)),((3,11),(4,11)),((2,11),(3,11)),((1,8),(1,9))] [] none
DISCARD 11366 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11367 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 11368 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11369 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 11370 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 11371 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 11372 [(2,10),(3,10)] D [11358] [] [] [] [((2,10),(3,10))] [11372,11373,11374,11375] CONDITIONAL_S
Y_MEAS 11373 [(3,10)] HALF_D_PLUS_2 [11358] [] [] [] [] [11372,11373,11374,11375] CONDITIONAL_S
IDLE 11374 [(2,10)] HALF_D_PLUS_2 [11358] [] [] [] [] [11372,11373,11374,11375] CONDITIONAL_S
DISCARD 11375 [(3,10)] 0 [11358] [] [] [] [] [11372,11373,11374,11375] CONDITIONAL_S
MERGE 11376 [(3,8),(5,8),(4,9),(5,7),(6,7),(3,9),(5,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((5,9),(5,8)),((4,9),(5,9)),((2,8),(3,8)),((5,8),(5,7)),((3,8),(3,9)),((5,7),(6,7))] [] none
DISCARD 11377 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11378 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11379 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 11380 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 11381 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11382 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 11383 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 11384 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 11385 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11385,11386,11387,11388] CONDITIONAL_S
Y_MEAS 11386 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11385,11386,11387,11388] CONDITIONAL_S
IDLE 11387 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11385,11386,11387,11388] CONDITIONAL_S
DISCARD 11388 [(5,10)] 0 [] [] [] [] [] [11385,11386,11387,11388] CONDITIONAL_S
MERGE 11389 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 11390 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 11391 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11392,11393,11394,11391] CONDITIONAL_S
Y_MEAS 11392 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11392,11393,11394,11391] CONDITIONAL_S
IDLE 11393 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11392,11393,11394,11391] CONDITIONAL_S
DISCARD 11394 [(5,2)] 0 [] [] [] [] [] [11392,11393,11394,11391] CONDITIONAL_S
INJECT_T 11395 [(0,10)] D [] [] [] [] [] [] none
MERGE 11396 [(2,10),(0,10),(1,10)] D [] [11400,11401,11402,11399] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11397 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11398 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11399 [(2,10),(3,10)] D [11396] [] [] [] [((2,10),(3,10))] [11400,11401,11402,11399] CONDITIONAL_S
Y_MEAS 11400 [(3,10)] HALF_D_PLUS_2 [11396] [] [] [] [] [11400,11401,11402,11399] CONDITIONAL_S
IDLE 11401 [(2,10)] HALF_D_PLUS_2 [11396] [] [] [] [] [11400,11401,11402,11399] CONDITIONAL_S
DISCARD 11402 [(3,10)] 0 [11396] [] [] [] [] [11400,11401,11402,11399] CONDITIONAL_S
INJECT_T 11403 [(4,0)] D [] [] [] [] [] [] none
MERGE 11404 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11416,11413,11414,11415] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11405 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11406 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11407 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11408 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11409 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11409,11410,11411,11412] CONDITIONAL_S
Y_MEAS 11410 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11409,11410,11411,11412] CONDITIONAL_S
IDLE 11411 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11409,11410,11411,11412] CONDITIONAL_S
DISCARD 11412 [(5,10)] 0 [] [] [] [] [] [11409,11410,11411,11412] CONDITIONAL_S
MERGE 11413 [(4,2),(5,2)] D [11404] [] [] [] [((4,2),(5,2))] [11416,11413,11414,11415] CONDITIONAL_S
Y_MEAS 11414 [(5,2)] HALF_D_PLUS_2 [11404] [] [] [] [] [11416,11413,11414,11415] CONDITIONAL_S
IDLE 11415 [(4,2)] HALF_D_PLUS_2 [11404] [] [] [] [] [11416,11413,11414,11415] CONDITIONAL_S
DISCARD 11416 [(5,2)] 0 [11404] [] [] [] [] [11416,11413,11414,11415] CONDITIONAL_S
INJECT_T 11417 [(0,8)] D [] [] [] [] [] [] none
MERGE 11418 [(0,8),(1,8),(2,8)] D [] [11424,11421,11422,11423] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11419 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11420 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11421 [(3,8),(2,8)] D [11418] [] [] [] [((2,8),(3,8))] [11424,11421,11422,11423] CONDITIONAL_S
Y_MEAS 11422 [(3,8)] HALF_D_PLUS_2 [11418] [] [] [] [] [11424,11421,11422,11423] CONDITIONAL_S
IDLE 11423 [(2,8)] HALF_D_PLUS_2 [11418] [] [] [] [] [11424,11421,11422,11423] CONDITIONAL_S
DISCARD 11424 [(3,8)] 0 [11418] [] [] [] [] [11424,11421,11422,11423] CONDITIONAL_S
MERGE 11425 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11426 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11427 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11428 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11428,11429,11430,11431] CONDITIONAL_S
Y_MEAS 11429 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11428,11429,11430,11431] CONDITIONAL_S
IDLE 11430 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11428,11429,11430,11431] CONDITIONAL_S
DISCARD 11431 [(3,10)] 0 [] [] [] [] [] [11428,11429,11430,11431] CONDITIONAL_S
INJECT_T 11432 [(0,10)] D [] [] [] [] [] [] none
MERGE 11433 [(2,10),(0,10),(1,10)] D [] [11443,11444,11445,11446] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11434 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11435 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11436 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11437 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11438 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 11439 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11440 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 11441 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 11442 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 11443 [(2,10),(3,10)] D [11433] [] [] [] [((2,10),(3,10))] [11443,11444,11445,11446] CONDITIONAL_S
Y_MEAS 11444 [(3,10)] HALF_D_PLUS_2 [11433] [] [] [] [] [11443,11444,11445,11446] CONDITIONAL_S
IDLE 11445 [(2,10)] HALF_D_PLUS_2 [11433] [] [] [] [] [11443,11444,11445,11446] CONDITIONAL_S
DISCARD 11446 [(3,10)] 0 [11433] [] [] [] [] [11443,11444,11445,11446] CONDITIONAL_S
INJECT_T 11447 [(4,0)] D [] [] [] [] [] [] none
MERGE 11448 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11464,11465,11462,11463] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11449 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11450 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11451 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11452 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11453 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11456,11453,11454,11455] CONDITIONAL_S
Y_MEAS 11454 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11456,11453,11454,11455] CONDITIONAL_S
IDLE 11455 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11456,11453,11454,11455] CONDITIONAL_S
DISCARD 11456 [(5,10)] 0 [] [] [] [] [] [11456,11453,11454,11455] CONDITIONAL_S
MERGE 11457 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11458 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11459 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11460 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11461 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11462 [(4,2),(5,2)] D [11448] [] [] [] [((4,2),(5,2))] [11464,11465,11462,11463] CONDITIONAL_S
Y_MEAS 11463 [(5,2)] HALF_D_PLUS_2 [11448] [] [] [] [] [11464,11465,11462,11463] CONDITIONAL_S
IDLE 11464 [(4,2)] HALF_D_PLUS_2 [11448] [] [] [] [] [11464,11465,11462,11463] CONDITIONAL_S
DISCARD 11465 [(5,2)] 0 [11448] [] [] [] [] [11464,11465,11462,11463] CONDITIONAL_S
MERGE 11466 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11467 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11468 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11469 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11470 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11471 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11472,11473,11474,11471] CONDITIONAL_S
Y_MEAS 11472 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11472,11473,11474,11471] CONDITIONAL_S
IDLE 11473 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11472,11473,11474,11471] CONDITIONAL_S
DISCARD 11474 [(5,10)] 0 [] [] [] [] [] [11472,11473,11474,11471] CONDITIONAL_S
INJECT_T 11475 [(0,6)] D [] [] [] [] [] [] none
MERGE 11476 [(1,6),(2,6),(0,6)] D [] [11488,11485,11486,11487] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11477 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11478 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 11479 [(0,8)] D [] [] [] [] [] [] none
MERGE 11480 [(0,8),(1,8),(2,8)] D [] [11489,11490,11491,11492] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11481 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11482 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11483 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11484 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11485 [(2,6),(3,6)] D [11476] [] [] [] [((2,6),(3,6))] [11488,11485,11486,11487] CONDITIONAL_S
Y_MEAS 11486 [(3,6)] HALF_D_PLUS_2 [11476] [] [] [] [] [11488,11485,11486,11487] CONDITIONAL_S
IDLE 11487 [(2,6)] HALF_D_PLUS_2 [11476] [] [] [] [] [11488,11485,11486,11487] CONDITIONAL_S
DISCARD 11488 [(3,6)] 0 [11476] [] [] [] [] [11488,11485,11486,11487] CONDITIONAL_S
MERGE 11489 [(3,8),(2,8)] D [11480] [] [] [] [((2,8),(3,8))] [11489,11490,11491,11492] CONDITIONAL_S
Y_MEAS 11490 [(3,8)] HALF_D_PLUS_2 [11480] [] [] [] [] [11489,11490,11491,11492] CONDITIONAL_S
IDLE 11491 [(2,8)] HALF_D_PLUS_2 [11480] [] [] [] [] [11489,11490,11491,11492] CONDITIONAL_S
DISCARD 11492 [(3,8)] 0 [11480] [] [] [] [] [11489,11490,11491,11492] CONDITIONAL_S
INJECT_T 11493 [(4,12)] D [] [] [] [] [] [] none
MERGE 11494 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [11516,11517,11518,11519] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 11495 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11496 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 11497 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 11498 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 11499 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 11500 [(4,12)] 0 [] [] [] [] [] [] none
INJECT_T 11501 [(0,10)] D [] [] [] [] [] [] none
MERGE 11502 [(2,10),(0,10),(1,10)] D [] [11512,11513,11514,11515] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11503 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11504 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11505 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11506 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11507 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11508 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11509 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11510 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11511 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11512 [(2,10),(3,10)] D [11502] [] [] [] [((2,10),(3,10))] [11512,11513,11514,11515] CONDITIONAL_S
Y_MEAS 11513 [(3,10)] HALF_D_PLUS_2 [11502] [] [] [] [] [11512,11513,11514,11515] CONDITIONAL_S
IDLE 11514 [(2,10)] HALF_D_PLUS_2 [11502] [] [] [] [] [11512,11513,11514,11515] CONDITIONAL_S
DISCARD 11515 [(3,10)] 0 [11502] [] [] [] [] [11512,11513,11514,11515] CONDITIONAL_S
MERGE 11516 [(4,8),(5,8)] D [11494] [] [] [] [((4,8),(5,8))] [11516,11517,11518,11519] CONDITIONAL_S
Y_MEAS 11517 [(5,8)] HALF_D_PLUS_2 [11494] [] [] [] [] [11516,11517,11518,11519] CONDITIONAL_S
IDLE 11518 [(4,8)] HALF_D_PLUS_2 [11494] [] [] [] [] [11516,11517,11518,11519] CONDITIONAL_S
DISCARD 11519 [(5,8)] 0 [11494] [] [] [] [] [11516,11517,11518,11519] CONDITIONAL_S
MERGE 11520 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11521 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11522 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11523 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11523,11524,11525,11526] CONDITIONAL_S
Y_MEAS 11524 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11523,11524,11525,11526] CONDITIONAL_S
IDLE 11525 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11523,11524,11525,11526] CONDITIONAL_S
DISCARD 11526 [(5,2)] 0 [] [] [] [] [] [11523,11524,11525,11526] CONDITIONAL_S
INJECT_T 11527 [(4,0)] D [] [] [] [] [] [] none
MERGE 11528 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11536,11537,11538,11535] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11529 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11530 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11531 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11532 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11533 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11534 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11535 [(4,2),(5,2)] D [11528] [] [] [] [((4,2),(5,2))] [11536,11537,11538,11535] CONDITIONAL_S
Y_MEAS 11536 [(5,2)] HALF_D_PLUS_2 [11528] [] [] [] [] [11536,11537,11538,11535] CONDITIONAL_S
IDLE 11537 [(4,2)] HALF_D_PLUS_2 [11528] [] [] [] [] [11536,11537,11538,11535] CONDITIONAL_S
DISCARD 11538 [(5,2)] 0 [11528] [] [] [] [] [11536,11537,11538,11535] CONDITIONAL_S
MERGE 11539 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11539,11540,11541,11542] CONDITIONAL_S
Y_MEAS 11540 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11539,11540,11541,11542] CONDITIONAL_S
IDLE 11541 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11539,11540,11541,11542] CONDITIONAL_S
DISCARD 11542 [(3,8)] 0 [] [] [] [] [] [11539,11540,11541,11542] CONDITIONAL_S
MERGE 11543 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11544,11545,11546,11543] CONDITIONAL_S
Y_MEAS 11544 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11544,11545,11546,11543] CONDITIONAL_S
IDLE 11545 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11544,11545,11546,11543] CONDITIONAL_S
DISCARD 11546 [(3,10)] 0 [] [] [] [] [] [11544,11545,11546,11543] CONDITIONAL_S
INJECT_T 11547 [(0,10)] D [] [] [] [] [] [] none
MERGE 11548 [(2,10),(0,10),(1,10)] D [] [11569,11570,11571,11572] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11549 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11550 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11551 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11552 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11553 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11554 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11555 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11556 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11557 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11558 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11559 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 11560 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 11561 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11562 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 11563 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11564 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11565 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11566 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11567 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11568 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 11569 [(2,10),(3,10)] D [11548] [] [] [] [((2,10),(3,10))] [11569,11570,11571,11572] CONDITIONAL_S
Y_MEAS 11570 [(3,10)] HALF_D_PLUS_2 [11548] [] [] [] [] [11569,11570,11571,11572] CONDITIONAL_S
IDLE 11571 [(2,10)] HALF_D_PLUS_2 [11548] [] [] [] [] [11569,11570,11571,11572] CONDITIONAL_S
DISCARD 11572 [(3,10)] 0 [11548] [] [] [] [] [11569,11570,11571,11572] CONDITIONAL_S
MERGE 11573 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11574 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11575 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11576 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11577 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11578 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11578,11579,11580,11581] CONDITIONAL_S
Y_MEAS 11579 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11578,11579,11580,11581] CONDITIONAL_S
IDLE 11580 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11578,11579,11580,11581] CONDITIONAL_S
DISCARD 11581 [(5,2)] 0 [] [] [] [] [] [11578,11579,11580,11581] CONDITIONAL_S
MERGE 11582 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 11583 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 11584 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11585 [(2,7)] 0 [] [] [] [] [] [] none
INJECT_T 11586 [(4,0)] D [] [] [] [] [] [] none
MERGE 11587 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11596,11597,11598,11599] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11588 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11589 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11590 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11591 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11592 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11592,11593,11594,11595] CONDITIONAL_S
Y_MEAS 11593 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11592,11593,11594,11595] CONDITIONAL_S
IDLE 11594 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11592,11593,11594,11595] CONDITIONAL_S
DISCARD 11595 [(3,8)] 0 [] [] [] [] [] [11592,11593,11594,11595] CONDITIONAL_S
MERGE 11596 [(4,2),(5,2)] D [11587] [] [] [] [((4,2),(5,2))] [11596,11597,11598,11599] CONDITIONAL_S
Y_MEAS 11597 [(5,2)] HALF_D_PLUS_2 [11587] [] [] [] [] [11596,11597,11598,11599] CONDITIONAL_S
IDLE 11598 [(4,2)] HALF_D_PLUS_2 [11587] [] [] [] [] [11596,11597,11598,11599] CONDITIONAL_S
DISCARD 11599 [(5,2)] 0 [11587] [] [] [] [] [11596,11597,11598,11599] CONDITIONAL_S
MERGE 11600 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11601 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11602 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11603 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11604 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11605 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11606 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11607 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11608 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 11609 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 11610 [(5,1)] 0 [] [] [] [] [] [] none
INJECT_T 11611 [(0,10)] D [] [] [] [] [] [] none
MERGE 11612 [(2,10),(0,10),(1,10)] D [] [11620,11621,11622,11623] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11613 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11614 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11615 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11616 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11617 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 11618 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11619 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11620 [(2,10),(3,10)] D [11612] [] [] [] [((2,10),(3,10))] [11620,11621,11622,11623] CONDITIONAL_S
Y_MEAS 11621 [(3,10)] HALF_D_PLUS_2 [11612] [] [] [] [] [11620,11621,11622,11623] CONDITIONAL_S
IDLE 11622 [(2,10)] HALF_D_PLUS_2 [11612] [] [] [] [] [11620,11621,11622,11623] CONDITIONAL_S
DISCARD 11623 [(3,10)] 0 [11612] [] [] [] [] [11620,11621,11622,11623] CONDITIONAL_S
MERGE 11624 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11625 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 11626 [(4,0)] D [] [] [] [] [] [] none
MERGE 11627 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11632,11633,11634,11635] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11628 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11629 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11630 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11631 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11632 [(4,2),(5,2)] D [11627] [] [] [] [((4,2),(5,2))] [11632,11633,11634,11635] CONDITIONAL_S
Y_MEAS 11633 [(5,2)] HALF_D_PLUS_2 [11627] [] [] [] [] [11632,11633,11634,11635] CONDITIONAL_S
IDLE 11634 [(4,2)] HALF_D_PLUS_2 [11627] [] [] [] [] [11632,11633,11634,11635] CONDITIONAL_S
DISCARD 11635 [(5,2)] 0 [11627] [] [] [] [] [11632,11633,11634,11635] CONDITIONAL_S
MERGE 11636 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11636,11637,11638,11639] CONDITIONAL_S
Y_MEAS 11637 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11636,11637,11638,11639] CONDITIONAL_S
IDLE 11638 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11636,11637,11638,11639] CONDITIONAL_S
DISCARD 11639 [(7,2)] 0 [] [] [] [] [] [11636,11637,11638,11639] CONDITIONAL_S
MERGE 11640 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11640,11641,11642,11643] CONDITIONAL_S
Y_MEAS 11641 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11640,11641,11642,11643] CONDITIONAL_S
IDLE 11642 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11640,11641,11642,11643] CONDITIONAL_S
DISCARD 11643 [(3,10)] 0 [] [] [] [] [] [11640,11641,11642,11643] CONDITIONAL_S
INJECT_T 11644 [(0,10)] D [] [] [] [] [] [] none
MERGE 11645 [(2,10),(0,10),(1,10)] D [] [11652,11653,11654,11655] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11646 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11647 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 11648 [(0,6)] D [] [] [] [] [] [] none
MERGE 11649 [(1,6),(2,6),(0,6)] D [] [11656,11657,11658,11659] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11650 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11651 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11652 [(2,10),(3,10)] D [11645] [] [] [] [((2,10),(3,10))] [11652,11653,11654,11655] CONDITIONAL_S
Y_MEAS 11653 [(3,10)] HALF_D_PLUS_2 [11645] [] [] [] [] [11652,11653,11654,11655] CONDITIONAL_S
IDLE 11654 [(2,10)] HALF_D_PLUS_2 [11645] [] [] [] [] [11652,11653,11654,11655] CONDITIONAL_S
DISCARD 11655 [(3,10)] 0 [11645] [] [] [] [] [11652,11653,11654,11655] CONDITIONAL_S
MERGE 11656 [(2,6),(3,6)] D [11649] [] [] [] [((2,6),(3,6))] [11656,11657,11658,11659] CONDITIONAL_S
Y_MEAS 11657 [(3,6)] HALF_D_PLUS_2 [11649] [] [] [] [] [11656,11657,11658,11659] CONDITIONAL_S
IDLE 11658 [(2,6)] HALF_D_PLUS_2 [11649] [] [] [] [] [11656,11657,11658,11659] CONDITIONAL_S
DISCARD 11659 [(3,6)] 0 [11649] [] [] [] [] [11656,11657,11658,11659] CONDITIONAL_S
MERGE 11660 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11660,11661,11662,11663] CONDITIONAL_S
Y_MEAS 11661 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11660,11661,11662,11663] CONDITIONAL_S
IDLE 11662 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11660,11661,11662,11663] CONDITIONAL_S
DISCARD 11663 [(5,2)] 0 [] [] [] [] [] [11660,11661,11662,11663] CONDITIONAL_S
MERGE 11664 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 11665 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11666 [(1,5)] 0 [] [] [] [] [] [] none
INJECT_T 11667 [(4,0)] D [] [] [] [] [] [] none
MERGE 11668 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11680,11681,11678,11679] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11669 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11670 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11671 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11672 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11673 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11674 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11675 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 11676 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11677 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 11678 [(4,2),(5,2)] D [11668] [] [] [] [((4,2),(5,2))] [11680,11681,11678,11679] CONDITIONAL_S
Y_MEAS 11679 [(5,2)] HALF_D_PLUS_2 [11668] [] [] [] [] [11680,11681,11678,11679] CONDITIONAL_S
IDLE 11680 [(4,2)] HALF_D_PLUS_2 [11668] [] [] [] [] [11680,11681,11678,11679] CONDITIONAL_S
DISCARD 11681 [(5,2)] 0 [11668] [] [] [] [] [11680,11681,11678,11679] CONDITIONAL_S
MERGE 11682 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11682,11683,11684,11685] CONDITIONAL_S
Y_MEAS 11683 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11682,11683,11684,11685] CONDITIONAL_S
IDLE 11684 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11682,11683,11684,11685] CONDITIONAL_S
DISCARD 11685 [(7,2)] 0 [] [] [] [] [] [11682,11683,11684,11685] CONDITIONAL_S
MERGE 11686 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 11687 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11688 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11689 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11690 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11691 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11692 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11693 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11694 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11695 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11696 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 11697 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 11698 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11699 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11700 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11701 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11702 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11703 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11704 [(3,8),(4,9),(3,9),(5,9),(6,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((4,9),(5,9)),((2,8),(3,8)),((5,9),(6,9)),((3,8),(3,9))] [] none
DISCARD 11705 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11706 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11707 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 11708 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 11709 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11710 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11711 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11712 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11713 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 11714 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11715 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11716 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11716,11717,11718,11719] CONDITIONAL_S
Y_MEAS 11717 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11716,11717,11718,11719] CONDITIONAL_S
IDLE 11718 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11716,11717,11718,11719] CONDITIONAL_S
DISCARD 11719 [(3,10)] 0 [] [] [] [] [] [11716,11717,11718,11719] CONDITIONAL_S
MERGE 11720 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11720,11721,11722,11723] CONDITIONAL_S
Y_MEAS 11721 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11720,11721,11722,11723] CONDITIONAL_S
IDLE 11722 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11720,11721,11722,11723] CONDITIONAL_S
DISCARD 11723 [(7,2)] 0 [] [] [] [] [] [11720,11721,11722,11723] CONDITIONAL_S
MERGE 11724 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 11725 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 11726 [(0,4)] D [] [] [] [] [] [] none
MERGE 11727 [(2,4),(0,4),(1,4)] D [] [11752,11753,11750,11751] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11728 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11729 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 11730 [(0,6)] D [] [] [] [] [] [] none
MERGE 11731 [(1,6),(2,6),(0,6)] D [] [11754,11755,11756,11757] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11732 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11733 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 11734 [(0,10)] D [] [] [] [] [] [] none
MERGE 11735 [(2,10),(0,10),(1,10)] D [] [11760,11761,11758,11759] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11736 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11737 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11738 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11739 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 11740 [(0,8)] D [] [] [] [] [] [] none
MERGE 11741 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [11779,11780,11781,11782] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 11742 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11743 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11744 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 11745 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11746 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11747 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11748 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11749 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11750 [(2,4),(3,4)] D [11727] [] [] [] [((2,4),(3,4))] [11752,11753,11750,11751] CONDITIONAL_S
Y_MEAS 11751 [(3,4)] HALF_D_PLUS_2 [11727] [] [] [] [] [11752,11753,11750,11751] CONDITIONAL_S
IDLE 11752 [(2,4)] HALF_D_PLUS_2 [11727] [] [] [] [] [11752,11753,11750,11751] CONDITIONAL_S
DISCARD 11753 [(3,4)] 0 [11727] [] [] [] [] [11752,11753,11750,11751] CONDITIONAL_S
MERGE 11754 [(2,6),(3,6)] D [11731] [] [] [] [((2,6),(3,6))] [11754,11755,11756,11757] CONDITIONAL_S
Y_MEAS 11755 [(3,6)] HALF_D_PLUS_2 [11731] [] [] [] [] [11754,11755,11756,11757] CONDITIONAL_S
IDLE 11756 [(2,6)] HALF_D_PLUS_2 [11731] [] [] [] [] [11754,11755,11756,11757] CONDITIONAL_S
DISCARD 11757 [(3,6)] 0 [11731] [] [] [] [] [11754,11755,11756,11757] CONDITIONAL_S
MERGE 11758 [(2,10),(3,10)] D [11735] [] [] [] [((2,10),(3,10))] [11760,11761,11758,11759] CONDITIONAL_S
Y_MEAS 11759 [(3,10)] HALF_D_PLUS_2 [11735] [] [] [] [] [11760,11761,11758,11759] CONDITIONAL_S
IDLE 11760 [(2,10)] HALF_D_PLUS_2 [11735] [] [] [] [] [11760,11761,11758,11759] CONDITIONAL_S
DISCARD 11761 [(3,10)] 0 [11735] [] [] [] [] [11760,11761,11758,11759] CONDITIONAL_S
MERGE 11762 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11763 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11764 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11765 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11766 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11767 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11768,11769,11770,11767] CONDITIONAL_S
Y_MEAS 11768 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11768,11769,11770,11767] CONDITIONAL_S
IDLE 11769 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11768,11769,11770,11767] CONDITIONAL_S
DISCARD 11770 [(5,2)] 0 [] [] [] [] [] [11768,11769,11770,11767] CONDITIONAL_S
MERGE 11771 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11772 [(2,3)] 0 [] [] [] [] [] [] none
INJECT_T 11773 [(4,0)] D [] [] [] [] [] [] none
MERGE 11774 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11786,11787,11788,11789] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11775 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11776 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11777 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11778 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11779 [(4,6),(5,6)] D [11741] [] [] [] [((4,6),(5,6))] [11779,11780,11781,11782] CONDITIONAL_S
Y_MEAS 11780 [(5,6)] HALF_D_PLUS_2 [11741] [] [] [] [] [11779,11780,11781,11782] CONDITIONAL_S
IDLE 11781 [(4,6)] HALF_D_PLUS_2 [11741] [] [] [] [] [11779,11780,11781,11782] CONDITIONAL_S
DISCARD 11782 [(5,6)] 0 [11741] [] [] [] [] [11779,11780,11781,11782] CONDITIONAL_S
MERGE 11783 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 11784 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11785 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11786 [(4,2),(5,2)] D [11774] [] [] [] [((4,2),(5,2))] [11786,11787,11788,11789] CONDITIONAL_S
Y_MEAS 11787 [(5,2)] HALF_D_PLUS_2 [11774] [] [] [] [] [11786,11787,11788,11789] CONDITIONAL_S
IDLE 11788 [(4,2)] HALF_D_PLUS_2 [11774] [] [] [] [] [11786,11787,11788,11789] CONDITIONAL_S
DISCARD 11789 [(5,2)] 0 [11774] [] [] [] [] [11786,11787,11788,11789] CONDITIONAL_S
MERGE 11790 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11791 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 11792 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11792,11793,11794,11795] CONDITIONAL_S
Y_MEAS 11793 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11792,11793,11794,11795] CONDITIONAL_S
IDLE 11794 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11792,11793,11794,11795] CONDITIONAL_S
DISCARD 11795 [(7,2)] 0 [] [] [] [] [] [11792,11793,11794,11795] CONDITIONAL_S
INJECT_T 11796 [(0,10)] D [] [] [] [] [] [] none
MERGE 11797 [(2,10),(0,10),(1,10)] D [] [11804,11805,11806,11807] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11798 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11799 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 11800 [(0,8)] D [] [] [] [] [] [] none
MERGE 11801 [(0,8),(1,8),(2,8)] D [] [11808,11809,11810,11811] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11802 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11803 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11804 [(2,10),(3,10)] D [11797] [] [] [] [((2,10),(3,10))] [11804,11805,11806,11807] CONDITIONAL_S
Y_MEAS 11805 [(3,10)] HALF_D_PLUS_2 [11797] [] [] [] [] [11804,11805,11806,11807] CONDITIONAL_S
IDLE 11806 [(2,10)] HALF_D_PLUS_2 [11797] [] [] [] [] [11804,11805,11806,11807] CONDITIONAL_S
DISCARD 11807 [(3,10)] 0 [11797] [] [] [] [] [11804,11805,11806,11807] CONDITIONAL_S
MERGE 11808 [(3,8),(2,8)] D [11801] [] [] [] [((2,8),(3,8))] [11808,11809,11810,11811] CONDITIONAL_S
Y_MEAS 11809 [(3,8)] HALF_D_PLUS_2 [11801] [] [] [] [] [11808,11809,11810,11811] CONDITIONAL_S
IDLE 11810 [(2,8)] HALF_D_PLUS_2 [11801] [] [] [] [] [11808,11809,11810,11811] CONDITIONAL_S
DISCARD 11811 [(3,8)] 0 [11801] [] [] [] [] [11808,11809,11810,11811] CONDITIONAL_S
MERGE 11812 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11812,11813,11814,11815] CONDITIONAL_S
Y_MEAS 11813 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11812,11813,11814,11815] CONDITIONAL_S
IDLE 11814 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11812,11813,11814,11815] CONDITIONAL_S
DISCARD 11815 [(3,6)] 0 [] [] [] [] [] [11812,11813,11814,11815] CONDITIONAL_S
INJECT_T 11816 [(4,0)] D [] [] [] [] [] [] none
MERGE 11817 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11825,11826,11827,11828] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11818 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11819 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11820 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11821 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11822 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11823 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11824 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11825 [(4,2),(5,2)] D [11817] [] [] [] [((4,2),(5,2))] [11825,11826,11827,11828] CONDITIONAL_S
Y_MEAS 11826 [(5,2)] HALF_D_PLUS_2 [11817] [] [] [] [] [11825,11826,11827,11828] CONDITIONAL_S
IDLE 11827 [(4,2)] HALF_D_PLUS_2 [11817] [] [] [] [] [11825,11826,11827,11828] CONDITIONAL_S
DISCARD 11828 [(5,2)] 0 [11817] [] [] [] [] [11825,11826,11827,11828] CONDITIONAL_S
MERGE 11829 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11830 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11831 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 11832 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11833 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 11834 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11834,11835,11836,11837] CONDITIONAL_S
Y_MEAS 11835 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11834,11835,11836,11837] CONDITIONAL_S
IDLE 11836 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11834,11835,11836,11837] CONDITIONAL_S
DISCARD 11837 [(7,2)] 0 [] [] [] [] [] [11834,11835,11836,11837] CONDITIONAL_S
INJECT_T 11838 [(0,10)] D [] [] [] [] [] [] none
MERGE 11839 [(2,10),(0,10),(1,10)] D [] [11849,11850,11851,11852] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11840 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11841 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11842 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 11843 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 11844 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11845 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11846 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11847 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11848 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11849 [(2,10),(3,10)] D [11839] [] [] [] [((2,10),(3,10))] [11849,11850,11851,11852] CONDITIONAL_S
Y_MEAS 11850 [(3,10)] HALF_D_PLUS_2 [11839] [] [] [] [] [11849,11850,11851,11852] CONDITIONAL_S
IDLE 11851 [(2,10)] HALF_D_PLUS_2 [11839] [] [] [] [] [11849,11850,11851,11852] CONDITIONAL_S
DISCARD 11852 [(3,10)] 0 [11839] [] [] [] [] [11849,11850,11851,11852] CONDITIONAL_S
MERGE 11853 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11856,11853,11854,11855] CONDITIONAL_S
Y_MEAS 11854 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11856,11853,11854,11855] CONDITIONAL_S
IDLE 11855 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11856,11853,11854,11855] CONDITIONAL_S
DISCARD 11856 [(7,2)] 0 [] [] [] [] [] [11856,11853,11854,11855] CONDITIONAL_S
MERGE 11857 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11858 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11859 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11860 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11861 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 11862 [(0,6)] D [] [] [] [] [] [] none
MERGE 11863 [(1,6),(2,6),(0,6)] D [] [11880,11881,11878,11879] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11864 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11865 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 11866 [(0,8)] D [] [] [] [] [] [] none
MERGE 11867 [(0,8),(1,8),(2,8)] D [] [11882,11883,11884,11885] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11868 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11869 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 11870 [(4,0)] D [] [] [] [] [] [] none
MERGE 11871 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11888,11889,11886,11887] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11872 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11873 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11874 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11875 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11876 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11877 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11878 [(2,6),(3,6)] D [11863] [] [] [] [((2,6),(3,6))] [11880,11881,11878,11879] CONDITIONAL_S
Y_MEAS 11879 [(3,6)] HALF_D_PLUS_2 [11863] [] [] [] [] [11880,11881,11878,11879] CONDITIONAL_S
IDLE 11880 [(2,6)] HALF_D_PLUS_2 [11863] [] [] [] [] [11880,11881,11878,11879] CONDITIONAL_S
DISCARD 11881 [(3,6)] 0 [11863] [] [] [] [] [11880,11881,11878,11879] CONDITIONAL_S
MERGE 11882 [(3,8),(2,8)] D [11867] [] [] [] [((2,8),(3,8))] [11882,11883,11884,11885] CONDITIONAL_S
Y_MEAS 11883 [(3,8)] HALF_D_PLUS_2 [11867] [] [] [] [] [11882,11883,11884,11885] CONDITIONAL_S
IDLE 11884 [(2,8)] HALF_D_PLUS_2 [11867] [] [] [] [] [11882,11883,11884,11885] CONDITIONAL_S
DISCARD 11885 [(3,8)] 0 [11867] [] [] [] [] [11882,11883,11884,11885] CONDITIONAL_S
MERGE 11886 [(4,2),(5,2)] D [11871] [] [] [] [((4,2),(5,2))] [11888,11889,11886,11887] CONDITIONAL_S
Y_MEAS 11887 [(5,2)] HALF_D_PLUS_2 [11871] [] [] [] [] [11888,11889,11886,11887] CONDITIONAL_S
IDLE 11888 [(4,2)] HALF_D_PLUS_2 [11871] [] [] [] [] [11888,11889,11886,11887] CONDITIONAL_S
DISCARD 11889 [(5,2)] 0 [11871] [] [] [] [] [11888,11889,11886,11887] CONDITIONAL_S
INJECT_T 11890 [(4,12)] D [] [] [] [] [] [] none
MERGE 11891 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [11905,11906,11907,11908] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 11892 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11893 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 11894 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 11895 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 11896 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 11897 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 11898 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11899 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11900 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11901 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11902 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11903 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11904 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11905 [(4,8),(5,8)] D [11891] [] [] [] [((4,8),(5,8))] [11905,11906,11907,11908] CONDITIONAL_S
Y_MEAS 11906 [(5,8)] HALF_D_PLUS_2 [11891] [] [] [] [] [11905,11906,11907,11908] CONDITIONAL_S
IDLE 11907 [(4,8)] HALF_D_PLUS_2 [11891] [] [] [] [] [11905,11906,11907,11908] CONDITIONAL_S
DISCARD 11908 [(5,8)] 0 [11891] [] [] [] [] [11905,11906,11907,11908] CONDITIONAL_S
MERGE 11909 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11910 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11911 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11912 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11912,11913,11914,11915] CONDITIONAL_S
Y_MEAS 11913 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11912,11913,11914,11915] CONDITIONAL_S
IDLE 11914 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11912,11913,11914,11915] CONDITIONAL_S
DISCARD 11915 [(3,10)] 0 [] [] [] [] [] [11912,11913,11914,11915] CONDITIONAL_S
INJECT_T 11916 [(0,10)] D [] [] [] [] [] [] none
MERGE 11917 [(2,10),(0,10),(1,10)] D [] [11922,11923,11924,11925] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11918 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11919 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11920 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11921 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11922 [(2,10),(3,10)] D [11917] [] [] [] [((2,10),(3,10))] [11922,11923,11924,11925] CONDITIONAL_S
Y_MEAS 11923 [(3,10)] HALF_D_PLUS_2 [11917] [] [] [] [] [11922,11923,11924,11925] CONDITIONAL_S
IDLE 11924 [(2,10)] HALF_D_PLUS_2 [11917] [] [] [] [] [11922,11923,11924,11925] CONDITIONAL_S
DISCARD 11925 [(3,10)] 0 [11917] [] [] [] [] [11922,11923,11924,11925] CONDITIONAL_S
MERGE 11926 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11928,11929,11926,11927] CONDITIONAL_S
Y_MEAS 11927 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11928,11929,11926,11927] CONDITIONAL_S
IDLE 11928 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11928,11929,11926,11927] CONDITIONAL_S
DISCARD 11929 [(5,2)] 0 [] [] [] [] [] [11928,11929,11926,11927] CONDITIONAL_S
INJECT_T 11930 [(4,0)] D [] [] [] [] [] [] none
MERGE 11931 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11940,11941,11942,11943] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11932 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11933 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11934 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11935 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11936 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11936,11937,11938,11939] CONDITIONAL_S
Y_MEAS 11937 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11936,11937,11938,11939] CONDITIONAL_S
IDLE 11938 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11936,11937,11938,11939] CONDITIONAL_S
DISCARD 11939 [(3,8)] 0 [] [] [] [] [] [11936,11937,11938,11939] CONDITIONAL_S
MERGE 11940 [(4,2),(5,2)] D [11931] [] [] [] [((4,2),(5,2))] [11940,11941,11942,11943] CONDITIONAL_S
Y_MEAS 11941 [(5,2)] HALF_D_PLUS_2 [11931] [] [] [] [] [11940,11941,11942,11943] CONDITIONAL_S
IDLE 11942 [(4,2)] HALF_D_PLUS_2 [11931] [] [] [] [] [11940,11941,11942,11943] CONDITIONAL_S
DISCARD 11943 [(5,2)] 0 [11931] [] [] [] [] [11940,11941,11942,11943] CONDITIONAL_S
MERGE 11944 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 11945 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11946 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 11947 [(0,10)] D [] [] [] [] [] [] none
MERGE 11948 [(2,10),(0,10),(1,10)] D [] [11969,11970,11971,11972] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11949 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11950 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11951 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11952 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11953 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11954 [(3,8),(3,4),(3,1),(6,1),(3,7),(5,1),(3,3),(3,6),(3,2),(4,1),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,4)),((5,1),(6,1)),((3,6),(3,5)),((4,1),(5,1)),((3,1),(4,1)),((3,7),(3,6)),((3,4),(3,3)),((2,8),(3,8)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 11955 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11956 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11957 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11958 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11959 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11960 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 11961 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11962 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11963 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 11964 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11965 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 11966 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 11967 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11968 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11969 [(2,10),(3,10)] D [11948] [] [] [] [((2,10),(3,10))] [11969,11970,11971,11972] CONDITIONAL_S
Y_MEAS 11970 [(3,10)] HALF_D_PLUS_2 [11948] [] [] [] [] [11969,11970,11971,11972] CONDITIONAL_S
IDLE 11971 [(2,10)] HALF_D_PLUS_2 [11948] [] [] [] [] [11969,11970,11971,11972] CONDITIONAL_S
DISCARD 11972 [(3,10)] 0 [11948] [] [] [] [] [11969,11970,11971,11972] CONDITIONAL_S
MERGE 11973 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11974 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11975 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11976 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11977 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11978 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11979 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11980 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11981 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11982 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11983 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 11984 [(7,4),(3,8),(7,1),(7,7),(8,1),(3,7),(5,7),(7,3),(6,7),(7,6),(7,2),(7,5),(4,7),(2,8)] D [] [] [] [] [((7,3),(7,2)),((7,7),(7,6)),((4,7),(5,7)),((7,4),(7,3)),((3,7),(4,7)),((7,6),(7,5)),((6,7),(7,7)),((2,8),(3,8)),((7,1),(8,1)),((7,2),(7,1)),((7,5),(7,4)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 11985 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11986 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11987 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11988 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11989 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 11990 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 11991 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 11992 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 11993 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 11994 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 11995 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 11996 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 11997 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 11998 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 11999 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12000,12001,12002,11999] CONDITIONAL_S
Y_MEAS 12000 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12000,12001,12002,11999] CONDITIONAL_S
IDLE 12001 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12000,12001,12002,11999] CONDITIONAL_S
DISCARD 12002 [(5,2)] 0 [] [] [] [] [] [12000,12001,12002,11999] CONDITIONAL_S
MERGE 12003 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 12004 [(8,1)] 0 [] [] [] [] [] [] none
INJECT_T 12005 [(4,0)] D [] [] [] [] [] [] none
MERGE 12006 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12024,12021,12022,12023] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12007 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12008 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12009 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12010 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 12011 [(0,10)] D [] [] [] [] [] [] none
MERGE 12012 [(2,10),(0,10),(1,10)] D [] [12032,12033,12030,12031] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12013 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12014 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12015 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 12016 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12017 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 12018 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 12019 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12020 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12021 [(4,2),(5,2)] D [12006] [] [] [] [((4,2),(5,2))] [12024,12021,12022,12023] CONDITIONAL_S
Y_MEAS 12022 [(5,2)] HALF_D_PLUS_2 [12006] [] [] [] [] [12024,12021,12022,12023] CONDITIONAL_S
IDLE 12023 [(4,2)] HALF_D_PLUS_2 [12006] [] [] [] [] [12024,12021,12022,12023] CONDITIONAL_S
DISCARD 12024 [(5,2)] 0 [12006] [] [] [] [] [12024,12021,12022,12023] CONDITIONAL_S
MERGE 12025 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 12026 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12027 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 12028 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12029 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12030 [(2,10),(3,10)] D [12012] [] [] [] [((2,10),(3,10))] [12032,12033,12030,12031] CONDITIONAL_S
Y_MEAS 12031 [(3,10)] HALF_D_PLUS_2 [12012] [] [] [] [] [12032,12033,12030,12031] CONDITIONAL_S
IDLE 12032 [(2,10)] HALF_D_PLUS_2 [12012] [] [] [] [] [12032,12033,12030,12031] CONDITIONAL_S
DISCARD 12033 [(3,10)] 0 [12012] [] [] [] [] [12032,12033,12030,12031] CONDITIONAL_S
MERGE 12034 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12035 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 12036 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 12037 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 12038 [(0,8)] D [] [] [] [] [] [] none
MERGE 12039 [(0,8),(1,8),(2,8)] D [] [12050,12051,12052,12053] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12040 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12041 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 12042 [(0,10)] D [] [] [] [] [] [] none
MERGE 12043 [(2,10),(0,10),(1,10)] D [] [12056,12057,12054,12055] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12044 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12045 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12046 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12048,12049,12046,12047] CONDITIONAL_S
Y_MEAS 12047 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12048,12049,12046,12047] CONDITIONAL_S
IDLE 12048 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12048,12049,12046,12047] CONDITIONAL_S
DISCARD 12049 [(5,2)] 0 [] [] [] [] [] [12048,12049,12046,12047] CONDITIONAL_S
MERGE 12050 [(3,8),(2,8)] D [12039] [] [] [] [((2,8),(3,8))] [12050,12051,12052,12053] CONDITIONAL_S
Y_MEAS 12051 [(3,8)] HALF_D_PLUS_2 [12039] [] [] [] [] [12050,12051,12052,12053] CONDITIONAL_S
IDLE 12052 [(2,8)] HALF_D_PLUS_2 [12039] [] [] [] [] [12050,12051,12052,12053] CONDITIONAL_S
DISCARD 12053 [(3,8)] 0 [12039] [] [] [] [] [12050,12051,12052,12053] CONDITIONAL_S
MERGE 12054 [(2,10),(3,10)] D [12043] [] [] [] [((2,10),(3,10))] [12056,12057,12054,12055] CONDITIONAL_S
Y_MEAS 12055 [(3,10)] HALF_D_PLUS_2 [12043] [] [] [] [] [12056,12057,12054,12055] CONDITIONAL_S
IDLE 12056 [(2,10)] HALF_D_PLUS_2 [12043] [] [] [] [] [12056,12057,12054,12055] CONDITIONAL_S
DISCARD 12057 [(3,10)] 0 [12043] [] [] [] [] [12056,12057,12054,12055] CONDITIONAL_S
INJECT_T 12058 [(4,0)] D [] [] [] [] [] [] none
MERGE 12059 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12067,12068,12069,12070] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12060 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12061 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12062 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12063 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12064 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12065 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12066 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12067 [(4,2),(5,2)] D [12059] [] [] [] [((4,2),(5,2))] [12067,12068,12069,12070] CONDITIONAL_S
Y_MEAS 12068 [(5,2)] HALF_D_PLUS_2 [12059] [] [] [] [] [12067,12068,12069,12070] CONDITIONAL_S
IDLE 12069 [(4,2)] HALF_D_PLUS_2 [12059] [] [] [] [] [12067,12068,12069,12070] CONDITIONAL_S
DISCARD 12070 [(5,2)] 0 [12059] [] [] [] [] [12067,12068,12069,12070] CONDITIONAL_S
INJECT_T 12071 [(0,4)] D [] [] [] [] [] [] none
MERGE 12072 [(2,4),(0,4),(1,4)] D [] [12080,12077,12078,12079] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12073 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12074 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12075 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12076 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12077 [(2,4),(3,4)] D [12072] [] [] [] [((2,4),(3,4))] [12080,12077,12078,12079] CONDITIONAL_S
Y_MEAS 12078 [(3,4)] HALF_D_PLUS_2 [12072] [] [] [] [] [12080,12077,12078,12079] CONDITIONAL_S
IDLE 12079 [(2,4)] HALF_D_PLUS_2 [12072] [] [] [] [] [12080,12077,12078,12079] CONDITIONAL_S
DISCARD 12080 [(3,4)] 0 [12072] [] [] [] [] [12080,12077,12078,12079] CONDITIONAL_S
MERGE 12081 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 12082 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12083 [(1,3)] 0 [] [] [] [] [] [] none
INJECT_T 12084 [(0,10)] D [] [] [] [] [] [] none
MERGE 12085 [(2,10),(0,10),(1,10)] D [] [12098,12099,12100,12101] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12086 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12087 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12088 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 12089 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 12090 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 12091 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12092 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 12093 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 12094 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12095 [(3,7),(3,8),(2,7),(4,8)] D [] [] [] [] [((2,7),(3,7)),((3,8),(4,8)),((3,7),(3,8))] [] none
DISCARD 12096 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12097 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 12098 [(2,10),(3,10)] D [12085] [] [] [] [((2,10),(3,10))] [12098,12099,12100,12101] CONDITIONAL_S
Y_MEAS 12099 [(3,10)] HALF_D_PLUS_2 [12085] [] [] [] [] [12098,12099,12100,12101] CONDITIONAL_S
IDLE 12100 [(2,10)] HALF_D_PLUS_2 [12085] [] [] [] [] [12098,12099,12100,12101] CONDITIONAL_S
DISCARD 12101 [(3,10)] 0 [12085] [] [] [] [] [12098,12099,12100,12101] CONDITIONAL_S
INJECT_T 12102 [(4,0)] D [] [] [] [] [] [] none
MERGE 12103 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12115,12116,12117,12118] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12104 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12105 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12106 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12107 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12108 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 12109 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 12110 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12111 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12112 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 12113 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12114 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12115 [(4,2),(5,2)] D [12103] [] [] [] [((4,2),(5,2))] [12115,12116,12117,12118] CONDITIONAL_S
Y_MEAS 12116 [(5,2)] HALF_D_PLUS_2 [12103] [] [] [] [] [12115,12116,12117,12118] CONDITIONAL_S
IDLE 12117 [(4,2)] HALF_D_PLUS_2 [12103] [] [] [] [] [12115,12116,12117,12118] CONDITIONAL_S
DISCARD 12118 [(5,2)] 0 [12103] [] [] [] [] [12115,12116,12117,12118] CONDITIONAL_S
MERGE 12119 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 12120 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 12121 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 12122 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12123 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 12124 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 12125 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12126 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12127 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12128 [(1,8)] 0 [] [] [] [] [] [] none
INJECT_T 12129 [(0,2)] D [] [] [] [] [] [] none
MERGE 12130 [(0,2),(1,2),(2,2)] D [] [12152,12153,12154,12155] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 12131 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12132 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 12133 [(0,4)] D [] [] [] [] [] [] none
MERGE 12134 [(2,4),(0,4),(1,4)] D [] [12156,12157,12158,12159] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12135 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12136 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12137 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12138 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12139 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 12140 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12141 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12142 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 12143 [(4,3)] 0 [] [] [] [] [] [] none
INJECT_T 12144 [(0,6)] D [] [] [] [] [] [] none
MERGE 12145 [(1,6),(2,6),(0,6)] D [] [12179,12180,12181,12182] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 12146 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12147 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 12148 [(0,8)] D [] [] [] [] [] [] none
MERGE 12149 [(0,8),(1,8),(2,8)] D [] [12184,12185,12186,12183] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12150 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12151 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 12152 [(3,2),(2,2)] D [12130] [] [] [] [((2,2),(3,2))] [12152,12153,12154,12155] CONDITIONAL_S
Y_MEAS 12153 [(3,2)] HALF_D_PLUS_2 [12130] [] [] [] [] [12152,12153,12154,12155] CONDITIONAL_S
IDLE 12154 [(2,2)] HALF_D_PLUS_2 [12130] [] [] [] [] [12152,12153,12154,12155] CONDITIONAL_S
DISCARD 12155 [(3,2)] 0 [12130] [] [] [] [] [12152,12153,12154,12155] CONDITIONAL_S
MERGE 12156 [(2,4),(3,4)] D [12134] [] [] [] [((2,4),(3,4))] [12156,12157,12158,12159] CONDITIONAL_S
Y_MEAS 12157 [(3,4)] HALF_D_PLUS_2 [12134] [] [] [] [] [12156,12157,12158,12159] CONDITIONAL_S
IDLE 12158 [(2,4)] HALF_D_PLUS_2 [12134] [] [] [] [] [12156,12157,12158,12159] CONDITIONAL_S
DISCARD 12159 [(3,4)] 0 [12134] [] [] [] [] [12156,12157,12158,12159] CONDITIONAL_S
INJECT_T 12160 [(4,0)] D [] [] [] [] [] [] none
MERGE 12161 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [12211,12212,12213,12214] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 12162 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 12163 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 12164 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 12165 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 12166 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 12167 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12168 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12169 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 12170 [(0,10)] D [] [] [] [] [] [] none
MERGE 12171 [(2,10),(0,10),(1,10)] D [] [12202,12203,12204,12205] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12172 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12173 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12174 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 12175 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 12176 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12177 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12178 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 12179 [(2,6),(3,6)] D [12145] [] [] [] [((2,6),(3,6))] [12179,12180,12181,12182] CONDITIONAL_S
Y_MEAS 12180 [(3,6)] HALF_D_PLUS_2 [12145] [] [] [] [] [12179,12180,12181,12182] CONDITIONAL_S
IDLE 12181 [(2,6)] HALF_D_PLUS_2 [12145] [] [] [] [] [12179,12180,12181,12182] CONDITIONAL_S
DISCARD 12182 [(3,6)] 0 [12145] [] [] [] [] [12179,12180,12181,12182] CONDITIONAL_S
MERGE 12183 [(3,8),(2,8)] D [12149] [] [] [] [((2,8),(3,8))] [12184,12185,12186,12183] CONDITIONAL_S
Y_MEAS 12184 [(3,8)] HALF_D_PLUS_2 [12149] [] [] [] [] [12184,12185,12186,12183] CONDITIONAL_S
IDLE 12185 [(2,8)] HALF_D_PLUS_2 [12149] [] [] [] [] [12184,12185,12186,12183] CONDITIONAL_S
DISCARD 12186 [(3,8)] 0 [12149] [] [] [] [] [12184,12185,12186,12183] CONDITIONAL_S
INJECT_T 12187 [(4,12)] D [] [] [] [] [] [] none
MERGE 12188 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [12224,12225,12226,12227] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 12189 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 12190 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 12191 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 12192 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 12193 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 12194 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 12195 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 12196 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 12197 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 12198 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12199 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12200 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12201 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 12202 [(2,10),(3,10)] D [12171] [] [] [] [((2,10),(3,10))] [12202,12203,12204,12205] CONDITIONAL_S
Y_MEAS 12203 [(3,10)] HALF_D_PLUS_2 [12171] [] [] [] [] [12202,12203,12204,12205] CONDITIONAL_S
IDLE 12204 [(2,10)] HALF_D_PLUS_2 [12171] [] [] [] [] [12202,12203,12204,12205] CONDITIONAL_S
DISCARD 12205 [(3,10)] 0 [12171] [] [] [] [] [12202,12203,12204,12205] CONDITIONAL_S
MERGE 12206 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12207 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12208 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12209 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12210 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12211 [(4,4),(5,4)] D [12161] [] [] [] [((4,4),(5,4))] [12211,12212,12213,12214] CONDITIONAL_S
Y_MEAS 12212 [(5,4)] HALF_D_PLUS_2 [12161] [] [] [] [] [12211,12212,12213,12214] CONDITIONAL_S
IDLE 12213 [(4,4)] HALF_D_PLUS_2 [12161] [] [] [] [] [12211,12212,12213,12214] CONDITIONAL_S
DISCARD 12214 [(5,4)] 0 [12161] [] [] [] [] [12211,12212,12213,12214] CONDITIONAL_S
MERGE 12215 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 12216 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12217 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 12218 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12219 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12220 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12220,12221,12222,12223] CONDITIONAL_S
Y_MEAS 12221 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12220,12221,12222,12223] CONDITIONAL_S
IDLE 12222 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12220,12221,12222,12223] CONDITIONAL_S
DISCARD 12223 [(5,2)] 0 [] [] [] [] [] [12220,12221,12222,12223] CONDITIONAL_S
MERGE 12224 [(4,8),(5,8)] D [12188] [] [] [] [((4,8),(5,8))] [12224,12225,12226,12227] CONDITIONAL_S
Y_MEAS 12225 [(5,8)] HALF_D_PLUS_2 [12188] [] [] [] [] [12224,12225,12226,12227] CONDITIONAL_S
IDLE 12226 [(4,8)] HALF_D_PLUS_2 [12188] [] [] [] [] [12224,12225,12226,12227] CONDITIONAL_S
DISCARD 12227 [(5,8)] 0 [12188] [] [] [] [] [12224,12225,12226,12227] CONDITIONAL_S
MERGE 12228 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 12229 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12230 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12231 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 12232 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 12233 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12234 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 12235 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12235,12236,12237,12238] CONDITIONAL_S
Y_MEAS 12236 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12235,12236,12237,12238] CONDITIONAL_S
IDLE 12237 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12235,12236,12237,12238] CONDITIONAL_S
DISCARD 12238 [(3,4)] 0 [] [] [] [] [] [12235,12236,12237,12238] CONDITIONAL_S
MERGE 12239 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12240,12241,12242,12239] CONDITIONAL_S
Y_MEAS 12240 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12240,12241,12242,12239] CONDITIONAL_S
IDLE 12241 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12240,12241,12242,12239] CONDITIONAL_S
DISCARD 12242 [(3,10)] 0 [] [] [] [] [] [12240,12241,12242,12239] CONDITIONAL_S
INJECT_T 12243 [(4,0)] D [] [] [] [] [] [] none
MERGE 12244 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12257,12258,12259,12260] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12245 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12246 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12247 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12248 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 12249 [(0,10)] D [] [] [] [] [] [] none
MERGE 12250 [(2,10),(0,10),(1,10)] D [] [12264,12261,12262,12263] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12251 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12252 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12253 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [12256,12253,12254,12255] CONDITIONAL_S
Y_MEAS 12254 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [12256,12253,12254,12255] CONDITIONAL_S
IDLE 12255 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [12256,12253,12254,12255] CONDITIONAL_S
DISCARD 12256 [(3,8)] 0 [] [] [] [] [] [12256,12253,12254,12255] CONDITIONAL_S
MERGE 12257 [(4,2),(5,2)] D [12244] [] [] [] [((4,2),(5,2))] [12257,12258,12259,12260] CONDITIONAL_S
Y_MEAS 12258 [(5,2)] HALF_D_PLUS_2 [12244] [] [] [] [] [12257,12258,12259,12260] CONDITIONAL_S
IDLE 12259 [(4,2)] HALF_D_PLUS_2 [12244] [] [] [] [] [12257,12258,12259,12260] CONDITIONAL_S
DISCARD 12260 [(5,2)] 0 [12244] [] [] [] [] [12257,12258,12259,12260] CONDITIONAL_S
MERGE 12261 [(2,10),(3,10)] D [12250] [] [] [] [((2,10),(3,10))] [12264,12261,12262,12263] CONDITIONAL_S
Y_MEAS 12262 [(3,10)] HALF_D_PLUS_2 [12250] [] [] [] [] [12264,12261,12262,12263] CONDITIONAL_S
IDLE 12263 [(2,10)] HALF_D_PLUS_2 [12250] [] [] [] [] [12264,12261,12262,12263] CONDITIONAL_S
DISCARD 12264 [(3,10)] 0 [12250] [] [] [] [] [12264,12261,12262,12263] CONDITIONAL_S
MERGE 12265 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [12265,12266,12267,12268] CONDITIONAL_S
Y_MEAS 12266 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [12265,12266,12267,12268] CONDITIONAL_S
IDLE 12267 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [12265,12266,12267,12268] CONDITIONAL_S
DISCARD 12268 [(3,8)] 0 [] [] [] [] [] [12265,12266,12267,12268] CONDITIONAL_S
MERGE 12269 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12270 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12271 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12272 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12273 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12274 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12275 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 12276 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 12277 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 12278 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 12279 [(6,3)] 0 [] [] [] [] [] [] none
INJECT_T 12280 [(4,0)] D [] [] [] [] [] [] none
MERGE 12281 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12288,12289,12286,12287] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12282 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12283 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12284 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12285 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12286 [(4,2),(5,2)] D [12281] [] [] [] [((4,2),(5,2))] [12288,12289,12286,12287] CONDITIONAL_S
Y_MEAS 12287 [(5,2)] HALF_D_PLUS_2 [12281] [] [] [] [] [12288,12289,12286,12287] CONDITIONAL_S
IDLE 12288 [(4,2)] HALF_D_PLUS_2 [12281] [] [] [] [] [12288,12289,12286,12287] CONDITIONAL_S
DISCARD 12289 [(5,2)] 0 [12281] [] [] [] [] [12288,12289,12286,12287] CONDITIONAL_S
MERGE 12290 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12290,12291,12292,12293] CONDITIONAL_S
Y_MEAS 12291 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12290,12291,12292,12293] CONDITIONAL_S
IDLE 12292 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12290,12291,12292,12293] CONDITIONAL_S
DISCARD 12293 [(3,10)] 0 [] [] [] [] [] [12290,12291,12292,12293] CONDITIONAL_S
INJECT_T 12294 [(0,10)] D [] [] [] [] [] [] none
MERGE 12295 [(2,10),(0,10),(1,10)] D [] [12298,12299,12300,12301] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12296 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12297 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12298 [(2,10),(3,10)] D [12295] [] [] [] [((2,10),(3,10))] [12298,12299,12300,12301] CONDITIONAL_S
Y_MEAS 12299 [(3,10)] HALF_D_PLUS_2 [12295] [] [] [] [] [12298,12299,12300,12301] CONDITIONAL_S
IDLE 12300 [(2,10)] HALF_D_PLUS_2 [12295] [] [] [] [] [12298,12299,12300,12301] CONDITIONAL_S
DISCARD 12301 [(3,10)] 0 [12295] [] [] [] [] [12298,12299,12300,12301] CONDITIONAL_S
MERGE 12302 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12304,12305,12302,12303] CONDITIONAL_S
Y_MEAS 12303 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12304,12305,12302,12303] CONDITIONAL_S
IDLE 12304 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12304,12305,12302,12303] CONDITIONAL_S
DISCARD 12305 [(7,4)] 0 [] [] [] [] [] [12304,12305,12302,12303] CONDITIONAL_S
INJECT_T 12306 [(4,0)] D [] [] [] [] [] [] none
MERGE 12307 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12312,12313,12314,12315] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12308 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12309 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12310 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12311 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12312 [(4,2),(5,2)] D [12307] [] [] [] [((4,2),(5,2))] [12312,12313,12314,12315] CONDITIONAL_S
Y_MEAS 12313 [(5,2)] HALF_D_PLUS_2 [12307] [] [] [] [] [12312,12313,12314,12315] CONDITIONAL_S
IDLE 12314 [(4,2)] HALF_D_PLUS_2 [12307] [] [] [] [] [12312,12313,12314,12315] CONDITIONAL_S
DISCARD 12315 [(5,2)] 0 [12307] [] [] [] [] [12312,12313,12314,12315] CONDITIONAL_S
MERGE 12316 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12316,12317,12318,12319] CONDITIONAL_S
Y_MEAS 12317 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12316,12317,12318,12319] CONDITIONAL_S
IDLE 12318 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12316,12317,12318,12319] CONDITIONAL_S
DISCARD 12319 [(3,10)] 0 [] [] [] [] [] [12316,12317,12318,12319] CONDITIONAL_S
INJECT_T 12320 [(0,10)] D [] [] [] [] [] [] none
MERGE 12321 [(2,10),(0,10),(1,10)] D [] [12337,12338,12339,12340] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12322 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12323 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12324 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12324,12325,12326,12327] CONDITIONAL_S
Y_MEAS 12325 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12324,12325,12326,12327] CONDITIONAL_S
IDLE 12326 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12324,12325,12326,12327] CONDITIONAL_S
DISCARD 12327 [(7,4)] 0 [] [] [] [] [] [12324,12325,12326,12327] CONDITIONAL_S
MERGE 12328 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12329 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12330 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12331 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12332 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12333 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12334 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 12335 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 12336 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 12337 [(2,10),(3,10)] D [12321] [] [] [] [((2,10),(3,10))] [12337,12338,12339,12340] CONDITIONAL_S
Y_MEAS 12338 [(3,10)] HALF_D_PLUS_2 [12321] [] [] [] [] [12337,12338,12339,12340] CONDITIONAL_S
IDLE 12339 [(2,10)] HALF_D_PLUS_2 [12321] [] [] [] [] [12337,12338,12339,12340] CONDITIONAL_S
DISCARD 12340 [(3,10)] 0 [12321] [] [] [] [] [12337,12338,12339,12340] CONDITIONAL_S
INJECT_T 12341 [(4,0)] D [] [] [] [] [] [] none
MERGE 12342 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12360,12361,12362,12363] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12343 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12344 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12345 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12346 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12347 [(7,4),(3,8),(5,5),(7,1),(6,5),(8,1),(3,7),(5,7),(7,3),(5,6),(7,2),(7,5),(4,7),(2,8)] D [] [] [] [] [((5,7),(5,6)),((5,5),(6,5)),((7,3),(7,2)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,1),(8,1)),((7,2),(7,1)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 12348 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12349 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12350 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12351 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12352 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12353 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 12354 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 12355 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 12356 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 12357 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 12358 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 12359 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 12360 [(4,2),(5,2)] D [12342] [] [] [] [((4,2),(5,2))] [12360,12361,12362,12363] CONDITIONAL_S
Y_MEAS 12361 [(5,2)] HALF_D_PLUS_2 [12342] [] [] [] [] [12360,12361,12362,12363] CONDITIONAL_S
IDLE 12362 [(4,2)] HALF_D_PLUS_2 [12342] [] [] [] [] [12360,12361,12362,12363] CONDITIONAL_S
DISCARD 12363 [(5,2)] 0 [12342] [] [] [] [] [12360,12361,12362,12363] CONDITIONAL_S
MERGE 12364 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 12365 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 12366 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12367 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12368 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12369 [(5,4),(6,4)] D [] [] [] [] [((6,4),(5,4))] [12369,12370,12371,12372] CONDITIONAL_S
Y_MEAS 12370 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [12369,12370,12371,12372] CONDITIONAL_S
IDLE 12371 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12369,12370,12371,12372] CONDITIONAL_S
DISCARD 12372 [(5,4)] 0 [] [] [] [] [] [12369,12370,12371,12372] CONDITIONAL_S
MERGE 12373 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 12374 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 12375 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 12376 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12377 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12378 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12379 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12380 [(3,8),(5,5),(6,5),(3,7),(4,5),(3,6),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,5),(6,5)),((3,6),(3,5)),((3,7),(3,6)),((2,8),(3,8)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 12381 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12382 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12383 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12384 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12385 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 12386 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 12387 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12388 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 12389 [(3,8),(7,7),(3,7),(5,7),(4,7),(6,7),(7,6),(7,5),(8,5),(2,8)] D [] [] [] [] [((7,7),(7,6)),((7,5),(8,5)),((4,7),(5,7)),((3,7),(4,7)),((7,6),(7,5)),((6,7),(7,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 12390 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12391 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12392 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12393 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12394 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 12395 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 12396 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 12397 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 12398 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 12399 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 12400 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12400,12401,12402,12403] CONDITIONAL_S
Y_MEAS 12401 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12400,12401,12402,12403] CONDITIONAL_S
IDLE 12402 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12400,12401,12402,12403] CONDITIONAL_S
DISCARD 12403 [(3,10)] 0 [] [] [] [] [] [12400,12401,12402,12403] CONDITIONAL_S
MERGE 12404 [(8,4),(8,5)] D [] [] [] [] [((8,4),(8,5))] [] none
DISCARD 12405 [(8,5)] 0 [] [] [] [] [] [] none
INJECT_T 12406 [(0,10)] D [] [] [] [] [] [] none
MERGE 12407 [(2,10),(0,10),(1,10)] D [] [12416,12417,12414,12415] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12408 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12409 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12410 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12410,12411,12412,12413] CONDITIONAL_S
Y_MEAS 12411 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12410,12411,12412,12413] CONDITIONAL_S
IDLE 12412 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12410,12411,12412,12413] CONDITIONAL_S
DISCARD 12413 [(5,2)] 0 [] [] [] [] [] [12410,12411,12412,12413] CONDITIONAL_S
MERGE 12414 [(2,10),(3,10)] D [12407] [] [] [] [((2,10),(3,10))] [12416,12417,12414,12415] CONDITIONAL_S
Y_MEAS 12415 [(3,10)] HALF_D_PLUS_2 [12407] [] [] [] [] [12416,12417,12414,12415] CONDITIONAL_S
IDLE 12416 [(2,10)] HALF_D_PLUS_2 [12407] [] [] [] [] [12416,12417,12414,12415] CONDITIONAL_S
DISCARD 12417 [(3,10)] 0 [12407] [] [] [] [] [12416,12417,12414,12415] CONDITIONAL_S
INJECT_T 12418 [(4,0)] D [] [] [] [] [] [] none
MERGE 12419 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12428,12429,12430,12431] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12420 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12421 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12422 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12423 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12424 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12424,12425,12426,12427] CONDITIONAL_S
Y_MEAS 12425 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12424,12425,12426,12427] CONDITIONAL_S
IDLE 12426 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12424,12425,12426,12427] CONDITIONAL_S
DISCARD 12427 [(7,4)] 0 [] [] [] [] [] [12424,12425,12426,12427] CONDITIONAL_S
MERGE 12428 [(4,2),(5,2)] D [12419] [] [] [] [((4,2),(5,2))] [12428,12429,12430,12431] CONDITIONAL_S
Y_MEAS 12429 [(5,2)] HALF_D_PLUS_2 [12419] [] [] [] [] [12428,12429,12430,12431] CONDITIONAL_S
IDLE 12430 [(4,2)] HALF_D_PLUS_2 [12419] [] [] [] [] [12428,12429,12430,12431] CONDITIONAL_S
DISCARD 12431 [(5,2)] 0 [12419] [] [] [] [] [12428,12429,12430,12431] CONDITIONAL_S
INJECT_T 12432 [(0,6)] D [] [] [] [] [] [] none
MERGE 12433 [(1,6),(2,6),(0,6)] D [] [12436,12437,12438,12439] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 12434 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12435 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12436 [(2,6),(3,6)] D [12433] [] [] [] [((2,6),(3,6))] [12436,12437,12438,12439] CONDITIONAL_S
Y_MEAS 12437 [(3,6)] HALF_D_PLUS_2 [12433] [] [] [] [] [12436,12437,12438,12439] CONDITIONAL_S
IDLE 12438 [(2,6)] HALF_D_PLUS_2 [12433] [] [] [] [] [12436,12437,12438,12439] CONDITIONAL_S
DISCARD 12439 [(3,6)] 0 [12433] [] [] [] [] [12436,12437,12438,12439] CONDITIONAL_S
MERGE 12440 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 12441 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12442 [(1,5)] 0 [] [] [] [] [] [] none
INJECT_T 12443 [(0,8)] D [] [] [] [] [] [] none
MERGE 12444 [(0,8),(1,8),(2,8)] D [] [12472,12473,12474,12475] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12445 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12446 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 12447 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12448 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12449 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 12450 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12451 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 12452 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12452,12453,12454,12455] CONDITIONAL_S
Y_MEAS 12453 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12452,12453,12454,12455] CONDITIONAL_S
IDLE 12454 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12452,12453,12454,12455] CONDITIONAL_S
DISCARD 12455 [(3,10)] 0 [] [] [] [] [] [12452,12453,12454,12455] CONDITIONAL_S
INJECT_T 12456 [(4,0)] D [] [] [] [] [] [] none
MERGE 12457 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12476,12477,12478,12479] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12458 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12459 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12460 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12461 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12462 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12464,12465,12462,12463] CONDITIONAL_S
Y_MEAS 12463 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12464,12465,12462,12463] CONDITIONAL_S
IDLE 12464 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12464,12465,12462,12463] CONDITIONAL_S
DISCARD 12465 [(7,4)] 0 [] [] [] [] [] [12464,12465,12462,12463] CONDITIONAL_S
INJECT_T 12466 [(0,10)] D [] [] [] [] [] [] none
MERGE 12467 [(2,10),(0,10),(1,10)] D [] [12488,12485,12486,12487] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12468 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12469 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12470 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 12471 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12472 [(3,8),(2,8)] D [12444] [] [] [] [((2,8),(3,8))] [12472,12473,12474,12475] CONDITIONAL_S
Y_MEAS 12473 [(3,8)] HALF_D_PLUS_2 [12444] [] [] [] [] [12472,12473,12474,12475] CONDITIONAL_S
IDLE 12474 [(2,8)] HALF_D_PLUS_2 [12444] [] [] [] [] [12472,12473,12474,12475] CONDITIONAL_S
DISCARD 12475 [(3,8)] 0 [12444] [] [] [] [] [12472,12473,12474,12475] CONDITIONAL_S
MERGE 12476 [(4,2),(5,2)] D [12457] [] [] [] [((4,2),(5,2))] [12476,12477,12478,12479] CONDITIONAL_S
Y_MEAS 12477 [(5,2)] HALF_D_PLUS_2 [12457] [] [] [] [] [12476,12477,12478,12479] CONDITIONAL_S
IDLE 12478 [(4,2)] HALF_D_PLUS_2 [12457] [] [] [] [] [12476,12477,12478,12479] CONDITIONAL_S
DISCARD 12479 [(5,2)] 0 [12457] [] [] [] [] [12476,12477,12478,12479] CONDITIONAL_S
MERGE 12480 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 12481 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12482 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12483 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12484 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 12485 [(2,10),(3,10)] D [12467] [] [] [] [((2,10),(3,10))] [12488,12485,12486,12487] CONDITIONAL_S
Y_MEAS 12486 [(3,10)] HALF_D_PLUS_2 [12467] [] [] [] [] [12488,12485,12486,12487] CONDITIONAL_S
IDLE 12487 [(2,10)] HALF_D_PLUS_2 [12467] [] [] [] [] [12488,12485,12486,12487] CONDITIONAL_S
DISCARD 12488 [(3,10)] 0 [12467] [] [] [] [] [12488,12485,12486,12487] CONDITIONAL_S
MERGE 12489 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12489,12490,12491,12492] CONDITIONAL_S
Y_MEAS 12490 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12489,12490,12491,12492] CONDITIONAL_S
IDLE 12491 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12489,12490,12491,12492] CONDITIONAL_S
DISCARD 12492 [(7,4)] 0 [] [] [] [] [] [12489,12490,12491,12492] CONDITIONAL_S
MERGE 12493 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 12494 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 12495 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 12496 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12497 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 12498 [(0,4)] D [] [] [] [] [] [] none
MERGE 12499 [(2,4),(0,4),(1,4)] D [] [12520,12521,12518,12519] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12500 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12501 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 12502 [(0,6)] D [] [] [] [] [] [] none
MERGE 12503 [(1,6),(2,6),(0,6)] D [] [12522,12523,12524,12525] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 12504 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12505 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12506 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 12507 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 12508 [(0,8)] D [] [] [] [] [] [] none
MERGE 12509 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [12544,12541,12542,12543] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 12510 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12511 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12512 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 12513 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12514 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12515 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12516 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12517 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 12518 [(2,4),(3,4)] D [12499] [] [] [] [((2,4),(3,4))] [12520,12521,12518,12519] CONDITIONAL_S
Y_MEAS 12519 [(3,4)] HALF_D_PLUS_2 [12499] [] [] [] [] [12520,12521,12518,12519] CONDITIONAL_S
IDLE 12520 [(2,4)] HALF_D_PLUS_2 [12499] [] [] [] [] [12520,12521,12518,12519] CONDITIONAL_S
DISCARD 12521 [(3,4)] 0 [12499] [] [] [] [] [12520,12521,12518,12519] CONDITIONAL_S
MERGE 12522 [(2,6),(3,6)] D [12503] [] [] [] [((2,6),(3,6))] [12522,12523,12524,12525] CONDITIONAL_S
Y_MEAS 12523 [(3,6)] HALF_D_PLUS_2 [12503] [] [] [] [] [12522,12523,12524,12525] CONDITIONAL_S
IDLE 12524 [(2,6)] HALF_D_PLUS_2 [12503] [] [] [] [] [12522,12523,12524,12525] CONDITIONAL_S
DISCARD 12525 [(3,6)] 0 [12503] [] [] [] [] [12522,12523,12524,12525] CONDITIONAL_S
MERGE 12526 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 12527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12528 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12529 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12530 [(1,6)] 0 [] [] [] [] [] [] none
INJECT_T 12531 [(0,10)] D [] [] [] [] [] [] none
MERGE 12532 [(2,10),(0,10),(1,10)] D [] [12548,12549,12550,12551] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12533 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12534 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12535 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 12536 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 12537 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12537,12538,12539,12540] CONDITIONAL_S
Y_MEAS 12538 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12537,12538,12539,12540] CONDITIONAL_S
IDLE 12539 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12537,12538,12539,12540] CONDITIONAL_S
DISCARD 12540 [(5,2)] 0 [] [] [] [] [] [12537,12538,12539,12540] CONDITIONAL_S
MERGE 12541 [(4,6),(5,6)] D [12509] [] [] [] [((4,6),(5,6))] [12544,12541,12542,12543] CONDITIONAL_S
Y_MEAS 12542 [(5,6)] HALF_D_PLUS_2 [12509] [] [] [] [] [12544,12541,12542,12543] CONDITIONAL_S
IDLE 12543 [(4,6)] HALF_D_PLUS_2 [12509] [] [] [] [] [12544,12541,12542,12543] CONDITIONAL_S
DISCARD 12544 [(5,6)] 0 [12509] [] [] [] [] [12544,12541,12542,12543] CONDITIONAL_S
MERGE 12545 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 12546 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12547 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 12548 [(2,10),(3,10)] D [12532] [] [] [] [((2,10),(3,10))] [12548,12549,12550,12551] CONDITIONAL_S
Y_MEAS 12549 [(3,10)] HALF_D_PLUS_2 [12532] [] [] [] [] [12548,12549,12550,12551] CONDITIONAL_S
IDLE 12550 [(2,10)] HALF_D_PLUS_2 [12532] [] [] [] [] [12548,12549,12550,12551] CONDITIONAL_S
DISCARD 12551 [(3,10)] 0 [12532] [] [] [] [] [12548,12549,12550,12551] CONDITIONAL_S
INJECT_T 12552 [(4,0)] D [] [] [] [] [] [] none
MERGE 12553 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12560,12561,12558,12559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12554 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12555 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12556 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12557 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12558 [(4,2),(5,2)] D [12553] [] [] [] [((4,2),(5,2))] [12560,12561,12558,12559] CONDITIONAL_S
Y_MEAS 12559 [(5,2)] HALF_D_PLUS_2 [12553] [] [] [] [] [12560,12561,12558,12559] CONDITIONAL_S
IDLE 12560 [(4,2)] HALF_D_PLUS_2 [12553] [] [] [] [] [12560,12561,12558,12559] CONDITIONAL_S
DISCARD 12561 [(5,2)] 0 [12553] [] [] [] [] [12560,12561,12558,12559] CONDITIONAL_S
MERGE 12562 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 12563 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 12564 [(0,10)] D [] [] [] [] [] [] none
MERGE 12565 [(2,10),(0,10),(1,10)] D [] [12576,12577,12578,12575] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12566 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12567 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12568 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [12568,12569,12570,12571] CONDITIONAL_S
Y_MEAS 12569 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [12568,12569,12570,12571] CONDITIONAL_S
IDLE 12570 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [12568,12569,12570,12571] CONDITIONAL_S
DISCARD 12571 [(3,6)] 0 [] [] [] [] [] [12568,12569,12570,12571] CONDITIONAL_S
MERGE 12572 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12573 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12574 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12575 [(2,10),(3,10)] D [12565] [] [] [] [((2,10),(3,10))] [12576,12577,12578,12575] CONDITIONAL_S
Y_MEAS 12576 [(3,10)] HALF_D_PLUS_2 [12565] [] [] [] [] [12576,12577,12578,12575] CONDITIONAL_S
IDLE 12577 [(2,10)] HALF_D_PLUS_2 [12565] [] [] [] [] [12576,12577,12578,12575] CONDITIONAL_S
DISCARD 12578 [(3,10)] 0 [12565] [] [] [] [] [12576,12577,12578,12575] CONDITIONAL_S
INJECT_T 12579 [(4,0)] D [] [] [] [] [] [] none
MERGE 12580 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12592,12593,12590,12591] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12581 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12582 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12583 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12584 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12585 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12586 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12587 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 12588 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 12589 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 12590 [(4,2),(5,2)] D [12580] [] [] [] [((4,2),(5,2))] [12592,12593,12590,12591] CONDITIONAL_S
Y_MEAS 12591 [(5,2)] HALF_D_PLUS_2 [12580] [] [] [] [] [12592,12593,12590,12591] CONDITIONAL_S
IDLE 12592 [(4,2)] HALF_D_PLUS_2 [12580] [] [] [] [] [12592,12593,12590,12591] CONDITIONAL_S
DISCARD 12593 [(5,2)] 0 [12580] [] [] [] [] [12592,12593,12590,12591] CONDITIONAL_S
MERGE 12594 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 12595 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 12596 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 12597 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12598 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12599 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12600 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 12601 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12602 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12603 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 12604 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12605 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 12606 [(0,6)] D [] [] [] [] [] [] none
MERGE 12607 [(1,6),(2,6),(0,6)] D [] [12620,12621,12622,12623] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 12608 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12609 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 12610 [(0,8)] D [] [] [] [] [] [] none
MERGE 12611 [(0,8),(1,8),(2,8)] D [] [12624,12625,12626,12627] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12612 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12613 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 12614 [(0,10)] D [] [] [] [] [] [] none
MERGE 12615 [(2,10),(0,10),(1,10)] D [] [12628,12629,12630,12631] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12616 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12617 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12618 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12619 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 12620 [(2,6),(3,6)] D [12607] [] [] [] [((2,6),(3,6))] [12620,12621,12622,12623] CONDITIONAL_S
Y_MEAS 12621 [(3,6)] HALF_D_PLUS_2 [12607] [] [] [] [] [12620,12621,12622,12623] CONDITIONAL_S
IDLE 12622 [(2,6)] HALF_D_PLUS_2 [12607] [] [] [] [] [12620,12621,12622,12623] CONDITIONAL_S
DISCARD 12623 [(3,6)] 0 [12607] [] [] [] [] [12620,12621,12622,12623] CONDITIONAL_S
MERGE 12624 [(3,8),(2,8)] D [12611] [] [] [] [((2,8),(3,8))] [12624,12625,12626,12627] CONDITIONAL_S
Y_MEAS 12625 [(3,8)] HALF_D_PLUS_2 [12611] [] [] [] [] [12624,12625,12626,12627] CONDITIONAL_S
IDLE 12626 [(2,8)] HALF_D_PLUS_2 [12611] [] [] [] [] [12624,12625,12626,12627] CONDITIONAL_S
DISCARD 12627 [(3,8)] 0 [12611] [] [] [] [] [12624,12625,12626,12627] CONDITIONAL_S
MERGE 12628 [(2,10),(3,10)] D [12615] [] [] [] [((2,10),(3,10))] [12628,12629,12630,12631] CONDITIONAL_S
Y_MEAS 12629 [(3,10)] HALF_D_PLUS_2 [12615] [] [] [] [] [12628,12629,12630,12631] CONDITIONAL_S
IDLE 12630 [(2,10)] HALF_D_PLUS_2 [12615] [] [] [] [] [12628,12629,12630,12631] CONDITIONAL_S
DISCARD 12631 [(3,10)] 0 [12615] [] [] [] [] [12628,12629,12630,12631] CONDITIONAL_S
INJECT_T 12632 [(4,12)] D [] [] [] [] [] [] none
MERGE 12633 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [12657,12658,12659,12660] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 12634 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 12635 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 12636 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 12637 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 12638 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 12639 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 12640 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 12641 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12642 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12643 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12644 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 12645 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12648,12645,12646,12647] CONDITIONAL_S
Y_MEAS 12646 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12648,12645,12646,12647] CONDITIONAL_S
IDLE 12647 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12648,12645,12646,12647] CONDITIONAL_S
DISCARD 12648 [(5,2)] 0 [] [] [] [] [] [12648,12645,12646,12647] CONDITIONAL_S
MERGE 12649 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12650 [(2,5)] 0 [] [] [] [] [] [] none
INJECT_T 12651 [(4,0)] D [] [] [] [] [] [] none
MERGE 12652 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12664,12665,12666,12667] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12653 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12654 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12655 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12656 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12657 [(4,8),(5,8)] D [12633] [] [] [] [((4,8),(5,8))] [12657,12658,12659,12660] CONDITIONAL_S
Y_MEAS 12658 [(5,8)] HALF_D_PLUS_2 [12633] [] [] [] [] [12657,12658,12659,12660] CONDITIONAL_S
IDLE 12659 [(4,8)] HALF_D_PLUS_2 [12633] [] [] [] [] [12657,12658,12659,12660] CONDITIONAL_S
DISCARD 12660 [(5,8)] 0 [12633] [] [] [] [] [12657,12658,12659,12660] CONDITIONAL_S
MERGE 12661 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 12662 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12663 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12664 [(4,2),(5,2)] D [12652] [] [] [] [((4,2),(5,2))] [12664,12665,12666,12667] CONDITIONAL_S
Y_MEAS 12665 [(5,2)] HALF_D_PLUS_2 [12652] [] [] [] [] [12664,12665,12666,12667] CONDITIONAL_S
IDLE 12666 [(4,2)] HALF_D_PLUS_2 [12652] [] [] [] [] [12664,12665,12666,12667] CONDITIONAL_S
DISCARD 12667 [(5,2)] 0 [12652] [] [] [] [] [12664,12665,12666,12667] CONDITIONAL_S
MERGE 12668 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12669 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 12670 [(0,10)] D [] [] [] [] [] [] none
MERGE 12671 [(2,10),(0,10),(1,10)] D [] [12674,12675,12676,12677] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12672 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12673 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12674 [(2,10),(3,10)] D [12671] [] [] [] [((2,10),(3,10))] [12674,12675,12676,12677] CONDITIONAL_S
Y_MEAS 12675 [(3,10)] HALF_D_PLUS_2 [12671] [] [] [] [] [12674,12675,12676,12677] CONDITIONAL_S
IDLE 12676 [(2,10)] HALF_D_PLUS_2 [12671] [] [] [] [] [12674,12675,12676,12677] CONDITIONAL_S
DISCARD 12677 [(3,10)] 0 [12671] [] [] [] [] [12674,12675,12676,12677] CONDITIONAL_S
MERGE 12678 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [12680,12681,12678,12679] CONDITIONAL_S
Y_MEAS 12679 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [12680,12681,12678,12679] CONDITIONAL_S
IDLE 12680 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [12680,12681,12678,12679] CONDITIONAL_S
DISCARD 12681 [(3,8)] 0 [] [] [] [] [] [12680,12681,12678,12679] CONDITIONAL_S
MERGE 12682 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12682,12683,12684,12685] CONDITIONAL_S
Y_MEAS 12683 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12682,12683,12684,12685] CONDITIONAL_S
IDLE 12684 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12682,12683,12684,12685] CONDITIONAL_S
DISCARD 12685 [(5,2)] 0 [] [] [] [] [] [12682,12683,12684,12685] CONDITIONAL_S
MERGE 12686 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [12688,12689,12686,12687] CONDITIONAL_S
Y_MEAS 12687 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [12688,12689,12686,12687] CONDITIONAL_S
IDLE 12688 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [12688,12689,12686,12687] CONDITIONAL_S
DISCARD 12689 [(3,8)] 0 [] [] [] [] [] [12688,12689,12686,12687] CONDITIONAL_S
INJECT_T 12690 [(4,0)] D [] [] [] [] [] [] none
MERGE 12691 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12707,12708,12709,12710] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12692 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12693 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12694 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12695 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 12696 [(0,10)] D [] [] [] [] [] [] none
MERGE 12697 [(2,10),(0,10),(1,10)] D [] [12712,12713,12714,12711] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12698 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12699 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12700 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12701 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12702 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12703 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12704 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12705 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12706 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 12707 [(4,2),(5,2)] D [12691] [] [] [] [((4,2),(5,2))] [12707,12708,12709,12710] CONDITIONAL_S
Y_MEAS 12708 [(5,2)] HALF_D_PLUS_2 [12691] [] [] [] [] [12707,12708,12709,12710] CONDITIONAL_S
IDLE 12709 [(4,2)] HALF_D_PLUS_2 [12691] [] [] [] [] [12707,12708,12709,12710] CONDITIONAL_S
DISCARD 12710 [(5,2)] 0 [12691] [] [] [] [] [12707,12708,12709,12710] CONDITIONAL_S
MERGE 12711 [(2,10),(3,10)] D [12697] [] [] [] [((2,10),(3,10))] [12712,12713,12714,12711] CONDITIONAL_S
Y_MEAS 12712 [(3,10)] HALF_D_PLUS_2 [12697] [] [] [] [] [12712,12713,12714,12711] CONDITIONAL_S
IDLE 12713 [(2,10)] HALF_D_PLUS_2 [12697] [] [] [] [] [12712,12713,12714,12711] CONDITIONAL_S
DISCARD 12714 [(3,10)] 0 [12697] [] [] [] [] [12712,12713,12714,12711] CONDITIONAL_S
MERGE 12715 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 12716 [(6,5)] 0 [] [] [] [] [] [] none
INJECT_T 12717 [(4,0)] D [] [] [] [] [] [] none
MERGE 12718 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12728,12729,12730,12727] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12719 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12720 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12721 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12722 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 12723 [(0,10)] D [] [] [] [] [] [] none
MERGE 12724 [(2,10),(0,10),(1,10)] D [] [12731,12732,12733,12734] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12725 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12726 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12727 [(4,2),(5,2)] D [12718] [] [] [] [((4,2),(5,2))] [12728,12729,12730,12727] CONDITIONAL_S
Y_MEAS 12728 [(5,2)] HALF_D_PLUS_2 [12718] [] [] [] [] [12728,12729,12730,12727] CONDITIONAL_S
IDLE 12729 [(4,2)] HALF_D_PLUS_2 [12718] [] [] [] [] [12728,12729,12730,12727] CONDITIONAL_S
DISCARD 12730 [(5,2)] 0 [12718] [] [] [] [] [12728,12729,12730,12727] CONDITIONAL_S
MERGE 12731 [(2,10),(3,10)] D [12724] [] [] [] [((2,10),(3,10))] [12731,12732,12733,12734] CONDITIONAL_S
Y_MEAS 12732 [(3,10)] HALF_D_PLUS_2 [12724] [] [] [] [] [12731,12732,12733,12734] CONDITIONAL_S
IDLE 12733 [(2,10)] HALF_D_PLUS_2 [12724] [] [] [] [] [12731,12732,12733,12734] CONDITIONAL_S
DISCARD 12734 [(3,10)] 0 [12724] [] [] [] [] [12731,12732,12733,12734] CONDITIONAL_S
MERGE 12735 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12736,12737,12738,12735] CONDITIONAL_S
Y_MEAS 12736 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12736,12737,12738,12735] CONDITIONAL_S
IDLE 12737 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12736,12737,12738,12735] CONDITIONAL_S
DISCARD 12738 [(7,6)] 0 [] [] [] [] [] [12736,12737,12738,12735] CONDITIONAL_S
INJECT_T 12739 [(0,10)] D [] [] [] [] [] [] none
MERGE 12740 [(2,10),(0,10),(1,10)] D [] [12747,12748,12749,12750] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12741 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12742 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12743 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12744,12745,12746,12743] CONDITIONAL_S
Y_MEAS 12744 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12744,12745,12746,12743] CONDITIONAL_S
IDLE 12745 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12744,12745,12746,12743] CONDITIONAL_S
DISCARD 12746 [(5,2)] 0 [] [] [] [] [] [12744,12745,12746,12743] CONDITIONAL_S
MERGE 12747 [(2,10),(3,10)] D [12740] [] [] [] [((2,10),(3,10))] [12747,12748,12749,12750] CONDITIONAL_S
Y_MEAS 12748 [(3,10)] HALF_D_PLUS_2 [12740] [] [] [] [] [12747,12748,12749,12750] CONDITIONAL_S
IDLE 12749 [(2,10)] HALF_D_PLUS_2 [12740] [] [] [] [] [12747,12748,12749,12750] CONDITIONAL_S
DISCARD 12750 [(3,10)] 0 [12740] [] [] [] [] [12747,12748,12749,12750] CONDITIONAL_S
INJECT_T 12751 [(4,0)] D [] [] [] [] [] [] none
MERGE 12752 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12768,12769,12770,12771] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12753 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12754 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12755 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12756 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12757 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12760,12757,12758,12759] CONDITIONAL_S
Y_MEAS 12758 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12760,12757,12758,12759] CONDITIONAL_S
IDLE 12759 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12760,12757,12758,12759] CONDITIONAL_S
DISCARD 12760 [(7,6)] 0 [] [] [] [] [] [12760,12757,12758,12759] CONDITIONAL_S
MERGE 12761 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12762 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12763 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12764 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12765 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12766 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12767 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 12768 [(4,2),(5,2)] D [12752] [] [] [] [((4,2),(5,2))] [12768,12769,12770,12771] CONDITIONAL_S
Y_MEAS 12769 [(5,2)] HALF_D_PLUS_2 [12752] [] [] [] [] [12768,12769,12770,12771] CONDITIONAL_S
IDLE 12770 [(4,2)] HALF_D_PLUS_2 [12752] [] [] [] [] [12768,12769,12770,12771] CONDITIONAL_S
DISCARD 12771 [(5,2)] 0 [12752] [] [] [] [] [12768,12769,12770,12771] CONDITIONAL_S
MERGE 12772 [(7,4),(3,8),(7,7),(3,7),(5,7),(7,3),(6,7),(8,3),(7,6),(7,5),(4,7),(2,8)] D [] [] [] [] [((7,7),(7,6)),((4,7),(5,7)),((7,4),(7,3)),((3,7),(4,7)),((7,6),(7,5)),((6,7),(7,7)),((2,8),(3,8)),((7,3),(8,3)),((7,5),(7,4)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 12773 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12774 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12775 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12776 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12777 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 12778 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 12779 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 12780 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 12781 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 12782 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 12783 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 12784 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 12785 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12787 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12788 [(6,6),(5,6)] D [] [] [] [] [((6,6),(5,6))] [12788,12789,12790,12791] CONDITIONAL_S
Y_MEAS 12789 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12788,12789,12790,12791] CONDITIONAL_S
IDLE 12790 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12788,12789,12790,12791] CONDITIONAL_S
DISCARD 12791 [(5,6)] 0 [] [] [] [] [] [12788,12789,12790,12791] CONDITIONAL_S
MERGE 12792 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 12793 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 12794 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 12795 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12796 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 12797 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 12798 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12799 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12800 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12801 [(2,7)] 0 [] [] [] [] [] [] none
INJECT_T 12802 [(0,10)] D [] [] [] [] [] [] none
MERGE 12803 [(2,10),(0,10),(1,10)] D [] [12832,12833,12834,12835] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12804 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12805 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12806 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 12807 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12808 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 12809 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 12810 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12811 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 12812 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12813 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12814 [(3,8),(5,5),(5,8),(4,9),(5,4),(5,7),(3,9),(5,6),(5,3),(5,9),(6,3),(2,8)] D [] [] [] [] [((5,3),(6,3)),((3,9),(4,9)),((5,4),(5,3)),((5,9),(5,8)),((4,9),(5,9)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,8),(5,7)),((3,8),(3,9)),((5,7),(5,6))] [] none
DISCARD 12815 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12816 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 12817 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 12818 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 12819 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 12820 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12821 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12822 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 12823 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 12824 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 12825 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12826 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 12827 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 12828 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12829 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 12830 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 12831 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 12832 [(2,10),(3,10)] D [12803] [] [] [] [((2,10),(3,10))] [12832,12833,12834,12835] CONDITIONAL_S
Y_MEAS 12833 [(3,10)] HALF_D_PLUS_2 [12803] [] [] [] [] [12832,12833,12834,12835] CONDITIONAL_S
IDLE 12834 [(2,10)] HALF_D_PLUS_2 [12803] [] [] [] [] [12832,12833,12834,12835] CONDITIONAL_S
DISCARD 12835 [(3,10)] 0 [12803] [] [] [] [] [12832,12833,12834,12835] CONDITIONAL_S
INJECT_T 12836 [(4,0)] D [] [] [] [] [] [] none
MERGE 12837 [(4,0),(5,1),(4,2),(5,0),(5,2)] D [] [12848,12849,12850,12851] [] [] [((4,0),(5,0)),((5,0),(5,1)),((5,1),(5,2)),((5,2),(4,2))] [] none
DISCARD 12838 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 12839 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 12840 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 12841 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12842 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 12843 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 12844 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 12845 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 12846 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 12847 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 12848 [(4,2),(5,2)] D [12837] [] [] [] [((4,2),(5,2))] [12848,12849,12850,12851] CONDITIONAL_S
Y_MEAS 12849 [(5,2)] HALF_D_PLUS_2 [12837] [] [] [] [] [12848,12849,12850,12851] CONDITIONAL_S
IDLE 12850 [(4,2)] HALF_D_PLUS_2 [12837] [] [] [] [] [12848,12849,12850,12851] CONDITIONAL_S
DISCARD 12851 [(5,2)] 0 [12837] [] [] [] [] [12848,12849,12850,12851] CONDITIONAL_S
MERGE 12852 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12852,12853,12854,12855] CONDITIONAL_S
Y_MEAS 12853 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12852,12853,12854,12855] CONDITIONAL_S
IDLE 12854 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12852,12853,12854,12855] CONDITIONAL_S
DISCARD 12855 [(7,6)] 0 [] [] [] [] [] [12852,12853,12854,12855] CONDITIONAL_S
MERGE 12856 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12856,12857,12858,12859] CONDITIONAL_S
Y_MEAS 12857 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12856,12857,12858,12859] CONDITIONAL_S
IDLE 12858 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12856,12857,12858,12859] CONDITIONAL_S
DISCARD 12859 [(3,10)] 0 [] [] [] [] [] [12856,12857,12858,12859] CONDITIONAL_S
MERGE 12860 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [12860,12861,12862,12863] CONDITIONAL_S
Y_MEAS 12861 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [12860,12861,12862,12863] CONDITIONAL_S
IDLE 12862 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [12860,12861,12862,12863] CONDITIONAL_S
DISCARD 12863 [(5,4)] 0 [] [] [] [] [] [12860,12861,12862,12863] CONDITIONAL_S
INJECT_T 12864 [(0,10)] D [] [] [] [] [] [] none
MERGE 12865 [(2,10),(0,10),(1,10)] D [] [12868,12869,12870,12871] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12866 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12867 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12868 [(2,10),(3,10)] D [12865] [] [] [] [((2,10),(3,10))] [12868,12869,12870,12871] CONDITIONAL_S
Y_MEAS 12869 [(3,10)] HALF_D_PLUS_2 [12865] [] [] [] [] [12868,12869,12870,12871] CONDITIONAL_S
IDLE 12870 [(2,10)] HALF_D_PLUS_2 [12865] [] [] [] [] [12868,12869,12870,12871] CONDITIONAL_S
DISCARD 12871 [(3,10)] 0 [12865] [] [] [] [] [12868,12869,12870,12871] CONDITIONAL_S
MERGE 12872 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12872,12873,12874,12875] CONDITIONAL_S
Y_MEAS 12873 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12872,12873,12874,12875] CONDITIONAL_S
IDLE 12874 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12872,12873,12874,12875] CONDITIONAL_S
DISCARD 12875 [(5,2)] 0 [] [] [] [] [] [12872,12873,12874,12875] CONDITIONAL_S
INJECT_T 12876 [(4,0)] D [] [] [] [] [] [] none
MERGE 12877 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12888,12889,12886,12887] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12878 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12879 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12880 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12881 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12882 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12882,12883,12884,12885] CONDITIONAL_S
Y_MEAS 12883 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12882,12883,12884,12885] CONDITIONAL_S
IDLE 12884 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12882,12883,12884,12885] CONDITIONAL_S
DISCARD 12885 [(7,6)] 0 [] [] [] [] [] [12882,12883,12884,12885] CONDITIONAL_S
MERGE 12886 [(4,2),(5,2)] D [12877] [] [] [] [((4,2),(5,2))] [12888,12889,12886,12887] CONDITIONAL_S
Y_MEAS 12887 [(5,2)] HALF_D_PLUS_2 [12877] [] [] [] [] [12888,12889,12886,12887] CONDITIONAL_S
IDLE 12888 [(4,2)] HALF_D_PLUS_2 [12877] [] [] [] [] [12888,12889,12886,12887] CONDITIONAL_S
DISCARD 12889 [(5,2)] 0 [12877] [] [] [] [] [12888,12889,12886,12887] CONDITIONAL_S
MERGE 12890 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12890,12891,12892,12893] CONDITIONAL_S
Y_MEAS 12891 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12890,12891,12892,12893] CONDITIONAL_S
IDLE 12892 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12890,12891,12892,12893] CONDITIONAL_S
DISCARD 12893 [(7,6)] 0 [] [] [] [] [] [12890,12891,12892,12893] CONDITIONAL_S
MERGE 12894 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12896,12897,12894,12895] CONDITIONAL_S
Y_MEAS 12895 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12896,12897,12894,12895] CONDITIONAL_S
IDLE 12896 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12896,12897,12894,12895] CONDITIONAL_S
DISCARD 12897 [(3,10)] 0 [] [] [] [] [] [12896,12897,12894,12895] CONDITIONAL_S
INJECT_T 12898 [(0,10)] D [] [] [] [] [] [] none
MERGE 12899 [(2,10),(0,10),(1,10)] D [] [12912,12909,12910,12911] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12900 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12901 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12902 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12903 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12904 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12905 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12906 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12907 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12908 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 12909 [(2,10),(3,10)] D [12899] [] [] [] [((2,10),(3,10))] [12912,12909,12910,12911] CONDITIONAL_S
Y_MEAS 12910 [(3,10)] HALF_D_PLUS_2 [12899] [] [] [] [] [12912,12909,12910,12911] CONDITIONAL_S
IDLE 12911 [(2,10)] HALF_D_PLUS_2 [12899] [] [] [] [] [12912,12909,12910,12911] CONDITIONAL_S
DISCARD 12912 [(3,10)] 0 [12899] [] [] [] [] [12912,12909,12910,12911] CONDITIONAL_S
MERGE 12913 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12913,12914,12915,12916] CONDITIONAL_S
Y_MEAS 12914 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12913,12914,12915,12916] CONDITIONAL_S
IDLE 12915 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12913,12914,12915,12916] CONDITIONAL_S
DISCARD 12916 [(5,2)] 0 [] [] [] [] [] [12913,12914,12915,12916] CONDITIONAL_S
MERGE 12917 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [12920,12917,12918,12919] CONDITIONAL_S
Y_MEAS 12918 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [12920,12917,12918,12919] CONDITIONAL_S
IDLE 12919 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [12920,12917,12918,12919] CONDITIONAL_S
DISCARD 12920 [(5,4)] 0 [] [] [] [] [] [12920,12917,12918,12919] CONDITIONAL_S
INJECT_T 12921 [(0,4)] D [] [] [] [] [] [] none
MERGE 12922 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [12944,12941,12942,12943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 12923 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12924 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12925 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 12926 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 12927 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12928 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 12929 [(4,0)] D [] [] [] [] [] [] none
MERGE 12930 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12937,12938,12939,12940] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12931 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12932 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12933 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12934 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12935 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 12936 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 12937 [(4,2),(5,2)] D [12930] [] [] [] [((4,2),(5,2))] [12937,12938,12939,12940] CONDITIONAL_S
Y_MEAS 12938 [(5,2)] HALF_D_PLUS_2 [12930] [] [] [] [] [12937,12938,12939,12940] CONDITIONAL_S
IDLE 12939 [(4,2)] HALF_D_PLUS_2 [12930] [] [] [] [] [12937,12938,12939,12940] CONDITIONAL_S
DISCARD 12940 [(5,2)] 0 [12930] [] [] [] [] [12937,12938,12939,12940] CONDITIONAL_S
MERGE 12941 [(4,4),(5,4)] D [12922] [] [] [] [((4,4),(5,4))] [12944,12941,12942,12943] CONDITIONAL_S
Y_MEAS 12942 [(5,4)] HALF_D_PLUS_2 [12922] [] [] [] [] [12944,12941,12942,12943] CONDITIONAL_S
IDLE 12943 [(4,4)] HALF_D_PLUS_2 [12922] [] [] [] [] [12944,12941,12942,12943] CONDITIONAL_S
DISCARD 12944 [(5,4)] 0 [12922] [] [] [] [] [12944,12941,12942,12943] CONDITIONAL_S
MERGE 12945 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12945,12946,12947,12948] CONDITIONAL_S
Y_MEAS 12946 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12945,12946,12947,12948] CONDITIONAL_S
IDLE 12947 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12945,12946,12947,12948] CONDITIONAL_S
DISCARD 12948 [(3,10)] 0 [] [] [] [] [] [12945,12946,12947,12948] CONDITIONAL_S
INJECT_T 12949 [(0,4)] D [] [] [] [] [] [] none
MERGE 12950 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [12976,12973,12974,12975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 12951 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12952 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12953 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 12954 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 12955 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12956 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 12957 [(0,10)] D [] [] [] [] [] [] none
MERGE 12958 [(2,10),(0,10),(1,10)] D [] [12968,12965,12966,12967] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12959 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12960 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 12961 [(0,8)] D [] [] [] [] [] [] none
MERGE 12962 [(0,8),(1,8),(2,8)] D [] [12977,12978,12979,12980] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12963 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12964 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 12965 [(2,10),(3,10)] D [12958] [] [] [] [((2,10),(3,10))] [12968,12965,12966,12967] CONDITIONAL_S
Y_MEAS 12966 [(3,10)] HALF_D_PLUS_2 [12958] [] [] [] [] [12968,12965,12966,12967] CONDITIONAL_S
IDLE 12967 [(2,10)] HALF_D_PLUS_2 [12958] [] [] [] [] [12968,12965,12966,12967] CONDITIONAL_S
DISCARD 12968 [(3,10)] 0 [12958] [] [] [] [] [12968,12965,12966,12967] CONDITIONAL_S
MERGE 12969 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12969,12970,12971,12972] CONDITIONAL_S
Y_MEAS 12970 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12969,12970,12971,12972] CONDITIONAL_S
IDLE 12971 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12969,12970,12971,12972] CONDITIONAL_S
DISCARD 12972 [(5,2)] 0 [] [] [] [] [] [12969,12970,12971,12972] CONDITIONAL_S
MERGE 12973 [(4,4),(5,4)] D [12950] [] [] [] [((4,4),(5,4))] [12976,12973,12974,12975] CONDITIONAL_S
Y_MEAS 12974 [(5,4)] HALF_D_PLUS_2 [12950] [] [] [] [] [12976,12973,12974,12975] CONDITIONAL_S
IDLE 12975 [(4,4)] HALF_D_PLUS_2 [12950] [] [] [] [] [12976,12973,12974,12975] CONDITIONAL_S
DISCARD 12976 [(5,4)] 0 [12950] [] [] [] [] [12976,12973,12974,12975] CONDITIONAL_S
MERGE 12977 [(3,8),(2,8)] D [12962] [] [] [] [((2,8),(3,8))] [12977,12978,12979,12980] CONDITIONAL_S
Y_MEAS 12978 [(3,8)] HALF_D_PLUS_2 [12962] [] [] [] [] [12977,12978,12979,12980] CONDITIONAL_S
IDLE 12979 [(2,8)] HALF_D_PLUS_2 [12962] [] [] [] [] [12977,12978,12979,12980] CONDITIONAL_S
DISCARD 12980 [(3,8)] 0 [12962] [] [] [] [] [12977,12978,12979,12980] CONDITIONAL_S
INJECT_T 12981 [(4,0)] D [] [] [] [] [] [] none
MERGE 12982 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12992,12993,12990,12991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12983 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12984 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12985 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12986 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12987 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12988 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12989 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12990 [(4,2),(5,2)] D [12982] [] [] [] [((4,2),(5,2))] [12992,12993,12990,12991] CONDITIONAL_S
Y_MEAS 12991 [(5,2)] HALF_D_PLUS_2 [12982] [] [] [] [] [12992,12993,12990,12991] CONDITIONAL_S
IDLE 12992 [(4,2)] HALF_D_PLUS_2 [12982] [] [] [] [] [12992,12993,12990,12991] CONDITIONAL_S
DISCARD 12993 [(5,2)] 0 [12982] [] [] [] [] [12992,12993,12990,12991] CONDITIONAL_S
MERGE 12994 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12995 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12996 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 12997 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 12998 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 12999 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 13000 [(2,9)] 0 [] [] [] [] [] [] none
INJECT_T 13001 [(0,4)] D [] [] [] [] [] [] none
MERGE 13002 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13027,13028,13029,13030] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13003 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13004 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13005 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13006 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13007 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13008 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13009 [(0,10)] D [] [] [] [] [] [] none
MERGE 13010 [(2,10),(0,10),(1,10)] D [] [13024,13025,13026,13023] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13011 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13012 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13013 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13014 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13015 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13016 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13017 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13018 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13019 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13020 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13021 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13022 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13023 [(2,10),(3,10)] D [13010] [] [] [] [((2,10),(3,10))] [13024,13025,13026,13023] CONDITIONAL_S
Y_MEAS 13024 [(3,10)] HALF_D_PLUS_2 [13010] [] [] [] [] [13024,13025,13026,13023] CONDITIONAL_S
IDLE 13025 [(2,10)] HALF_D_PLUS_2 [13010] [] [] [] [] [13024,13025,13026,13023] CONDITIONAL_S
DISCARD 13026 [(3,10)] 0 [13010] [] [] [] [] [13024,13025,13026,13023] CONDITIONAL_S
MERGE 13027 [(4,4),(5,4)] D [13002] [] [] [] [((4,4),(5,4))] [13027,13028,13029,13030] CONDITIONAL_S
Y_MEAS 13028 [(5,4)] HALF_D_PLUS_2 [13002] [] [] [] [] [13027,13028,13029,13030] CONDITIONAL_S
IDLE 13029 [(4,4)] HALF_D_PLUS_2 [13002] [] [] [] [] [13027,13028,13029,13030] CONDITIONAL_S
DISCARD 13030 [(5,4)] 0 [13002] [] [] [] [] [13027,13028,13029,13030] CONDITIONAL_S
INJECT_T 13031 [(0,6)] D [] [] [] [] [] [] none
MERGE 13032 [(1,6),(2,6),(0,6)] D [] [13048,13049,13050,13047] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13033 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13034 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 13035 [(0,8)] D [] [] [] [] [] [] none
MERGE 13036 [(0,8),(1,8),(2,8)] D [] [13051,13052,13053,13054] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13037 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13038 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 13039 [(4,0)] D [] [] [] [] [] [] none
MERGE 13040 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13056,13057,13058,13055] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13041 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13042 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13043 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13044 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13045 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13046 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13047 [(2,6),(3,6)] D [13032] [] [] [] [((2,6),(3,6))] [13048,13049,13050,13047] CONDITIONAL_S
Y_MEAS 13048 [(3,6)] HALF_D_PLUS_2 [13032] [] [] [] [] [13048,13049,13050,13047] CONDITIONAL_S
IDLE 13049 [(2,6)] HALF_D_PLUS_2 [13032] [] [] [] [] [13048,13049,13050,13047] CONDITIONAL_S
DISCARD 13050 [(3,6)] 0 [13032] [] [] [] [] [13048,13049,13050,13047] CONDITIONAL_S
MERGE 13051 [(3,8),(2,8)] D [13036] [] [] [] [((2,8),(3,8))] [13051,13052,13053,13054] CONDITIONAL_S
Y_MEAS 13052 [(3,8)] HALF_D_PLUS_2 [13036] [] [] [] [] [13051,13052,13053,13054] CONDITIONAL_S
IDLE 13053 [(2,8)] HALF_D_PLUS_2 [13036] [] [] [] [] [13051,13052,13053,13054] CONDITIONAL_S
DISCARD 13054 [(3,8)] 0 [13036] [] [] [] [] [13051,13052,13053,13054] CONDITIONAL_S
MERGE 13055 [(4,2),(5,2)] D [13040] [] [] [] [((4,2),(5,2))] [13056,13057,13058,13055] CONDITIONAL_S
Y_MEAS 13056 [(5,2)] HALF_D_PLUS_2 [13040] [] [] [] [] [13056,13057,13058,13055] CONDITIONAL_S
IDLE 13057 [(4,2)] HALF_D_PLUS_2 [13040] [] [] [] [] [13056,13057,13058,13055] CONDITIONAL_S
DISCARD 13058 [(5,2)] 0 [13040] [] [] [] [] [13056,13057,13058,13055] CONDITIONAL_S
INJECT_T 13059 [(4,12)] D [] [] [] [] [] [] none
MERGE 13060 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [13074,13075,13076,13077] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 13061 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13062 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 13063 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 13064 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 13065 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 13066 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 13067 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13068 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13069 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13070 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13071 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13072 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13073 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13074 [(4,8),(5,8)] D [13060] [] [] [] [((4,8),(5,8))] [13074,13075,13076,13077] CONDITIONAL_S
Y_MEAS 13075 [(5,8)] HALF_D_PLUS_2 [13060] [] [] [] [] [13074,13075,13076,13077] CONDITIONAL_S
IDLE 13076 [(4,8)] HALF_D_PLUS_2 [13060] [] [] [] [] [13074,13075,13076,13077] CONDITIONAL_S
DISCARD 13077 [(5,8)] 0 [13060] [] [] [] [] [13074,13075,13076,13077] CONDITIONAL_S
INJECT_T 13078 [(0,4)] D [] [] [] [] [] [] none
MERGE 13079 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13097,13098,13099,13100] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13080 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13081 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13082 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13083 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13084 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13085 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13086 [(0,10)] D [] [] [] [] [] [] none
MERGE 13087 [(2,10),(0,10),(1,10)] D [] [13096,13093,13094,13095] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13088 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13089 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13090 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13091 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13092 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13093 [(2,10),(3,10)] D [13087] [] [] [] [((2,10),(3,10))] [13096,13093,13094,13095] CONDITIONAL_S
Y_MEAS 13094 [(3,10)] HALF_D_PLUS_2 [13087] [] [] [] [] [13096,13093,13094,13095] CONDITIONAL_S
IDLE 13095 [(2,10)] HALF_D_PLUS_2 [13087] [] [] [] [] [13096,13093,13094,13095] CONDITIONAL_S
DISCARD 13096 [(3,10)] 0 [13087] [] [] [] [] [13096,13093,13094,13095] CONDITIONAL_S
MERGE 13097 [(4,4),(5,4)] D [13079] [] [] [] [((4,4),(5,4))] [13097,13098,13099,13100] CONDITIONAL_S
Y_MEAS 13098 [(5,4)] HALF_D_PLUS_2 [13079] [] [] [] [] [13097,13098,13099,13100] CONDITIONAL_S
IDLE 13099 [(4,4)] HALF_D_PLUS_2 [13079] [] [] [] [] [13097,13098,13099,13100] CONDITIONAL_S
DISCARD 13100 [(5,4)] 0 [13079] [] [] [] [] [13097,13098,13099,13100] CONDITIONAL_S
MERGE 13101 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13102 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13103 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13104,13105,13106,13103] CONDITIONAL_S
Y_MEAS 13104 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13104,13105,13106,13103] CONDITIONAL_S
IDLE 13105 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13104,13105,13106,13103] CONDITIONAL_S
DISCARD 13106 [(5,2)] 0 [] [] [] [] [] [13104,13105,13106,13103] CONDITIONAL_S
INJECT_T 13107 [(4,0)] D [] [] [] [] [] [] none
MERGE 13108 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13120,13117,13118,13119] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13109 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13110 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13111 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13112 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13113 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [13113,13114,13115,13116] CONDITIONAL_S
Y_MEAS 13114 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [13113,13114,13115,13116] CONDITIONAL_S
IDLE 13115 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [13113,13114,13115,13116] CONDITIONAL_S
DISCARD 13116 [(3,8)] 0 [] [] [] [] [] [13113,13114,13115,13116] CONDITIONAL_S
MERGE 13117 [(4,2),(5,2)] D [13108] [] [] [] [((4,2),(5,2))] [13120,13117,13118,13119] CONDITIONAL_S
Y_MEAS 13118 [(5,2)] HALF_D_PLUS_2 [13108] [] [] [] [] [13120,13117,13118,13119] CONDITIONAL_S
IDLE 13119 [(4,2)] HALF_D_PLUS_2 [13108] [] [] [] [] [13120,13117,13118,13119] CONDITIONAL_S
DISCARD 13120 [(5,2)] 0 [13108] [] [] [] [] [13120,13117,13118,13119] CONDITIONAL_S
INJECT_T 13121 [(0,4)] D [] [] [] [] [] [] none
MERGE 13122 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13155,13156,13157,13158] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13123 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13124 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13125 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13126 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13127 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13128 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13129 [(0,10)] D [] [] [] [] [] [] none
MERGE 13130 [(2,10),(0,10),(1,10)] D [] [13152,13153,13154,13151] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13131 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13132 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13133 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 13134 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13135 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13136 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13137 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 13138 [(3,8),(7,1),(3,4),(8,1),(3,1),(3,7),(6,1),(5,1),(3,3),(3,6),(3,2),(4,1),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,4)),((5,1),(6,1)),((6,1),(7,1)),((3,6),(3,5)),((4,1),(5,1)),((3,1),(4,1)),((3,7),(3,6)),((3,4),(3,3)),((2,8),(3,8)),((7,1),(8,1)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 13139 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13140 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13141 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13142 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13143 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13144 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13145 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13146 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13147 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 13148 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 13149 [(6,1)] 0 [] [] [] [] [] [] none
DISCARD 13150 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 13151 [(2,10),(3,10)] D [13130] [] [] [] [((2,10),(3,10))] [13152,13153,13154,13151] CONDITIONAL_S
Y_MEAS 13152 [(3,10)] HALF_D_PLUS_2 [13130] [] [] [] [] [13152,13153,13154,13151] CONDITIONAL_S
IDLE 13153 [(2,10)] HALF_D_PLUS_2 [13130] [] [] [] [] [13152,13153,13154,13151] CONDITIONAL_S
DISCARD 13154 [(3,10)] 0 [13130] [] [] [] [] [13152,13153,13154,13151] CONDITIONAL_S
MERGE 13155 [(4,4),(5,4)] D [13122] [] [] [] [((4,4),(5,4))] [13155,13156,13157,13158] CONDITIONAL_S
Y_MEAS 13156 [(5,4)] HALF_D_PLUS_2 [13122] [] [] [] [] [13155,13156,13157,13158] CONDITIONAL_S
IDLE 13157 [(4,4)] HALF_D_PLUS_2 [13122] [] [] [] [] [13155,13156,13157,13158] CONDITIONAL_S
DISCARD 13158 [(5,4)] 0 [13122] [] [] [] [] [13155,13156,13157,13158] CONDITIONAL_S
MERGE 13159 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 13160 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 13161 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 13162 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13163 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 13164 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 13165 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 13166 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 13167 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 13168 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [13168,13169,13170,13171] CONDITIONAL_S
Y_MEAS 13169 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [13168,13169,13170,13171] CONDITIONAL_S
IDLE 13170 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [13168,13169,13170,13171] CONDITIONAL_S
DISCARD 13171 [(3,8)] 0 [] [] [] [] [] [13168,13169,13170,13171] CONDITIONAL_S
MERGE 13172 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 13173 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13174 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13175 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13176 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 13177 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13177,13178,13179,13180] CONDITIONAL_S
Y_MEAS 13178 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13177,13178,13179,13180] CONDITIONAL_S
IDLE 13179 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13177,13178,13179,13180] CONDITIONAL_S
DISCARD 13180 [(5,2)] 0 [] [] [] [] [] [13177,13178,13179,13180] CONDITIONAL_S
INJECT_T 13181 [(4,0)] D [] [] [] [] [] [] none
MERGE 13182 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13196,13197,13198,13199] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13183 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13184 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13185 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13186 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13187 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 13188 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 13189 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 13190 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13191 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13192 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [13192,13193,13194,13195] CONDITIONAL_S
Y_MEAS 13193 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [13192,13193,13194,13195] CONDITIONAL_S
IDLE 13194 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [13192,13193,13194,13195] CONDITIONAL_S
DISCARD 13195 [(3,10)] 0 [] [] [] [] [] [13192,13193,13194,13195] CONDITIONAL_S
MERGE 13196 [(4,2),(5,2)] D [13182] [] [] [] [((4,2),(5,2))] [13196,13197,13198,13199] CONDITIONAL_S
Y_MEAS 13197 [(5,2)] HALF_D_PLUS_2 [13182] [] [] [] [] [13196,13197,13198,13199] CONDITIONAL_S
IDLE 13198 [(4,2)] HALF_D_PLUS_2 [13182] [] [] [] [] [13196,13197,13198,13199] CONDITIONAL_S
DISCARD 13199 [(5,2)] 0 [13182] [] [] [] [] [13196,13197,13198,13199] CONDITIONAL_S
MERGE 13200 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13200,13201,13202,13203] CONDITIONAL_S
Y_MEAS 13201 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13200,13201,13202,13203] CONDITIONAL_S
IDLE 13202 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13200,13201,13202,13203] CONDITIONAL_S
DISCARD 13203 [(5,4)] 0 [] [] [] [] [] [13200,13201,13202,13203] CONDITIONAL_S
INJECT_T 13204 [(0,4)] D [] [] [] [] [] [] none
MERGE 13205 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13224,13225,13222,13223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13206 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13207 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13208 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13209 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13210 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13211 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13212 [(0,10)] D [] [] [] [] [] [] none
MERGE 13213 [(2,10),(0,10),(1,10)] D [] [13218,13219,13220,13221] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13214 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13215 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13216 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13217 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13218 [(2,10),(3,10)] D [13213] [] [] [] [((2,10),(3,10))] [13218,13219,13220,13221] CONDITIONAL_S
Y_MEAS 13219 [(3,10)] HALF_D_PLUS_2 [13213] [] [] [] [] [13218,13219,13220,13221] CONDITIONAL_S
IDLE 13220 [(2,10)] HALF_D_PLUS_2 [13213] [] [] [] [] [13218,13219,13220,13221] CONDITIONAL_S
DISCARD 13221 [(3,10)] 0 [13213] [] [] [] [] [13218,13219,13220,13221] CONDITIONAL_S
MERGE 13222 [(4,4),(5,4)] D [13205] [] [] [] [((4,4),(5,4))] [13224,13225,13222,13223] CONDITIONAL_S
Y_MEAS 13223 [(5,4)] HALF_D_PLUS_2 [13205] [] [] [] [] [13224,13225,13222,13223] CONDITIONAL_S
IDLE 13224 [(4,4)] HALF_D_PLUS_2 [13205] [] [] [] [] [13224,13225,13222,13223] CONDITIONAL_S
DISCARD 13225 [(5,4)] 0 [13205] [] [] [] [] [13224,13225,13222,13223] CONDITIONAL_S
INJECT_T 13226 [(4,0)] D [] [] [] [] [] [] none
MERGE 13227 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13236,13237,13238,13239] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13228 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13229 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13230 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13231 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13232 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13232,13233,13234,13235] CONDITIONAL_S
Y_MEAS 13233 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13232,13233,13234,13235] CONDITIONAL_S
IDLE 13234 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13232,13233,13234,13235] CONDITIONAL_S
DISCARD 13235 [(7,8)] 0 [] [] [] [] [] [13232,13233,13234,13235] CONDITIONAL_S
MERGE 13236 [(4,2),(5,2)] D [13227] [] [] [] [((4,2),(5,2))] [13236,13237,13238,13239] CONDITIONAL_S
Y_MEAS 13237 [(5,2)] HALF_D_PLUS_2 [13227] [] [] [] [] [13236,13237,13238,13239] CONDITIONAL_S
IDLE 13238 [(4,2)] HALF_D_PLUS_2 [13227] [] [] [] [] [13236,13237,13238,13239] CONDITIONAL_S
DISCARD 13239 [(5,2)] 0 [13227] [] [] [] [] [13236,13237,13238,13239] CONDITIONAL_S
INJECT_T 13240 [(0,4)] D [] [] [] [] [] [] none
MERGE 13241 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13260,13261,13262,13263] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13242 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13243 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13244 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13245 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13246 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13247 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13248 [(0,10)] D [] [] [] [] [] [] none
MERGE 13249 [(2,10),(0,10),(1,10)] D [] [13256,13257,13258,13259] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13250 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13251 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 13252 [(0,6)] D [] [] [] [] [] [] none
MERGE 13253 [(1,6),(2,6),(0,6)] D [] [13264,13265,13266,13267] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13254 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13255 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13256 [(2,10),(3,10)] D [13249] [] [] [] [((2,10),(3,10))] [13256,13257,13258,13259] CONDITIONAL_S
Y_MEAS 13257 [(3,10)] HALF_D_PLUS_2 [13249] [] [] [] [] [13256,13257,13258,13259] CONDITIONAL_S
IDLE 13258 [(2,10)] HALF_D_PLUS_2 [13249] [] [] [] [] [13256,13257,13258,13259] CONDITIONAL_S
DISCARD 13259 [(3,10)] 0 [13249] [] [] [] [] [13256,13257,13258,13259] CONDITIONAL_S
MERGE 13260 [(4,4),(5,4)] D [13241] [] [] [] [((4,4),(5,4))] [13260,13261,13262,13263] CONDITIONAL_S
Y_MEAS 13261 [(5,4)] HALF_D_PLUS_2 [13241] [] [] [] [] [13260,13261,13262,13263] CONDITIONAL_S
IDLE 13262 [(4,4)] HALF_D_PLUS_2 [13241] [] [] [] [] [13260,13261,13262,13263] CONDITIONAL_S
DISCARD 13263 [(5,4)] 0 [13241] [] [] [] [] [13260,13261,13262,13263] CONDITIONAL_S
MERGE 13264 [(2,6),(3,6)] D [13253] [] [] [] [((2,6),(3,6))] [13264,13265,13266,13267] CONDITIONAL_S
Y_MEAS 13265 [(3,6)] HALF_D_PLUS_2 [13253] [] [] [] [] [13264,13265,13266,13267] CONDITIONAL_S
IDLE 13266 [(2,6)] HALF_D_PLUS_2 [13253] [] [] [] [] [13264,13265,13266,13267] CONDITIONAL_S
DISCARD 13267 [(3,6)] 0 [13253] [] [] [] [] [13264,13265,13266,13267] CONDITIONAL_S
MERGE 13268 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 13269 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13270 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 13271 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13272 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13273 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 13274 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13275 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 13276 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13276,13277,13278,13279] CONDITIONAL_S
Y_MEAS 13277 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13276,13277,13278,13279] CONDITIONAL_S
IDLE 13278 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13276,13277,13278,13279] CONDITIONAL_S
DISCARD 13279 [(7,8)] 0 [] [] [] [] [] [13276,13277,13278,13279] CONDITIONAL_S
MERGE 13280 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 13281 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 13282 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 13283 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13284 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13285 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13286 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 13287 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13288,13289,13290,13287] CONDITIONAL_S
Y_MEAS 13288 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13288,13289,13290,13287] CONDITIONAL_S
IDLE 13289 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13288,13289,13290,13287] CONDITIONAL_S
DISCARD 13290 [(5,2)] 0 [] [] [] [] [] [13288,13289,13290,13287] CONDITIONAL_S
INJECT_T 13291 [(0,10)] D [] [] [] [] [] [] none
MERGE 13292 [(2,10),(0,10),(1,10)] D [] [13328,13329,13326,13327] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13293 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13294 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13295 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 13296 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13297 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13298 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13299 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 13300 [(3,8),(7,1),(3,4),(4,3),(8,1),(3,7),(7,3),(3,3),(7,2),(3,6),(5,3),(6,3),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,4)),((5,3),(6,3)),((7,3),(7,2)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,4),(3,3)),((2,8),(3,8)),((7,1),(8,1)),((6,3),(7,3)),((3,3),(4,3)),((7,2),(7,1)),((3,8),(3,7))] [] none
DISCARD 13301 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13302 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13303 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13304 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13305 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13306 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13307 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 13308 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 13309 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 13310 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 13311 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 13312 [(7,1)] 0 [] [] [] [] [] [] none
INJECT_T 13313 [(4,0)] D [] [] [] [] [] [] none
MERGE 13314 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13330,13331,13332,13333] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13315 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13316 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13317 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13318 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13319 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 13320 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 13321 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 13322 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 13323 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 13324 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13325 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 13326 [(2,10),(3,10)] D [13292] [] [] [] [((2,10),(3,10))] [13328,13329,13326,13327] CONDITIONAL_S
Y_MEAS 13327 [(3,10)] HALF_D_PLUS_2 [13292] [] [] [] [] [13328,13329,13326,13327] CONDITIONAL_S
IDLE 13328 [(2,10)] HALF_D_PLUS_2 [13292] [] [] [] [] [13328,13329,13326,13327] CONDITIONAL_S
DISCARD 13329 [(3,10)] 0 [13292] [] [] [] [] [13328,13329,13326,13327] CONDITIONAL_S
MERGE 13330 [(4,2),(5,2)] D [13314] [] [] [] [((4,2),(5,2))] [13330,13331,13332,13333] CONDITIONAL_S
Y_MEAS 13331 [(5,2)] HALF_D_PLUS_2 [13314] [] [] [] [] [13330,13331,13332,13333] CONDITIONAL_S
IDLE 13332 [(4,2)] HALF_D_PLUS_2 [13314] [] [] [] [] [13330,13331,13332,13333] CONDITIONAL_S
DISCARD 13333 [(5,2)] 0 [13314] [] [] [] [] [13330,13331,13332,13333] CONDITIONAL_S
MERGE 13334 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13336,13337,13334,13335] CONDITIONAL_S
Y_MEAS 13335 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13336,13337,13334,13335] CONDITIONAL_S
IDLE 13336 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13336,13337,13334,13335] CONDITIONAL_S
DISCARD 13337 [(5,4)] 0 [] [] [] [] [] [13336,13337,13334,13335] CONDITIONAL_S
MERGE 13338 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13338,13339,13340,13341] CONDITIONAL_S
Y_MEAS 13339 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13338,13339,13340,13341] CONDITIONAL_S
IDLE 13340 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13338,13339,13340,13341] CONDITIONAL_S
DISCARD 13341 [(7,8)] 0 [] [] [] [] [] [13338,13339,13340,13341] CONDITIONAL_S
MERGE 13342 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 13343 [(8,1)] 0 [] [] [] [] [] [] none
INJECT_T 13344 [(0,4)] D [] [] [] [] [] [] none
MERGE 13345 [(2,4),(0,4),(1,4)] D [] [13371,13372,13373,13374] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13346 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13347 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13348 [(0,6)] D [] [] [] [] [] [] none
MERGE 13349 [(1,6),(2,6),(0,6)] D [] [13376,13377,13378,13375] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13350 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13351 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13352 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 13353 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 13354 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 13355 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 13356 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 13357 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 13358 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13359 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 13360 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 13361 [(0,8)] D [] [] [] [] [] [] none
MERGE 13362 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [13392,13393,13390,13391] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 13363 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13364 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13365 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 13366 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13367 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13368 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 13369 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 13370 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 13371 [(2,4),(3,4)] D [13345] [] [] [] [((2,4),(3,4))] [13371,13372,13373,13374] CONDITIONAL_S
Y_MEAS 13372 [(3,4)] HALF_D_PLUS_2 [13345] [] [] [] [] [13371,13372,13373,13374] CONDITIONAL_S
IDLE 13373 [(2,4)] HALF_D_PLUS_2 [13345] [] [] [] [] [13371,13372,13373,13374] CONDITIONAL_S
DISCARD 13374 [(3,4)] 0 [13345] [] [] [] [] [13371,13372,13373,13374] CONDITIONAL_S
MERGE 13375 [(2,6),(3,6)] D [13349] [] [] [] [((2,6),(3,6))] [13376,13377,13378,13375] CONDITIONAL_S
Y_MEAS 13376 [(3,6)] HALF_D_PLUS_2 [13349] [] [] [] [] [13376,13377,13378,13375] CONDITIONAL_S
IDLE 13377 [(2,6)] HALF_D_PLUS_2 [13349] [] [] [] [] [13376,13377,13378,13375] CONDITIONAL_S
DISCARD 13378 [(3,6)] 0 [13349] [] [] [] [] [13376,13377,13378,13375] CONDITIONAL_S
MERGE 13379 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 13380 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13381 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13382 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13383 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 13384 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13384,13385,13386,13387] CONDITIONAL_S
Y_MEAS 13385 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13384,13385,13386,13387] CONDITIONAL_S
IDLE 13386 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13384,13385,13386,13387] CONDITIONAL_S
DISCARD 13387 [(5,4)] 0 [] [] [] [] [] [13384,13385,13386,13387] CONDITIONAL_S
MERGE 13388 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 13389 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 13390 [(4,6),(5,6)] D [13362] [] [] [] [((4,6),(5,6))] [13392,13393,13390,13391] CONDITIONAL_S
Y_MEAS 13391 [(5,6)] HALF_D_PLUS_2 [13362] [] [] [] [] [13392,13393,13390,13391] CONDITIONAL_S
IDLE 13392 [(4,6)] HALF_D_PLUS_2 [13362] [] [] [] [] [13392,13393,13390,13391] CONDITIONAL_S
DISCARD 13393 [(5,6)] 0 [13362] [] [] [] [] [13392,13393,13390,13391] CONDITIONAL_S
MERGE 13394 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 13395 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13396 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 13397 [(4,0)] D [] [] [] [] [] [] none
MERGE 13398 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13408,13409,13410,13407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13399 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13400 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13401 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13402 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13403 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [13403,13404,13405,13406] CONDITIONAL_S
Y_MEAS 13404 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [13403,13404,13405,13406] CONDITIONAL_S
IDLE 13405 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [13403,13404,13405,13406] CONDITIONAL_S
DISCARD 13406 [(3,10)] 0 [] [] [] [] [] [13403,13404,13405,13406] CONDITIONAL_S
MERGE 13407 [(4,2),(5,2)] D [13398] [] [] [] [((4,2),(5,2))] [13408,13409,13410,13407] CONDITIONAL_S
Y_MEAS 13408 [(5,2)] HALF_D_PLUS_2 [13398] [] [] [] [] [13408,13409,13410,13407] CONDITIONAL_S
IDLE 13409 [(4,2)] HALF_D_PLUS_2 [13398] [] [] [] [] [13408,13409,13410,13407] CONDITIONAL_S
DISCARD 13410 [(5,2)] 0 [13398] [] [] [] [] [13408,13409,13410,13407] CONDITIONAL_S
MERGE 13411 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 13412 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 13413 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13416,13413,13414,13415] CONDITIONAL_S
Y_MEAS 13414 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13416,13413,13414,13415] CONDITIONAL_S
IDLE 13415 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13416,13413,13414,13415] CONDITIONAL_S
DISCARD 13416 [(7,8)] 0 [] [] [] [] [] [13416,13413,13414,13415] CONDITIONAL_S
INJECT_T 13417 [(0,10)] D [] [] [] [] [] [] none
MERGE 13418 [(2,10),(0,10),(1,10)] D [] [13425,13426,13427,13428] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13419 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13420 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 13421 [(0,8)] D [] [] [] [] [] [] none
MERGE 13422 [(0,8),(1,8),(2,8)] D [] [13432,13429,13430,13431] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13423 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13424 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 13425 [(2,10),(3,10)] D [13418] [] [] [] [((2,10),(3,10))] [13425,13426,13427,13428] CONDITIONAL_S
Y_MEAS 13426 [(3,10)] HALF_D_PLUS_2 [13418] [] [] [] [] [13425,13426,13427,13428] CONDITIONAL_S
IDLE 13427 [(2,10)] HALF_D_PLUS_2 [13418] [] [] [] [] [13425,13426,13427,13428] CONDITIONAL_S
DISCARD 13428 [(3,10)] 0 [13418] [] [] [] [] [13425,13426,13427,13428] CONDITIONAL_S
MERGE 13429 [(3,8),(2,8)] D [13422] [] [] [] [((2,8),(3,8))] [13432,13429,13430,13431] CONDITIONAL_S
Y_MEAS 13430 [(3,8)] HALF_D_PLUS_2 [13422] [] [] [] [] [13432,13429,13430,13431] CONDITIONAL_S
IDLE 13431 [(2,8)] HALF_D_PLUS_2 [13422] [] [] [] [] [13432,13429,13430,13431] CONDITIONAL_S
DISCARD 13432 [(3,8)] 0 [13422] [] [] [] [] [13432,13429,13430,13431] CONDITIONAL_S
MERGE 13433 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13433,13434,13435,13436] CONDITIONAL_S
Y_MEAS 13434 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13433,13434,13435,13436] CONDITIONAL_S
IDLE 13435 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13433,13434,13435,13436] CONDITIONAL_S
DISCARD 13436 [(5,4)] 0 [] [] [] [] [] [13433,13434,13435,13436] CONDITIONAL_S
INJECT_T 13437 [(0,4)] D [] [] [] [] [] [] none
MERGE 13438 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13458,13459,13460,13461] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13439 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13440 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13441 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13442 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13443 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13444 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13445 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [13448,13445,13446,13447] CONDITIONAL_S
Y_MEAS 13446 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [13448,13445,13446,13447] CONDITIONAL_S
IDLE 13447 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [13448,13445,13446,13447] CONDITIONAL_S
DISCARD 13448 [(3,6)] 0 [] [] [] [] [] [13448,13445,13446,13447] CONDITIONAL_S
MERGE 13449 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 13450 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13451 [(1,7)] 0 [] [] [] [] [] [] none
INJECT_T 13452 [(4,0)] D [] [] [] [] [] [] none
MERGE 13453 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13467,13468,13469,13470] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13454 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13455 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13456 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13457 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13458 [(4,4),(5,4)] D [13438] [] [] [] [((4,4),(5,4))] [13458,13459,13460,13461] CONDITIONAL_S
Y_MEAS 13459 [(5,4)] HALF_D_PLUS_2 [13438] [] [] [] [] [13458,13459,13460,13461] CONDITIONAL_S
IDLE 13460 [(4,4)] HALF_D_PLUS_2 [13438] [] [] [] [] [13458,13459,13460,13461] CONDITIONAL_S
DISCARD 13461 [(5,4)] 0 [13438] [] [] [] [] [13458,13459,13460,13461] CONDITIONAL_S
MERGE 13462 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 13463 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 13464 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 13465 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 13466 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 13467 [(4,2),(5,2)] D [13453] [] [] [] [((4,2),(5,2))] [13467,13468,13469,13470] CONDITIONAL_S
Y_MEAS 13468 [(5,2)] HALF_D_PLUS_2 [13453] [] [] [] [] [13467,13468,13469,13470] CONDITIONAL_S
IDLE 13469 [(4,2)] HALF_D_PLUS_2 [13453] [] [] [] [] [13467,13468,13469,13470] CONDITIONAL_S
DISCARD 13470 [(5,2)] 0 [13453] [] [] [] [] [13467,13468,13469,13470] CONDITIONAL_S
MERGE 13471 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13472,13473,13474,13471] CONDITIONAL_S
Y_MEAS 13472 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13472,13473,13474,13471] CONDITIONAL_S
IDLE 13473 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13472,13473,13474,13471] CONDITIONAL_S
DISCARD 13474 [(7,8)] 0 [] [] [] [] [] [13472,13473,13474,13471] CONDITIONAL_S
INJECT_T 13475 [(0,10)] D [] [] [] [] [] [] none
MERGE 13476 [(2,10),(0,10),(1,10)] D [] [13488,13489,13486,13487] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13477 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13478 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13479 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 13480 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 13481 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13482 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13483 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13484 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13485 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13486 [(2,10),(3,10)] D [13476] [] [] [] [((2,10),(3,10))] [13488,13489,13486,13487] CONDITIONAL_S
Y_MEAS 13487 [(3,10)] HALF_D_PLUS_2 [13476] [] [] [] [] [13488,13489,13486,13487] CONDITIONAL_S
IDLE 13488 [(2,10)] HALF_D_PLUS_2 [13476] [] [] [] [] [13488,13489,13486,13487] CONDITIONAL_S
DISCARD 13489 [(3,10)] 0 [13476] [] [] [] [] [13488,13489,13486,13487] CONDITIONAL_S
MERGE 13490 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13490,13491,13492,13493] CONDITIONAL_S
Y_MEAS 13491 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13490,13491,13492,13493] CONDITIONAL_S
IDLE 13492 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13490,13491,13492,13493] CONDITIONAL_S
DISCARD 13493 [(7,8)] 0 [] [] [] [] [] [13490,13491,13492,13493] CONDITIONAL_S
MERGE 13494 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13495 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13496 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13497 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13498 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 13499 [(0,6)] D [] [] [] [] [] [] none
MERGE 13500 [(1,6),(2,6),(0,6)] D [] [13512,13509,13510,13511] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13501 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13502 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 13503 [(0,8)] D [] [] [] [] [] [] none
MERGE 13504 [(0,8),(1,8),(2,8)] D [] [13513,13514,13515,13516] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13505 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13506 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 13507 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13508 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13509 [(2,6),(3,6)] D [13500] [] [] [] [((2,6),(3,6))] [13512,13509,13510,13511] CONDITIONAL_S
Y_MEAS 13510 [(3,6)] HALF_D_PLUS_2 [13500] [] [] [] [] [13512,13509,13510,13511] CONDITIONAL_S
IDLE 13511 [(2,6)] HALF_D_PLUS_2 [13500] [] [] [] [] [13512,13509,13510,13511] CONDITIONAL_S
DISCARD 13512 [(3,6)] 0 [13500] [] [] [] [] [13512,13509,13510,13511] CONDITIONAL_S
MERGE 13513 [(3,8),(2,8)] D [13504] [] [] [] [((2,8),(3,8))] [13513,13514,13515,13516] CONDITIONAL_S
Y_MEAS 13514 [(3,8)] HALF_D_PLUS_2 [13504] [] [] [] [] [13513,13514,13515,13516] CONDITIONAL_S
IDLE 13515 [(2,8)] HALF_D_PLUS_2 [13504] [] [] [] [] [13513,13514,13515,13516] CONDITIONAL_S
DISCARD 13516 [(3,8)] 0 [13504] [] [] [] [] [13513,13514,13515,13516] CONDITIONAL_S
INJECT_T 13517 [(4,0)] D [] [] [] [] [] [] none
MERGE 13518 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13548,13549,13550,13551] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13519 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13520 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13521 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13522 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13523 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13523,13524,13525,13526] CONDITIONAL_S
Y_MEAS 13524 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13523,13524,13525,13526] CONDITIONAL_S
IDLE 13525 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13523,13524,13525,13526] CONDITIONAL_S
DISCARD 13526 [(5,4)] 0 [] [] [] [] [] [13523,13524,13525,13526] CONDITIONAL_S
INJECT_T 13527 [(4,12)] D [] [] [] [] [] [] none
MERGE 13528 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [13560,13561,13558,13559] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 13529 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13530 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 13531 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 13532 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 13533 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 13534 [(4,12)] 0 [] [] [] [] [] [] none
INJECT_T 13535 [(0,4)] D [] [] [] [] [] [] none
MERGE 13536 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13554,13555,13556,13557] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13537 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13538 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13539 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13540 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13541 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13542 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13543 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13544 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13545 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13546 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13547 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13548 [(4,2),(5,2)] D [13518] [] [] [] [((4,2),(5,2))] [13548,13549,13550,13551] CONDITIONAL_S
Y_MEAS 13549 [(5,2)] HALF_D_PLUS_2 [13518] [] [] [] [] [13548,13549,13550,13551] CONDITIONAL_S
IDLE 13550 [(4,2)] HALF_D_PLUS_2 [13518] [] [] [] [] [13548,13549,13550,13551] CONDITIONAL_S
DISCARD 13551 [(5,2)] 0 [13518] [] [] [] [] [13548,13549,13550,13551] CONDITIONAL_S
MERGE 13552 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13553 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13554 [(4,4),(5,4)] D [13536] [] [] [] [((4,4),(5,4))] [13554,13555,13556,13557] CONDITIONAL_S
Y_MEAS 13555 [(5,4)] HALF_D_PLUS_2 [13536] [] [] [] [] [13554,13555,13556,13557] CONDITIONAL_S
IDLE 13556 [(4,4)] HALF_D_PLUS_2 [13536] [] [] [] [] [13554,13555,13556,13557] CONDITIONAL_S
DISCARD 13557 [(5,4)] 0 [13536] [] [] [] [] [13554,13555,13556,13557] CONDITIONAL_S
MERGE 13558 [(4,8),(5,8)] D [13528] [] [] [] [((4,8),(5,8))] [13560,13561,13558,13559] CONDITIONAL_S
Y_MEAS 13559 [(5,8)] HALF_D_PLUS_2 [13528] [] [] [] [] [13560,13561,13558,13559] CONDITIONAL_S
IDLE 13560 [(4,8)] HALF_D_PLUS_2 [13528] [] [] [] [] [13560,13561,13558,13559] CONDITIONAL_S
DISCARD 13561 [(5,8)] 0 [13528] [] [] [] [] [13560,13561,13558,13559] CONDITIONAL_S
MERGE 13562 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13563 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13564 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13565 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [13568,13565,13566,13567] CONDITIONAL_S
Y_MEAS 13566 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [13568,13565,13566,13567] CONDITIONAL_S
IDLE 13567 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [13568,13565,13566,13567] CONDITIONAL_S
DISCARD 13568 [(3,10)] 0 [] [] [] [] [] [13568,13565,13566,13567] CONDITIONAL_S
INJECT_T 13569 [(0,10)] D [] [] [] [] [] [] none
MERGE 13570 [(2,10),(0,10),(1,10)] D [] [13576,13577,13578,13575] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13571 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13572 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13573 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13574 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13575 [(2,10),(3,10)] D [13570] [] [] [] [((2,10),(3,10))] [13576,13577,13578,13575] CONDITIONAL_S
Y_MEAS 13576 [(3,10)] HALF_D_PLUS_2 [13570] [] [] [] [] [13576,13577,13578,13575] CONDITIONAL_S
IDLE 13577 [(2,10)] HALF_D_PLUS_2 [13570] [] [] [] [] [13576,13577,13578,13575] CONDITIONAL_S
DISCARD 13578 [(3,10)] 0 [13570] [] [] [] [] [13576,13577,13578,13575] CONDITIONAL_S
INJECT_T 13579 [(4,0)] D [] [] [] [] [] [] none
MERGE 13580 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13585,13586,13587,13588] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13581 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13582 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13583 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13584 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13585 [(4,2),(5,2)] D [13580] [] [] [] [((4,2),(5,2))] [13585,13586,13587,13588] CONDITIONAL_S
Y_MEAS 13586 [(5,2)] HALF_D_PLUS_2 [13580] [] [] [] [] [13585,13586,13587,13588] CONDITIONAL_S
IDLE 13587 [(4,2)] HALF_D_PLUS_2 [13580] [] [] [] [] [13585,13586,13587,13588] CONDITIONAL_S
DISCARD 13588 [(5,2)] 0 [13580] [] [] [] [] [13585,13586,13587,13588] CONDITIONAL_S
MERGE 13589 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [13592,13589,13590,13591] CONDITIONAL_S
Y_MEAS 13590 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [13592,13589,13590,13591] CONDITIONAL_S
IDLE 13591 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [13592,13589,13590,13591] CONDITIONAL_S
DISCARD 13592 [(3,8)] 0 [] [] [] [] [] [13592,13589,13590,13591] CONDITIONAL_S
MERGE 13593 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13593,13594,13595,13596] CONDITIONAL_S
Y_MEAS 13594 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13593,13594,13595,13596] CONDITIONAL_S
IDLE 13595 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13593,13594,13595,13596] CONDITIONAL_S
DISCARD 13596 [(5,4)] 0 [] [] [] [] [] [13593,13594,13595,13596] CONDITIONAL_S
INJECT_T 13597 [(0,4)] D [] [] [] [] [] [] none
MERGE 13598 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13625,13626,13627,13628] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13599 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13600 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13601 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13602 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13603 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13604 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13605 [(3,8),(4,9),(3,9),(5,9),(6,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((4,9),(5,9)),((2,8),(3,8)),((5,9),(6,9)),((3,8),(3,9))] [] none
DISCARD 13606 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13607 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 13608 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 13609 [(5,9)] 0 [] [] [] [] [] [] none
INJECT_T 13610 [(0,10)] D [] [] [] [] [] [] none
MERGE 13611 [(2,10),(0,10),(1,10)] D [] [13634,13635,13636,13637] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13612 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13613 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13614 [(7,4),(3,8),(5,5),(6,5),(3,7),(7,3),(8,3),(4,5),(3,6),(7,5),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,5),(6,5)),((3,6),(3,5)),((3,7),(3,6)),((6,5),(7,5)),((7,4),(7,3)),((2,8),(3,8)),((7,3),(8,3)),((3,5),(4,5)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 13615 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13616 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13617 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13618 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13619 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 13620 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 13621 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 13622 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 13623 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 13624 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 13625 [(4,4),(5,4)] D [13598] [] [] [] [((4,4),(5,4))] [13625,13626,13627,13628] CONDITIONAL_S
Y_MEAS 13626 [(5,4)] HALF_D_PLUS_2 [13598] [] [] [] [] [13625,13626,13627,13628] CONDITIONAL_S
IDLE 13627 [(4,4)] HALF_D_PLUS_2 [13598] [] [] [] [] [13625,13626,13627,13628] CONDITIONAL_S
DISCARD 13628 [(5,4)] 0 [13598] [] [] [] [] [13625,13626,13627,13628] CONDITIONAL_S
MERGE 13629 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 13630 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 13631 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 13632 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13633 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 13634 [(2,10),(3,10)] D [13611] [] [] [] [((2,10),(3,10))] [13634,13635,13636,13637] CONDITIONAL_S
Y_MEAS 13635 [(3,10)] HALF_D_PLUS_2 [13611] [] [] [] [] [13634,13635,13636,13637] CONDITIONAL_S
IDLE 13636 [(2,10)] HALF_D_PLUS_2 [13611] [] [] [] [] [13634,13635,13636,13637] CONDITIONAL_S
DISCARD 13637 [(3,10)] 0 [13611] [] [] [] [] [13634,13635,13636,13637] CONDITIONAL_S
MERGE 13638 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 13639 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 13640 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 13641 [(2,7)] 0 [] [] [] [] [] [] none
INJECT_T 13642 [(4,0)] D [] [] [] [] [] [] none
MERGE 13643 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13652,13653,13654,13655] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13644 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13645 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13646 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13647 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13648 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [13648,13649,13650,13651] CONDITIONAL_S
Y_MEAS 13649 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [13648,13649,13650,13651] CONDITIONAL_S
IDLE 13650 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [13648,13649,13650,13651] CONDITIONAL_S
DISCARD 13651 [(3,8)] 0 [] [] [] [] [] [13648,13649,13650,13651] CONDITIONAL_S
MERGE 13652 [(4,2),(5,2)] D [13643] [] [] [] [((4,2),(5,2))] [13652,13653,13654,13655] CONDITIONAL_S
Y_MEAS 13653 [(5,2)] HALF_D_PLUS_2 [13643] [] [] [] [] [13652,13653,13654,13655] CONDITIONAL_S
IDLE 13654 [(4,2)] HALF_D_PLUS_2 [13643] [] [] [] [] [13652,13653,13654,13655] CONDITIONAL_S
DISCARD 13655 [(5,2)] 0 [13643] [] [] [] [] [13652,13653,13654,13655] CONDITIONAL_S
MERGE 13656 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 13657 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13658 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13659 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13660 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 13661 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13662 [(5,9)] 0 [] [] [] [] [] [] none
INJECT_T 13663 [(0,4)] D [] [] [] [] [] [] none
MERGE 13664 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13683,13684,13685,13686] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13665 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13666 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13667 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13668 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13669 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13670 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13671 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 13672 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 13673 [(0,10)] D [] [] [] [] [] [] none
MERGE 13674 [(2,10),(0,10),(1,10)] D [] [13692,13693,13694,13695] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13675 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13676 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13677 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 13678 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13679 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 13680 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 13681 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13682 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13683 [(4,4),(5,4)] D [13664] [] [] [] [((4,4),(5,4))] [13683,13684,13685,13686] CONDITIONAL_S
Y_MEAS 13684 [(5,4)] HALF_D_PLUS_2 [13664] [] [] [] [] [13683,13684,13685,13686] CONDITIONAL_S
IDLE 13685 [(4,4)] HALF_D_PLUS_2 [13664] [] [] [] [] [13683,13684,13685,13686] CONDITIONAL_S
DISCARD 13686 [(5,4)] 0 [13664] [] [] [] [] [13683,13684,13685,13686] CONDITIONAL_S
MERGE 13687 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 13688 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13689 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 13690 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13691 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13692 [(2,10),(3,10)] D [13674] [] [] [] [((2,10),(3,10))] [13692,13693,13694,13695] CONDITIONAL_S
Y_MEAS 13693 [(3,10)] HALF_D_PLUS_2 [13674] [] [] [] [] [13692,13693,13694,13695] CONDITIONAL_S
IDLE 13694 [(2,10)] HALF_D_PLUS_2 [13674] [] [] [] [] [13692,13693,13694,13695] CONDITIONAL_S
DISCARD 13695 [(3,10)] 0 [13674] [] [] [] [] [13692,13693,13694,13695] CONDITIONAL_S
MERGE 13696 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13697 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 13698 [(4,0)] D [] [] [] [] [] [] none
MERGE 13699 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13706,13707,13708,13709] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13700 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13701 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13702 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13703 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13704 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 13705 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 13706 [(4,2),(5,2)] D [13699] [] [] [] [((4,2),(5,2))] [13706,13707,13708,13709] CONDITIONAL_S
Y_MEAS 13707 [(5,2)] HALF_D_PLUS_2 [13699] [] [] [] [] [13706,13707,13708,13709] CONDITIONAL_S
IDLE 13708 [(4,2)] HALF_D_PLUS_2 [13699] [] [] [] [] [13706,13707,13708,13709] CONDITIONAL_S
DISCARD 13709 [(5,2)] 0 [13699] [] [] [] [] [13706,13707,13708,13709] CONDITIONAL_S
MERGE 13710 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13712,13713,13710,13711] CONDITIONAL_S
Y_MEAS 13711 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13712,13713,13710,13711] CONDITIONAL_S
IDLE 13712 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13712,13713,13710,13711] CONDITIONAL_S
DISCARD 13713 [(7,10)] 0 [] [] [] [] [] [13712,13713,13710,13711] CONDITIONAL_S
INJECT_T 13714 [(0,10)] D [] [] [] [] [] [] none
MERGE 13715 [(2,10),(0,10),(1,10)] D [] [13730,13731,13732,13733] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13716 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13717 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13718 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13720,13721,13718,13719] CONDITIONAL_S
Y_MEAS 13719 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13720,13721,13718,13719] CONDITIONAL_S
IDLE 13720 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13720,13721,13718,13719] CONDITIONAL_S
DISCARD 13721 [(5,4)] 0 [] [] [] [] [] [13720,13721,13718,13719] CONDITIONAL_S
INJECT_T 13722 [(0,4)] D [] [] [] [] [] [] none
MERGE 13723 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13738,13739,13740,13741] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13724 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13725 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13726 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13727 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13728 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13729 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13730 [(2,10),(3,10)] D [13715] [] [] [] [((2,10),(3,10))] [13730,13731,13732,13733] CONDITIONAL_S
Y_MEAS 13731 [(3,10)] HALF_D_PLUS_2 [13715] [] [] [] [] [13730,13731,13732,13733] CONDITIONAL_S
IDLE 13732 [(2,10)] HALF_D_PLUS_2 [13715] [] [] [] [] [13730,13731,13732,13733] CONDITIONAL_S
DISCARD 13733 [(3,10)] 0 [13715] [] [] [] [] [13730,13731,13732,13733] CONDITIONAL_S
MERGE 13734 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13736,13737,13734,13735] CONDITIONAL_S
Y_MEAS 13735 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13736,13737,13734,13735] CONDITIONAL_S
IDLE 13736 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13736,13737,13734,13735] CONDITIONAL_S
DISCARD 13737 [(5,6)] 0 [] [] [] [] [] [13736,13737,13734,13735] CONDITIONAL_S
MERGE 13738 [(4,4),(5,4)] D [13723] [] [] [] [((4,4),(5,4))] [13738,13739,13740,13741] CONDITIONAL_S
Y_MEAS 13739 [(5,4)] HALF_D_PLUS_2 [13723] [] [] [] [] [13738,13739,13740,13741] CONDITIONAL_S
IDLE 13740 [(4,4)] HALF_D_PLUS_2 [13723] [] [] [] [] [13738,13739,13740,13741] CONDITIONAL_S
DISCARD 13741 [(5,4)] 0 [13723] [] [] [] [] [13738,13739,13740,13741] CONDITIONAL_S
MERGE 13742 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13744,13745,13742,13743] CONDITIONAL_S
Y_MEAS 13743 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13744,13745,13742,13743] CONDITIONAL_S
IDLE 13744 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13744,13745,13742,13743] CONDITIONAL_S
DISCARD 13745 [(5,2)] 0 [] [] [] [] [] [13744,13745,13742,13743] CONDITIONAL_S
INJECT_T 13746 [(4,0)] D [] [] [] [] [] [] none
MERGE 13747 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13752,13753,13754,13755] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13748 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13749 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13750 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13751 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13752 [(4,2),(5,2)] D [13747] [] [] [] [((4,2),(5,2))] [13752,13753,13754,13755] CONDITIONAL_S
Y_MEAS 13753 [(5,2)] HALF_D_PLUS_2 [13747] [] [] [] [] [13752,13753,13754,13755] CONDITIONAL_S
IDLE 13754 [(4,2)] HALF_D_PLUS_2 [13747] [] [] [] [] [13752,13753,13754,13755] CONDITIONAL_S
DISCARD 13755 [(5,2)] 0 [13747] [] [] [] [] [13752,13753,13754,13755] CONDITIONAL_S
MERGE 13756 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13756,13757,13758,13759] CONDITIONAL_S
Y_MEAS 13757 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13756,13757,13758,13759] CONDITIONAL_S
IDLE 13758 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13756,13757,13758,13759] CONDITIONAL_S
DISCARD 13759 [(7,10)] 0 [] [] [] [] [] [13756,13757,13758,13759] CONDITIONAL_S
MERGE 13760 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 13761 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13762 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13763 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13764 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 13765 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13766 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 13767 [(3,8),(5,5),(3,7),(5,4),(7,3),(8,3),(4,5),(3,6),(5,3),(6,3),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,3),(6,3)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((2,8),(3,8)),((7,3),(8,3)),((5,5),(5,4)),((6,3),(7,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 13768 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13769 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13770 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13771 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13772 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 13773 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 13774 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 13775 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 13776 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 13777 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 13778 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [13778,13779,13780,13781] CONDITIONAL_S
Y_MEAS 13779 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [13778,13779,13780,13781] CONDITIONAL_S
IDLE 13780 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [13778,13779,13780,13781] CONDITIONAL_S
DISCARD 13781 [(3,10)] 0 [] [] [] [] [] [13778,13779,13780,13781] CONDITIONAL_S
MERGE 13782 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13784,13785,13782,13783] CONDITIONAL_S
Y_MEAS 13783 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13784,13785,13782,13783] CONDITIONAL_S
IDLE 13784 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13784,13785,13782,13783] CONDITIONAL_S
DISCARD 13785 [(5,6)] 0 [] [] [] [] [] [13784,13785,13782,13783] CONDITIONAL_S
MERGE 13786 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 13787 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 13788 [(0,10)] D [] [] [] [] [] [] none
MERGE 13789 [(2,10),(0,10),(1,10)] D [] [13810,13811,13812,13813] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13790 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13791 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13792 [(4,4),(3,4)] D [] [] [] [] [((4,4),(3,4))] [13792,13793,13794,13795] CONDITIONAL_S
Y_MEAS 13793 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13792,13793,13794,13795] CONDITIONAL_S
IDLE 13794 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13792,13793,13794,13795] CONDITIONAL_S
DISCARD 13795 [(3,4)] 0 [] [] [] [] [] [13792,13793,13794,13795] CONDITIONAL_S
MERGE 13796 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13796,13797,13798,13799] CONDITIONAL_S
Y_MEAS 13797 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13796,13797,13798,13799] CONDITIONAL_S
IDLE 13798 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13796,13797,13798,13799] CONDITIONAL_S
DISCARD 13799 [(7,10)] 0 [] [] [] [] [] [13796,13797,13798,13799] CONDITIONAL_S
MERGE 13800 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 13801 [(8,3)] 0 [] [] [] [] [] [] none
INJECT_T 13802 [(0,4)] D [] [] [] [] [] [] none
MERGE 13803 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13820,13821,13822,13823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13804 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13805 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13806 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13807 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13808 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13809 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13810 [(2,10),(3,10)] D [13789] [] [] [] [((2,10),(3,10))] [13810,13811,13812,13813] CONDITIONAL_S
Y_MEAS 13811 [(3,10)] HALF_D_PLUS_2 [13789] [] [] [] [] [13810,13811,13812,13813] CONDITIONAL_S
IDLE 13812 [(2,10)] HALF_D_PLUS_2 [13789] [] [] [] [] [13810,13811,13812,13813] CONDITIONAL_S
DISCARD 13813 [(3,10)] 0 [13789] [] [] [] [] [13810,13811,13812,13813] CONDITIONAL_S
INJECT_T 13814 [(4,0)] D [] [] [] [] [] [] none
MERGE 13815 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13824,13825,13826,13827] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13816 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13817 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13818 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13819 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13820 [(4,4),(5,4)] D [13803] [] [] [] [((4,4),(5,4))] [13820,13821,13822,13823] CONDITIONAL_S
Y_MEAS 13821 [(5,4)] HALF_D_PLUS_2 [13803] [] [] [] [] [13820,13821,13822,13823] CONDITIONAL_S
IDLE 13822 [(4,4)] HALF_D_PLUS_2 [13803] [] [] [] [] [13820,13821,13822,13823] CONDITIONAL_S
DISCARD 13823 [(5,4)] 0 [13803] [] [] [] [] [13820,13821,13822,13823] CONDITIONAL_S
MERGE 13824 [(4,2),(5,2)] D [13815] [] [] [] [((4,2),(5,2))] [13824,13825,13826,13827] CONDITIONAL_S
Y_MEAS 13825 [(5,2)] HALF_D_PLUS_2 [13815] [] [] [] [] [13824,13825,13826,13827] CONDITIONAL_S
IDLE 13826 [(4,2)] HALF_D_PLUS_2 [13815] [] [] [] [] [13824,13825,13826,13827] CONDITIONAL_S
DISCARD 13827 [(5,2)] 0 [13815] [] [] [] [] [13824,13825,13826,13827] CONDITIONAL_S
MERGE 13828 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13828,13829,13830,13831] CONDITIONAL_S
Y_MEAS 13829 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13828,13829,13830,13831] CONDITIONAL_S
IDLE 13830 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13828,13829,13830,13831] CONDITIONAL_S
DISCARD 13831 [(5,6)] 0 [] [] [] [] [] [13828,13829,13830,13831] CONDITIONAL_S
INJECT_T 13832 [(0,10)] D [] [] [] [] [] [] none
MERGE 13833 [(2,10),(0,10),(1,10)] D [] [13840,13841,13842,13843] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13834 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13835 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13836 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13836,13837,13838,13839] CONDITIONAL_S
Y_MEAS 13837 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13836,13837,13838,13839] CONDITIONAL_S
IDLE 13838 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13836,13837,13838,13839] CONDITIONAL_S
DISCARD 13839 [(7,10)] 0 [] [] [] [] [] [13836,13837,13838,13839] CONDITIONAL_S
MERGE 13840 [(2,10),(3,10)] D [13833] [] [] [] [((2,10),(3,10))] [13840,13841,13842,13843] CONDITIONAL_S
Y_MEAS 13841 [(3,10)] HALF_D_PLUS_2 [13833] [] [] [] [] [13840,13841,13842,13843] CONDITIONAL_S
IDLE 13842 [(2,10)] HALF_D_PLUS_2 [13833] [] [] [] [] [13840,13841,13842,13843] CONDITIONAL_S
DISCARD 13843 [(3,10)] 0 [13833] [] [] [] [] [13840,13841,13842,13843] CONDITIONAL_S
INJECT_T 13844 [(0,8)] D [] [] [] [] [] [] none
MERGE 13845 [(0,8),(1,8),(2,8)] D [] [13866,13867,13868,13869] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13846 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13847 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 13848 [(4,0)] D [] [] [] [] [] [] none
MERGE 13849 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13872,13873,13870,13871] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13850 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13851 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13852 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13853 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13854 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13856,13857,13854,13855] CONDITIONAL_S
Y_MEAS 13855 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13856,13857,13854,13855] CONDITIONAL_S
IDLE 13856 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13856,13857,13854,13855] CONDITIONAL_S
DISCARD 13857 [(5,4)] 0 [] [] [] [] [] [13856,13857,13854,13855] CONDITIONAL_S
INJECT_T 13858 [(0,4)] D [] [] [] [] [] [] none
MERGE 13859 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13880,13877,13878,13879] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13860 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13861 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13862 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13863 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13864 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13865 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13866 [(3,8),(2,8)] D [13845] [] [] [] [((2,8),(3,8))] [13866,13867,13868,13869] CONDITIONAL_S
Y_MEAS 13867 [(3,8)] HALF_D_PLUS_2 [13845] [] [] [] [] [13866,13867,13868,13869] CONDITIONAL_S
IDLE 13868 [(2,8)] HALF_D_PLUS_2 [13845] [] [] [] [] [13866,13867,13868,13869] CONDITIONAL_S
DISCARD 13869 [(3,8)] 0 [13845] [] [] [] [] [13866,13867,13868,13869] CONDITIONAL_S
MERGE 13870 [(4,2),(5,2)] D [13849] [] [] [] [((4,2),(5,2))] [13872,13873,13870,13871] CONDITIONAL_S
Y_MEAS 13871 [(5,2)] HALF_D_PLUS_2 [13849] [] [] [] [] [13872,13873,13870,13871] CONDITIONAL_S
IDLE 13872 [(4,2)] HALF_D_PLUS_2 [13849] [] [] [] [] [13872,13873,13870,13871] CONDITIONAL_S
DISCARD 13873 [(5,2)] 0 [13849] [] [] [] [] [13872,13873,13870,13871] CONDITIONAL_S
MERGE 13874 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 13875 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13876 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 13877 [(4,4),(5,4)] D [13859] [] [] [] [((4,4),(5,4))] [13880,13877,13878,13879] CONDITIONAL_S
Y_MEAS 13878 [(5,4)] HALF_D_PLUS_2 [13859] [] [] [] [] [13880,13877,13878,13879] CONDITIONAL_S
IDLE 13879 [(4,4)] HALF_D_PLUS_2 [13859] [] [] [] [] [13880,13877,13878,13879] CONDITIONAL_S
DISCARD 13880 [(5,4)] 0 [13859] [] [] [] [] [13880,13877,13878,13879] CONDITIONAL_S
MERGE 13881 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 13882 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 13883 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 13884 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 13885 [(3,8)] 0 [] [] [] [] [] [] none
INJECT_T 13886 [(0,10)] D [] [] [] [] [] [] none
MERGE 13887 [(2,10),(0,10),(1,10)] D [] [13904,13901,13902,13903] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13888 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13889 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13890 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 13891 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 13892 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13892,13893,13894,13895] CONDITIONAL_S
Y_MEAS 13893 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13892,13893,13894,13895] CONDITIONAL_S
IDLE 13894 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13892,13893,13894,13895] CONDITIONAL_S
DISCARD 13895 [(7,10)] 0 [] [] [] [] [] [13892,13893,13894,13895] CONDITIONAL_S
MERGE 13896 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13897 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13898 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13899 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13900 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13901 [(2,10),(3,10)] D [13887] [] [] [] [((2,10),(3,10))] [13904,13901,13902,13903] CONDITIONAL_S
Y_MEAS 13902 [(3,10)] HALF_D_PLUS_2 [13887] [] [] [] [] [13904,13901,13902,13903] CONDITIONAL_S
IDLE 13903 [(2,10)] HALF_D_PLUS_2 [13887] [] [] [] [] [13904,13901,13902,13903] CONDITIONAL_S
DISCARD 13904 [(3,10)] 0 [13887] [] [] [] [] [13904,13901,13902,13903] CONDITIONAL_S
MERGE 13905 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13906 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13907 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13908 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13909 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13910 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13912,13913,13910,13911] CONDITIONAL_S
Y_MEAS 13911 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13912,13913,13910,13911] CONDITIONAL_S
IDLE 13912 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13912,13913,13910,13911] CONDITIONAL_S
DISCARD 13913 [(7,10)] 0 [] [] [] [] [] [13912,13913,13910,13911] CONDITIONAL_S
INJECT_T 13914 [(0,6)] D [] [] [] [] [] [] none
MERGE 13915 [(1,6),(2,6),(0,6)] D [] [13928,13929,13930,13931] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13916 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13917 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 13918 [(0,8)] D [] [] [] [] [] [] none
MERGE 13919 [(0,8),(1,8),(2,8)] D [] [13932,13933,13934,13935] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13920 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13921 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 13922 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13922,13923,13924,13925] CONDITIONAL_S
Y_MEAS 13923 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13922,13923,13924,13925] CONDITIONAL_S
IDLE 13924 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13922,13923,13924,13925] CONDITIONAL_S
DISCARD 13925 [(5,2)] 0 [] [] [] [] [] [13922,13923,13924,13925] CONDITIONAL_S
MERGE 13926 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13927 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13928 [(2,6),(3,6)] D [13915] [] [] [] [((2,6),(3,6))] [13928,13929,13930,13931] CONDITIONAL_S
Y_MEAS 13929 [(3,6)] HALF_D_PLUS_2 [13915] [] [] [] [] [13928,13929,13930,13931] CONDITIONAL_S
IDLE 13930 [(2,6)] HALF_D_PLUS_2 [13915] [] [] [] [] [13928,13929,13930,13931] CONDITIONAL_S
DISCARD 13931 [(3,6)] 0 [13915] [] [] [] [] [13928,13929,13930,13931] CONDITIONAL_S
MERGE 13932 [(3,8),(2,8)] D [13919] [] [] [] [((2,8),(3,8))] [13932,13933,13934,13935] CONDITIONAL_S
Y_MEAS 13933 [(3,8)] HALF_D_PLUS_2 [13919] [] [] [] [] [13932,13933,13934,13935] CONDITIONAL_S
IDLE 13934 [(2,8)] HALF_D_PLUS_2 [13919] [] [] [] [] [13932,13933,13934,13935] CONDITIONAL_S
DISCARD 13935 [(3,8)] 0 [13919] [] [] [] [] [13932,13933,13934,13935] CONDITIONAL_S
INJECT_T 13936 [(4,0)] D [] [] [] [] [] [] none
MERGE 13937 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13968,13969,13970,13967] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13938 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13939 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13940 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13941 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13942 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13944,13945,13942,13943] CONDITIONAL_S
Y_MEAS 13943 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13944,13945,13942,13943] CONDITIONAL_S
IDLE 13944 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13944,13945,13942,13943] CONDITIONAL_S
DISCARD 13945 [(5,4)] 0 [] [] [] [] [] [13944,13945,13942,13943] CONDITIONAL_S
INJECT_T 13946 [(4,12)] D [] [] [] [] [] [] none
MERGE 13947 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [13984,13981,13982,13983] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 13948 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13949 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 13950 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 13951 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 13952 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 13953 [(4,12)] 0 [] [] [] [] [] [] none
INJECT_T 13954 [(0,4)] D [] [] [] [] [] [] none
MERGE 13955 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13977,13978,13979,13980] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13956 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13957 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13958 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13959 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13960 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13961 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13962 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13963 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13964 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13965 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13966 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13967 [(4,2),(5,2)] D [13937] [] [] [] [((4,2),(5,2))] [13968,13969,13970,13967] CONDITIONAL_S
Y_MEAS 13968 [(5,2)] HALF_D_PLUS_2 [13937] [] [] [] [] [13968,13969,13970,13967] CONDITIONAL_S
IDLE 13969 [(4,2)] HALF_D_PLUS_2 [13937] [] [] [] [] [13968,13969,13970,13967] CONDITIONAL_S
DISCARD 13970 [(5,2)] 0 [13937] [] [] [] [] [13968,13969,13970,13967] CONDITIONAL_S
INJECT_T 13971 [(0,10)] D [] [] [] [] [] [] none
MERGE 13972 [(2,10),(0,10),(1,10)] D [] [13988,13989,13990,13991] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13973 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13974 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13975 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13976 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13977 [(4,4),(5,4)] D [13955] [] [] [] [((4,4),(5,4))] [13977,13978,13979,13980] CONDITIONAL_S
Y_MEAS 13978 [(5,4)] HALF_D_PLUS_2 [13955] [] [] [] [] [13977,13978,13979,13980] CONDITIONAL_S
IDLE 13979 [(4,4)] HALF_D_PLUS_2 [13955] [] [] [] [] [13977,13978,13979,13980] CONDITIONAL_S
DISCARD 13980 [(5,4)] 0 [13955] [] [] [] [] [13977,13978,13979,13980] CONDITIONAL_S
MERGE 13981 [(4,8),(5,8)] D [13947] [] [] [] [((4,8),(5,8))] [13984,13981,13982,13983] CONDITIONAL_S
Y_MEAS 13982 [(5,8)] HALF_D_PLUS_2 [13947] [] [] [] [] [13984,13981,13982,13983] CONDITIONAL_S
IDLE 13983 [(4,8)] HALF_D_PLUS_2 [13947] [] [] [] [] [13984,13981,13982,13983] CONDITIONAL_S
DISCARD 13984 [(5,8)] 0 [13947] [] [] [] [] [13984,13981,13982,13983] CONDITIONAL_S
MERGE 13985 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13986 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13987 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13988 [(2,10),(3,10)] D [13972] [] [] [] [((2,10),(3,10))] [13988,13989,13990,13991] CONDITIONAL_S
Y_MEAS 13989 [(3,10)] HALF_D_PLUS_2 [13972] [] [] [] [] [13988,13989,13990,13991] CONDITIONAL_S
IDLE 13990 [(2,10)] HALF_D_PLUS_2 [13972] [] [] [] [] [13988,13989,13990,13991] CONDITIONAL_S
DISCARD 13991 [(3,10)] 0 [13972] [] [] [] [] [13988,13989,13990,13991] CONDITIONAL_S
MERGE 13992 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13993 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13994 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13994,13995,13996,13997] CONDITIONAL_S
Y_MEAS 13995 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13994,13995,13996,13997] CONDITIONAL_S
IDLE 13996 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13994,13995,13996,13997] CONDITIONAL_S
DISCARD 13997 [(5,2)] 0 [] [] [] [] [] [13994,13995,13996,13997] CONDITIONAL_S
MERGE 13998 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [14000,14001,13998,13999] CONDITIONAL_S
Y_MEAS 13999 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [14000,14001,13998,13999] CONDITIONAL_S
IDLE 14000 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [14000,14001,13998,13999] CONDITIONAL_S
DISCARD 14001 [(3,8)] 0 [] [] [] [] [] [14000,14001,13998,13999] CONDITIONAL_S
INJECT_T 14002 [(4,0)] D [] [] [] [] [] [] none
MERGE 14003 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14032,14029,14030,14031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14004 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14005 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14006 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14007 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14008 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14008,14009,14010,14011] CONDITIONAL_S
Y_MEAS 14009 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14008,14009,14010,14011] CONDITIONAL_S
IDLE 14010 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14008,14009,14010,14011] CONDITIONAL_S
DISCARD 14011 [(5,4)] 0 [] [] [] [] [] [14008,14009,14010,14011] CONDITIONAL_S
INJECT_T 14012 [(0,4)] D [] [] [] [] [] [] none
MERGE 14013 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14048,14049,14050,14047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14014 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14015 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14016 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14017 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14018 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14019 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14020 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 14021 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 14022 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 14023 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 14024 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 14025 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14025,14026,14027,14028] CONDITIONAL_S
Y_MEAS 14026 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14025,14026,14027,14028] CONDITIONAL_S
IDLE 14027 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14025,14026,14027,14028] CONDITIONAL_S
DISCARD 14028 [(3,10)] 0 [] [] [] [] [] [14025,14026,14027,14028] CONDITIONAL_S
MERGE 14029 [(4,2),(5,2)] D [14003] [] [] [] [((4,2),(5,2))] [14032,14029,14030,14031] CONDITIONAL_S
Y_MEAS 14030 [(5,2)] HALF_D_PLUS_2 [14003] [] [] [] [] [14032,14029,14030,14031] CONDITIONAL_S
IDLE 14031 [(4,2)] HALF_D_PLUS_2 [14003] [] [] [] [] [14032,14029,14030,14031] CONDITIONAL_S
DISCARD 14032 [(5,2)] 0 [14003] [] [] [] [] [14032,14029,14030,14031] CONDITIONAL_S
INJECT_T 14033 [(0,10)] D [] [] [] [] [] [] none
MERGE 14034 [(2,10),(0,10),(1,10)] D [] [14056,14057,14058,14055] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14035 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14036 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14037 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 14038 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14039 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 14040 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 14041 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 14042 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 14043 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 14044 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 14045 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 14046 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 14047 [(4,4),(5,4)] D [14013] [] [] [] [((4,4),(5,4))] [14048,14049,14050,14047] CONDITIONAL_S
Y_MEAS 14048 [(5,4)] HALF_D_PLUS_2 [14013] [] [] [] [] [14048,14049,14050,14047] CONDITIONAL_S
IDLE 14049 [(4,4)] HALF_D_PLUS_2 [14013] [] [] [] [] [14048,14049,14050,14047] CONDITIONAL_S
DISCARD 14050 [(5,4)] 0 [14013] [] [] [] [] [14048,14049,14050,14047] CONDITIONAL_S
MERGE 14051 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 14052 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 14053 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 14054 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 14055 [(2,10),(3,10)] D [14034] [] [] [] [((2,10),(3,10))] [14056,14057,14058,14055] CONDITIONAL_S
Y_MEAS 14056 [(3,10)] HALF_D_PLUS_2 [14034] [] [] [] [] [14056,14057,14058,14055] CONDITIONAL_S
IDLE 14057 [(2,10)] HALF_D_PLUS_2 [14034] [] [] [] [] [14056,14057,14058,14055] CONDITIONAL_S
DISCARD 14058 [(3,10)] 0 [14034] [] [] [] [] [14056,14057,14058,14055] CONDITIONAL_S
MERGE 14059 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 14060 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 14061 [(3,8),(5,5),(7,1),(2,8),(8,1),(3,7),(5,4),(6,1),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((6,1),(7,1)),((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,1),(8,1)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 14062 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 14063 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 14064 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 14065 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 14066 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 14067 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 14068 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 14069 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 14070 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 14071 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 14072 [(6,1)] 0 [] [] [] [] [] [] none
DISCARD 14073 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 14074 [(7,4),(3,8),(5,5),(6,5),(3,7),(5,7),(7,3),(8,3),(5,6),(7,5),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,3),(8,3)),((5,7),(5,6)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 14075 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 14076 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 14077 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 14078 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 14079 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 14080 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 14081 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 14082 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 14083 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 14084 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 14085 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 14086 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 14087 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 14088 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 14089 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14089,14090,14091,14092] CONDITIONAL_S
Y_MEAS 14090 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14089,14090,14091,14092] CONDITIONAL_S
IDLE 14091 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14089,14090,14091,14092] CONDITIONAL_S
DISCARD 14092 [(5,2)] 0 [] [] [] [] [] [14089,14090,14091,14092] CONDITIONAL_S
MERGE 14093 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 14094 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14095 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 14096 [(4,0)] D [] [] [] [] [] [] none
MERGE 14097 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14120,14121,14118,14119] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14098 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14099 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14100 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14101 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14102 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14104,14105,14102,14103] CONDITIONAL_S
Y_MEAS 14103 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14104,14105,14102,14103] CONDITIONAL_S
IDLE 14104 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14104,14105,14102,14103] CONDITIONAL_S
DISCARD 14105 [(5,4)] 0 [] [] [] [] [] [14104,14105,14102,14103] CONDITIONAL_S
INJECT_T 14106 [(0,4)] D [] [] [] [] [] [] none
MERGE 14107 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14128,14129,14130,14131] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14108 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14109 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14110 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14111 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14112 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14113 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14114 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14114,14115,14116,14117] CONDITIONAL_S
Y_MEAS 14115 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14114,14115,14116,14117] CONDITIONAL_S
IDLE 14116 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14114,14115,14116,14117] CONDITIONAL_S
DISCARD 14117 [(3,10)] 0 [] [] [] [] [] [14114,14115,14116,14117] CONDITIONAL_S
MERGE 14118 [(4,2),(5,2)] D [14097] [] [] [] [((4,2),(5,2))] [14120,14121,14118,14119] CONDITIONAL_S
Y_MEAS 14119 [(5,2)] HALF_D_PLUS_2 [14097] [] [] [] [] [14120,14121,14118,14119] CONDITIONAL_S
IDLE 14120 [(4,2)] HALF_D_PLUS_2 [14097] [] [] [] [] [14120,14121,14118,14119] CONDITIONAL_S
DISCARD 14121 [(5,2)] 0 [14097] [] [] [] [] [14120,14121,14118,14119] CONDITIONAL_S
MERGE 14122 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 14123 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 14124 [(0,10)] D [] [] [] [] [] [] none
MERGE 14125 [(2,10),(0,10),(1,10)] D [] [14132,14133,14134,14135] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14126 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14127 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14128 [(4,4),(5,4)] D [14107] [] [] [] [((4,4),(5,4))] [14128,14129,14130,14131] CONDITIONAL_S
Y_MEAS 14129 [(5,4)] HALF_D_PLUS_2 [14107] [] [] [] [] [14128,14129,14130,14131] CONDITIONAL_S
IDLE 14130 [(4,4)] HALF_D_PLUS_2 [14107] [] [] [] [] [14128,14129,14130,14131] CONDITIONAL_S
DISCARD 14131 [(5,4)] 0 [14107] [] [] [] [] [14128,14129,14130,14131] CONDITIONAL_S
MERGE 14132 [(2,10),(3,10)] D [14125] [] [] [] [((2,10),(3,10))] [14132,14133,14134,14135] CONDITIONAL_S
Y_MEAS 14133 [(3,10)] HALF_D_PLUS_2 [14125] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
IDLE 14134 [(2,10)] HALF_D_PLUS_2 [14125] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
DISCARD 14135 [(3,10)] 0 [14125] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
INJECT_T 14136 [(4,0)] D [] [] [] [] [] [] none
MERGE 14137 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14154,14155,14156,14157] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14138 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14139 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14140 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14141 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14142 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [14144,14145,14142,14143] CONDITIONAL_S
Y_MEAS 14143 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [14144,14145,14142,14143] CONDITIONAL_S
IDLE 14144 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [14144,14145,14142,14143] CONDITIONAL_S
DISCARD 14145 [(5,8)] 0 [] [] [] [] [] [14144,14145,14142,14143] CONDITIONAL_S
INJECT_T 14146 [(0,4)] D [] [] [] [] [] [] none
MERGE 14147 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14160,14161,14158,14159] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14148 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14149 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14150 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14151 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14152 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14153 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14154 [(4,2),(5,2)] D [14137] [] [] [] [((4,2),(5,2))] [14154,14155,14156,14157] CONDITIONAL_S
Y_MEAS 14155 [(5,2)] HALF_D_PLUS_2 [14137] [] [] [] [] [14154,14155,14156,14157] CONDITIONAL_S
IDLE 14156 [(4,2)] HALF_D_PLUS_2 [14137] [] [] [] [] [14154,14155,14156,14157] CONDITIONAL_S
DISCARD 14157 [(5,2)] 0 [14137] [] [] [] [] [14154,14155,14156,14157] CONDITIONAL_S
MERGE 14158 [(4,4),(5,4)] D [14147] [] [] [] [((4,4),(5,4))] [14160,14161,14158,14159] CONDITIONAL_S
Y_MEAS 14159 [(5,4)] HALF_D_PLUS_2 [14147] [] [] [] [] [14160,14161,14158,14159] CONDITIONAL_S
IDLE 14160 [(4,4)] HALF_D_PLUS_2 [14147] [] [] [] [] [14160,14161,14158,14159] CONDITIONAL_S
DISCARD 14161 [(5,4)] 0 [14147] [] [] [] [] [14160,14161,14158,14159] CONDITIONAL_S
MERGE 14162 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14162,14163,14164,14165] CONDITIONAL_S
Y_MEAS 14163 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14162,14163,14164,14165] CONDITIONAL_S
IDLE 14164 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14162,14163,14164,14165] CONDITIONAL_S
DISCARD 14165 [(3,10)] 0 [] [] [] [] [] [14162,14163,14164,14165] CONDITIONAL_S
INJECT_T 14166 [(0,10)] D [] [] [] [] [] [] none
MERGE 14167 [(2,10),(0,10),(1,10)] D [] [14170,14171,14172,14173] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14168 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14169 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14170 [(2,10),(3,10)] D [14167] [] [] [] [((2,10),(3,10))] [14170,14171,14172,14173] CONDITIONAL_S
Y_MEAS 14171 [(3,10)] HALF_D_PLUS_2 [14167] [] [] [] [] [14170,14171,14172,14173] CONDITIONAL_S
IDLE 14172 [(2,10)] HALF_D_PLUS_2 [14167] [] [] [] [] [14170,14171,14172,14173] CONDITIONAL_S
DISCARD 14173 [(3,10)] 0 [14167] [] [] [] [] [14170,14171,14172,14173] CONDITIONAL_S
INJECT_T 14174 [(4,0)] D [] [] [] [] [] [] none
MERGE 14175 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14184,14185,14186,14187] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14176 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14177 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14178 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14179 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14180 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [14180,14181,14182,14183] CONDITIONAL_S
Y_MEAS 14181 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [14180,14181,14182,14183] CONDITIONAL_S
IDLE 14182 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [14180,14181,14182,14183] CONDITIONAL_S
DISCARD 14183 [(5,8)] 0 [] [] [] [] [] [14180,14181,14182,14183] CONDITIONAL_S
MERGE 14184 [(4,2),(5,2)] D [14175] [] [] [] [((4,2),(5,2))] [14184,14185,14186,14187] CONDITIONAL_S
Y_MEAS 14185 [(5,2)] HALF_D_PLUS_2 [14175] [] [] [] [] [14184,14185,14186,14187] CONDITIONAL_S
IDLE 14186 [(4,2)] HALF_D_PLUS_2 [14175] [] [] [] [] [14184,14185,14186,14187] CONDITIONAL_S
DISCARD 14187 [(5,2)] 0 [14175] [] [] [] [] [14184,14185,14186,14187] CONDITIONAL_S
MERGE 14188 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14188,14189,14190,14191] CONDITIONAL_S
Y_MEAS 14189 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14188,14189,14190,14191] CONDITIONAL_S
IDLE 14190 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14188,14189,14190,14191] CONDITIONAL_S
DISCARD 14191 [(5,4)] 0 [] [] [] [] [] [14188,14189,14190,14191] CONDITIONAL_S
INJECT_T 14192 [(0,4)] D [] [] [] [] [] [] none
MERGE 14193 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14204,14205,14206,14207] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14194 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14195 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14196 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14197 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14198 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14199 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 14200 [(0,10)] D [] [] [] [] [] [] none
MERGE 14201 [(2,10),(0,10),(1,10)] D [] [14208,14209,14210,14211] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14202 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14203 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14204 [(4,4),(5,4)] D [14193] [] [] [] [((4,4),(5,4))] [14204,14205,14206,14207] CONDITIONAL_S
Y_MEAS 14205 [(5,4)] HALF_D_PLUS_2 [14193] [] [] [] [] [14204,14205,14206,14207] CONDITIONAL_S
IDLE 14206 [(4,4)] HALF_D_PLUS_2 [14193] [] [] [] [] [14204,14205,14206,14207] CONDITIONAL_S
DISCARD 14207 [(5,4)] 0 [14193] [] [] [] [] [14204,14205,14206,14207] CONDITIONAL_S
MERGE 14208 [(2,10),(3,10)] D [14201] [] [] [] [((2,10),(3,10))] [14208,14209,14210,14211] CONDITIONAL_S
Y_MEAS 14209 [(3,10)] HALF_D_PLUS_2 [14201] [] [] [] [] [14208,14209,14210,14211] CONDITIONAL_S
IDLE 14210 [(2,10)] HALF_D_PLUS_2 [14201] [] [] [] [] [14208,14209,14210,14211] CONDITIONAL_S
DISCARD 14211 [(3,10)] 0 [14201] [] [] [] [] [14208,14209,14210,14211] CONDITIONAL_S
INJECT_T 14212 [(4,0)] D [] [] [] [] [] [] none
MERGE 14213 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14224,14225,14222,14223] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14214 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14215 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14216 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14217 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14218 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [14218,14219,14220,14221] CONDITIONAL_S
Y_MEAS 14219 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [14218,14219,14220,14221] CONDITIONAL_S
IDLE 14220 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [14218,14219,14220,14221] CONDITIONAL_S
DISCARD 14221 [(5,8)] 0 [] [] [] [] [] [14218,14219,14220,14221] CONDITIONAL_S
MERGE 14222 [(4,2),(5,2)] D [14213] [] [] [] [((4,2),(5,2))] [14224,14225,14222,14223] CONDITIONAL_S
Y_MEAS 14223 [(5,2)] HALF_D_PLUS_2 [14213] [] [] [] [] [14224,14225,14222,14223] CONDITIONAL_S
IDLE 14224 [(4,2)] HALF_D_PLUS_2 [14213] [] [] [] [] [14224,14225,14222,14223] CONDITIONAL_S
DISCARD 14225 [(5,2)] 0 [14213] [] [] [] [] [14224,14225,14222,14223] CONDITIONAL_S
INJECT_T 14226 [(0,4)] D [] [] [] [] [] [] none
MERGE 14227 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14240,14241,14238,14239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14228 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14229 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14230 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14231 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14232 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14233 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 14234 [(0,10)] D [] [] [] [] [] [] none
MERGE 14235 [(2,10),(0,10),(1,10)] D [] [14242,14243,14244,14245] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14236 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14237 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14238 [(4,4),(5,4)] D [14227] [] [] [] [((4,4),(5,4))] [14240,14241,14238,14239] CONDITIONAL_S
Y_MEAS 14239 [(5,4)] HALF_D_PLUS_2 [14227] [] [] [] [] [14240,14241,14238,14239] CONDITIONAL_S
IDLE 14240 [(4,4)] HALF_D_PLUS_2 [14227] [] [] [] [] [14240,14241,14238,14239] CONDITIONAL_S
DISCARD 14241 [(5,4)] 0 [14227] [] [] [] [] [14240,14241,14238,14239] CONDITIONAL_S
MERGE 14242 [(2,10),(3,10)] D [14235] [] [] [] [((2,10),(3,10))] [14242,14243,14244,14245] CONDITIONAL_S
Y_MEAS 14243 [(3,10)] HALF_D_PLUS_2 [14235] [] [] [] [] [14242,14243,14244,14245] CONDITIONAL_S
IDLE 14244 [(2,10)] HALF_D_PLUS_2 [14235] [] [] [] [] [14242,14243,14244,14245] CONDITIONAL_S
DISCARD 14245 [(3,10)] 0 [14235] [] [] [] [] [14242,14243,14244,14245] CONDITIONAL_S
MERGE 14246 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14248,14249,14246,14247] CONDITIONAL_S
Y_MEAS 14247 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14248,14249,14246,14247] CONDITIONAL_S
IDLE 14248 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14248,14249,14246,14247] CONDITIONAL_S
DISCARD 14249 [(5,2)] 0 [] [] [] [] [] [14248,14249,14246,14247] CONDITIONAL_S
INJECT_T 14250 [(4,0)] D [] [] [] [] [] [] none
MERGE 14251 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14264,14265,14266,14267] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14252 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14253 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14254 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14255 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14256 [(0,4)] D [] [] [] [] [] [] none
MERGE 14257 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14272,14273,14274,14275] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14259 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14260 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14261 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14262 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14263 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14264 [(4,2),(5,2)] D [14251] [] [] [] [((4,2),(5,2))] [14264,14265,14266,14267] CONDITIONAL_S
Y_MEAS 14265 [(5,2)] HALF_D_PLUS_2 [14251] [] [] [] [] [14264,14265,14266,14267] CONDITIONAL_S
IDLE 14266 [(4,2)] HALF_D_PLUS_2 [14251] [] [] [] [] [14264,14265,14266,14267] CONDITIONAL_S
DISCARD 14267 [(5,2)] 0 [14251] [] [] [] [] [14264,14265,14266,14267] CONDITIONAL_S
INJECT_T 14268 [(0,10)] D [] [] [] [] [] [] none
MERGE 14269 [(2,10),(0,10),(1,10)] D [] [14276,14277,14278,14279] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14270 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14271 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14272 [(4,4),(5,4)] D [14257] [] [] [] [((4,4),(5,4))] [14272,14273,14274,14275] CONDITIONAL_S
Y_MEAS 14273 [(5,4)] HALF_D_PLUS_2 [14257] [] [] [] [] [14272,14273,14274,14275] CONDITIONAL_S
IDLE 14274 [(4,4)] HALF_D_PLUS_2 [14257] [] [] [] [] [14272,14273,14274,14275] CONDITIONAL_S
DISCARD 14275 [(5,4)] 0 [14257] [] [] [] [] [14272,14273,14274,14275] CONDITIONAL_S
MERGE 14276 [(2,10),(3,10)] D [14269] [] [] [] [((2,10),(3,10))] [14276,14277,14278,14279] CONDITIONAL_S
Y_MEAS 14277 [(3,10)] HALF_D_PLUS_2 [14269] [] [] [] [] [14276,14277,14278,14279] CONDITIONAL_S
IDLE 14278 [(2,10)] HALF_D_PLUS_2 [14269] [] [] [] [] [14276,14277,14278,14279] CONDITIONAL_S
DISCARD 14279 [(3,10)] 0 [14269] [] [] [] [] [14276,14277,14278,14279] CONDITIONAL_S
INJECT_T 14280 [(4,0)] D [] [] [] [] [] [] none
MERGE 14281 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14296,14297,14294,14295] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14282 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14283 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14284 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14285 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14286 [(0,4)] D [] [] [] [] [] [] none
MERGE 14287 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14298,14299,14300,14301] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14288 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14289 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14290 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14291 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14292 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14293 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14294 [(4,2),(5,2)] D [14281] [] [] [] [((4,2),(5,2))] [14296,14297,14294,14295] CONDITIONAL_S
Y_MEAS 14295 [(5,2)] HALF_D_PLUS_2 [14281] [] [] [] [] [14296,14297,14294,14295] CONDITIONAL_S
IDLE 14296 [(4,2)] HALF_D_PLUS_2 [14281] [] [] [] [] [14296,14297,14294,14295] CONDITIONAL_S
DISCARD 14297 [(5,2)] 0 [14281] [] [] [] [] [14296,14297,14294,14295] CONDITIONAL_S
MERGE 14298 [(4,4),(5,4)] D [14287] [] [] [] [((4,4),(5,4))] [14298,14299,14300,14301] CONDITIONAL_S
Y_MEAS 14299 [(5,4)] HALF_D_PLUS_2 [14287] [] [] [] [] [14298,14299,14300,14301] CONDITIONAL_S
IDLE 14300 [(4,4)] HALF_D_PLUS_2 [14287] [] [] [] [] [14298,14299,14300,14301] CONDITIONAL_S
DISCARD 14301 [(5,4)] 0 [14287] [] [] [] [] [14298,14299,14300,14301] CONDITIONAL_S
MERGE 14302 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14304,14305,14302,14303] CONDITIONAL_S
Y_MEAS 14303 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14304,14305,14302,14303] CONDITIONAL_S
IDLE 14304 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14304,14305,14302,14303] CONDITIONAL_S
DISCARD 14305 [(3,10)] 0 [] [] [] [] [] [14304,14305,14302,14303] CONDITIONAL_S
INJECT_T 14306 [(0,10)] D [] [] [] [] [] [] none
MERGE 14307 [(2,10),(0,10),(1,10)] D [] [14312,14313,14310,14311] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14308 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14309 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14310 [(2,10),(3,10)] D [14307] [] [] [] [((2,10),(3,10))] [14312,14313,14310,14311] CONDITIONAL_S
Y_MEAS 14311 [(3,10)] HALF_D_PLUS_2 [14307] [] [] [] [] [14312,14313,14310,14311] CONDITIONAL_S
IDLE 14312 [(2,10)] HALF_D_PLUS_2 [14307] [] [] [] [] [14312,14313,14310,14311] CONDITIONAL_S
DISCARD 14313 [(3,10)] 0 [14307] [] [] [] [] [14312,14313,14310,14311] CONDITIONAL_S
MERGE 14314 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14314,14315,14316,14317] CONDITIONAL_S
Y_MEAS 14315 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14314,14315,14316,14317] CONDITIONAL_S
IDLE 14316 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14314,14315,14316,14317] CONDITIONAL_S
DISCARD 14317 [(5,2)] 0 [] [] [] [] [] [14314,14315,14316,14317] CONDITIONAL_S
INJECT_T 14318 [(4,0)] D [] [] [] [] [] [] none
MERGE 14319 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14336,14337,14338,14339] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14320 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14321 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14322 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14323 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14324 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14324,14325,14326,14327] CONDITIONAL_S
Y_MEAS 14325 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14324,14325,14326,14327] CONDITIONAL_S
IDLE 14326 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14324,14325,14326,14327] CONDITIONAL_S
DISCARD 14327 [(5,4)] 0 [] [] [] [] [] [14324,14325,14326,14327] CONDITIONAL_S
INJECT_T 14328 [(0,4)] D [] [] [] [] [] [] none
MERGE 14329 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14344,14345,14346,14347] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14330 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14331 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14332 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14333 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14334 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14335 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14336 [(4,2),(5,2)] D [14319] [] [] [] [((4,2),(5,2))] [14336,14337,14338,14339] CONDITIONAL_S
Y_MEAS 14337 [(5,2)] HALF_D_PLUS_2 [14319] [] [] [] [] [14336,14337,14338,14339] CONDITIONAL_S
IDLE 14338 [(4,2)] HALF_D_PLUS_2 [14319] [] [] [] [] [14336,14337,14338,14339] CONDITIONAL_S
DISCARD 14339 [(5,2)] 0 [14319] [] [] [] [] [14336,14337,14338,14339] CONDITIONAL_S
INJECT_T 14340 [(0,10)] D [] [] [] [] [] [] none
MERGE 14341 [(2,10),(0,10),(1,10)] D [] [14348,14349,14350,14351] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14342 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14343 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14344 [(4,4),(5,4)] D [14329] [] [] [] [((4,4),(5,4))] [14344,14345,14346,14347] CONDITIONAL_S
Y_MEAS 14345 [(5,4)] HALF_D_PLUS_2 [14329] [] [] [] [] [14344,14345,14346,14347] CONDITIONAL_S
IDLE 14346 [(4,4)] HALF_D_PLUS_2 [14329] [] [] [] [] [14344,14345,14346,14347] CONDITIONAL_S
DISCARD 14347 [(5,4)] 0 [14329] [] [] [] [] [14344,14345,14346,14347] CONDITIONAL_S
MERGE 14348 [(2,10),(3,10)] D [14341] [] [] [] [((2,10),(3,10))] [14348,14349,14350,14351] CONDITIONAL_S
Y_MEAS 14349 [(3,10)] HALF_D_PLUS_2 [14341] [] [] [] [] [14348,14349,14350,14351] CONDITIONAL_S
IDLE 14350 [(2,10)] HALF_D_PLUS_2 [14341] [] [] [] [] [14348,14349,14350,14351] CONDITIONAL_S
DISCARD 14351 [(3,10)] 0 [14341] [] [] [] [] [14348,14349,14350,14351] CONDITIONAL_S
INJECT_T 14352 [(4,0)] D [] [] [] [] [] [] none
MERGE 14353 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14368,14369,14366,14367] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14354 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14355 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14356 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14357 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14358 [(0,4)] D [] [] [] [] [] [] none
MERGE 14359 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14376,14377,14374,14375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14360 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14361 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14362 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14363 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14364 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14365 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14366 [(4,2),(5,2)] D [14353] [] [] [] [((4,2),(5,2))] [14368,14369,14366,14367] CONDITIONAL_S
Y_MEAS 14367 [(5,2)] HALF_D_PLUS_2 [14353] [] [] [] [] [14368,14369,14366,14367] CONDITIONAL_S
IDLE 14368 [(4,2)] HALF_D_PLUS_2 [14353] [] [] [] [] [14368,14369,14366,14367] CONDITIONAL_S
DISCARD 14369 [(5,2)] 0 [14353] [] [] [] [] [14368,14369,14366,14367] CONDITIONAL_S
INJECT_T 14370 [(0,10)] D [] [] [] [] [] [] none
MERGE 14371 [(2,10),(0,10),(1,10)] D [] [14378,14379,14380,14381] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14372 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14373 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14374 [(4,4),(5,4)] D [14359] [] [] [] [((4,4),(5,4))] [14376,14377,14374,14375] CONDITIONAL_S
Y_MEAS 14375 [(5,4)] HALF_D_PLUS_2 [14359] [] [] [] [] [14376,14377,14374,14375] CONDITIONAL_S
IDLE 14376 [(4,4)] HALF_D_PLUS_2 [14359] [] [] [] [] [14376,14377,14374,14375] CONDITIONAL_S
DISCARD 14377 [(5,4)] 0 [14359] [] [] [] [] [14376,14377,14374,14375] CONDITIONAL_S
MERGE 14378 [(2,10),(3,10)] D [14371] [] [] [] [((2,10),(3,10))] [14378,14379,14380,14381] CONDITIONAL_S
Y_MEAS 14379 [(3,10)] HALF_D_PLUS_2 [14371] [] [] [] [] [14378,14379,14380,14381] CONDITIONAL_S
IDLE 14380 [(2,10)] HALF_D_PLUS_2 [14371] [] [] [] [] [14378,14379,14380,14381] CONDITIONAL_S
DISCARD 14381 [(3,10)] 0 [14371] [] [] [] [] [14378,14379,14380,14381] CONDITIONAL_S
MERGE 14382 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14384,14385,14382,14383] CONDITIONAL_S
Y_MEAS 14383 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14384,14385,14382,14383] CONDITIONAL_S
IDLE 14384 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14384,14385,14382,14383] CONDITIONAL_S
DISCARD 14385 [(5,2)] 0 [] [] [] [] [] [14384,14385,14382,14383] CONDITIONAL_S
INJECT_T 14386 [(0,10)] D [] [] [] [] [] [] none
MERGE 14387 [(2,10),(0,10),(1,10)] D [] [14408,14409,14410,14411] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14388 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14389 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14390 [(4,0)] D [] [] [] [] [] [] none
MERGE 14391 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14412,14413,14414,14415] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14392 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14393 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14394 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14395 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14396 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14396,14397,14398,14399] CONDITIONAL_S
Y_MEAS 14397 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14396,14397,14398,14399] CONDITIONAL_S
IDLE 14398 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14396,14397,14398,14399] CONDITIONAL_S
DISCARD 14399 [(5,4)] 0 [] [] [] [] [] [14396,14397,14398,14399] CONDITIONAL_S
INJECT_T 14400 [(0,4)] D [] [] [] [] [] [] none
MERGE 14401 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14416,14417,14418,14419] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14402 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14403 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14404 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14405 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14406 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14407 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14408 [(2,10),(3,10)] D [14387] [] [] [] [((2,10),(3,10))] [14408,14409,14410,14411] CONDITIONAL_S
Y_MEAS 14409 [(3,10)] HALF_D_PLUS_2 [14387] [] [] [] [] [14408,14409,14410,14411] CONDITIONAL_S
IDLE 14410 [(2,10)] HALF_D_PLUS_2 [14387] [] [] [] [] [14408,14409,14410,14411] CONDITIONAL_S
DISCARD 14411 [(3,10)] 0 [14387] [] [] [] [] [14408,14409,14410,14411] CONDITIONAL_S
MERGE 14412 [(4,2),(5,2)] D [14391] [] [] [] [((4,2),(5,2))] [14412,14413,14414,14415] CONDITIONAL_S
Y_MEAS 14413 [(5,2)] HALF_D_PLUS_2 [14391] [] [] [] [] [14412,14413,14414,14415] CONDITIONAL_S
IDLE 14414 [(4,2)] HALF_D_PLUS_2 [14391] [] [] [] [] [14412,14413,14414,14415] CONDITIONAL_S
DISCARD 14415 [(5,2)] 0 [14391] [] [] [] [] [14412,14413,14414,14415] CONDITIONAL_S
MERGE 14416 [(4,4),(5,4)] D [14401] [] [] [] [((4,4),(5,4))] [14416,14417,14418,14419] CONDITIONAL_S
Y_MEAS 14417 [(5,4)] HALF_D_PLUS_2 [14401] [] [] [] [] [14416,14417,14418,14419] CONDITIONAL_S
IDLE 14418 [(4,4)] HALF_D_PLUS_2 [14401] [] [] [] [] [14416,14417,14418,14419] CONDITIONAL_S
DISCARD 14419 [(5,4)] 0 [14401] [] [] [] [] [14416,14417,14418,14419] CONDITIONAL_S
INJECT_T 14420 [(0,10)] D [] [] [] [] [] [] none
MERGE 14421 [(2,10),(0,10),(1,10)] D [] [14424,14425,14426,14427] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14422 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14423 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14424 [(2,10),(3,10)] D [14421] [] [] [] [((2,10),(3,10))] [14424,14425,14426,14427] CONDITIONAL_S
Y_MEAS 14425 [(3,10)] HALF_D_PLUS_2 [14421] [] [] [] [] [14424,14425,14426,14427] CONDITIONAL_S
IDLE 14426 [(2,10)] HALF_D_PLUS_2 [14421] [] [] [] [] [14424,14425,14426,14427] CONDITIONAL_S
DISCARD 14427 [(3,10)] 0 [14421] [] [] [] [] [14424,14425,14426,14427] CONDITIONAL_S
MERGE 14428 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14428,14429,14430,14431] CONDITIONAL_S
Y_MEAS 14429 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14428,14429,14430,14431] CONDITIONAL_S
IDLE 14430 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14428,14429,14430,14431] CONDITIONAL_S
DISCARD 14431 [(5,2)] 0 [] [] [] [] [] [14428,14429,14430,14431] CONDITIONAL_S
INJECT_T 14432 [(4,0)] D [] [] [] [] [] [] none
MERGE 14433 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14450,14451,14452,14453] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14434 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14435 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14436 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14437 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14438 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14440,14441,14438,14439] CONDITIONAL_S
Y_MEAS 14439 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14440,14441,14438,14439] CONDITIONAL_S
IDLE 14440 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14440,14441,14438,14439] CONDITIONAL_S
DISCARD 14441 [(5,4)] 0 [] [] [] [] [] [14440,14441,14438,14439] CONDITIONAL_S
INJECT_T 14442 [(0,4)] D [] [] [] [] [] [] none
MERGE 14443 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14456,14457,14454,14455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14444 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14445 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14446 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14447 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14448 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14449 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14450 [(4,2),(5,2)] D [14433] [] [] [] [((4,2),(5,2))] [14450,14451,14452,14453] CONDITIONAL_S
Y_MEAS 14451 [(5,2)] HALF_D_PLUS_2 [14433] [] [] [] [] [14450,14451,14452,14453] CONDITIONAL_S
IDLE 14452 [(4,2)] HALF_D_PLUS_2 [14433] [] [] [] [] [14450,14451,14452,14453] CONDITIONAL_S
DISCARD 14453 [(5,2)] 0 [14433] [] [] [] [] [14450,14451,14452,14453] CONDITIONAL_S
MERGE 14454 [(4,4),(5,4)] D [14443] [] [] [] [((4,4),(5,4))] [14456,14457,14454,14455] CONDITIONAL_S
Y_MEAS 14455 [(5,4)] HALF_D_PLUS_2 [14443] [] [] [] [] [14456,14457,14454,14455] CONDITIONAL_S
IDLE 14456 [(4,4)] HALF_D_PLUS_2 [14443] [] [] [] [] [14456,14457,14454,14455] CONDITIONAL_S
DISCARD 14457 [(5,4)] 0 [14443] [] [] [] [] [14456,14457,14454,14455] CONDITIONAL_S
INJECT_T 14458 [(0,10)] D [] [] [] [] [] [] none
MERGE 14459 [(2,10),(0,10),(1,10)] D [] [14464,14465,14462,14463] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14460 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14461 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14462 [(2,10),(3,10)] D [14459] [] [] [] [((2,10),(3,10))] [14464,14465,14462,14463] CONDITIONAL_S
Y_MEAS 14463 [(3,10)] HALF_D_PLUS_2 [14459] [] [] [] [] [14464,14465,14462,14463] CONDITIONAL_S
IDLE 14464 [(2,10)] HALF_D_PLUS_2 [14459] [] [] [] [] [14464,14465,14462,14463] CONDITIONAL_S
DISCARD 14465 [(3,10)] 0 [14459] [] [] [] [] [14464,14465,14462,14463] CONDITIONAL_S
INJECT_T 14466 [(0,4)] D [] [] [] [] [] [] none
MERGE 14467 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14484,14485,14486,14487] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14468 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14469 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14470 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14471 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14472 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14473 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14474 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14474,14475,14476,14477] CONDITIONAL_S
Y_MEAS 14475 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14474,14475,14476,14477] CONDITIONAL_S
IDLE 14476 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14474,14475,14476,14477] CONDITIONAL_S
DISCARD 14477 [(5,2)] 0 [] [] [] [] [] [14474,14475,14476,14477] CONDITIONAL_S
INJECT_T 14478 [(4,0)] D [] [] [] [] [] [] none
MERGE 14479 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14488,14489,14490,14491] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14480 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14481 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14482 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14483 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14484 [(4,4),(5,4)] D [14467] [] [] [] [((4,4),(5,4))] [14484,14485,14486,14487] CONDITIONAL_S
Y_MEAS 14485 [(5,4)] HALF_D_PLUS_2 [14467] [] [] [] [] [14484,14485,14486,14487] CONDITIONAL_S
IDLE 14486 [(4,4)] HALF_D_PLUS_2 [14467] [] [] [] [] [14484,14485,14486,14487] CONDITIONAL_S
DISCARD 14487 [(5,4)] 0 [14467] [] [] [] [] [14484,14485,14486,14487] CONDITIONAL_S
MERGE 14488 [(4,2),(5,2)] D [14479] [] [] [] [((4,2),(5,2))] [14488,14489,14490,14491] CONDITIONAL_S
Y_MEAS 14489 [(5,2)] HALF_D_PLUS_2 [14479] [] [] [] [] [14488,14489,14490,14491] CONDITIONAL_S
IDLE 14490 [(4,2)] HALF_D_PLUS_2 [14479] [] [] [] [] [14488,14489,14490,14491] CONDITIONAL_S
DISCARD 14491 [(5,2)] 0 [14479] [] [] [] [] [14488,14489,14490,14491] CONDITIONAL_S
MERGE 14492 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14492,14493,14494,14495] CONDITIONAL_S
Y_MEAS 14493 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14492,14493,14494,14495] CONDITIONAL_S
IDLE 14494 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14492,14493,14494,14495] CONDITIONAL_S
DISCARD 14495 [(3,10)] 0 [] [] [] [] [] [14492,14493,14494,14495] CONDITIONAL_S
INJECT_T 14496 [(0,10)] D [] [] [] [] [] [] none
MERGE 14497 [(2,10),(0,10),(1,10)] D [] [14508,14509,14510,14511] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14498 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14499 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14500 [(0,4)] D [] [] [] [] [] [] none
MERGE 14501 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14520,14521,14518,14519] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14502 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14503 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14504 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14505 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14506 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14507 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14508 [(2,10),(3,10)] D [14497] [] [] [] [((2,10),(3,10))] [14508,14509,14510,14511] CONDITIONAL_S
Y_MEAS 14509 [(3,10)] HALF_D_PLUS_2 [14497] [] [] [] [] [14508,14509,14510,14511] CONDITIONAL_S
IDLE 14510 [(2,10)] HALF_D_PLUS_2 [14497] [] [] [] [] [14508,14509,14510,14511] CONDITIONAL_S
DISCARD 14511 [(3,10)] 0 [14497] [] [] [] [] [14508,14509,14510,14511] CONDITIONAL_S
INJECT_T 14512 [(4,0)] D [] [] [] [] [] [] none
MERGE 14513 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14522,14523,14524,14525] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14514 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14515 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14516 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14517 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14518 [(4,4),(5,4)] D [14501] [] [] [] [((4,4),(5,4))] [14520,14521,14518,14519] CONDITIONAL_S
Y_MEAS 14519 [(5,4)] HALF_D_PLUS_2 [14501] [] [] [] [] [14520,14521,14518,14519] CONDITIONAL_S
IDLE 14520 [(4,4)] HALF_D_PLUS_2 [14501] [] [] [] [] [14520,14521,14518,14519] CONDITIONAL_S
DISCARD 14521 [(5,4)] 0 [14501] [] [] [] [] [14520,14521,14518,14519] CONDITIONAL_S
MERGE 14522 [(4,2),(5,2)] D [14513] [] [] [] [((4,2),(5,2))] [14522,14523,14524,14525] CONDITIONAL_S
Y_MEAS 14523 [(5,2)] HALF_D_PLUS_2 [14513] [] [] [] [] [14522,14523,14524,14525] CONDITIONAL_S
IDLE 14524 [(4,2)] HALF_D_PLUS_2 [14513] [] [] [] [] [14522,14523,14524,14525] CONDITIONAL_S
DISCARD 14525 [(5,2)] 0 [14513] [] [] [] [] [14522,14523,14524,14525] CONDITIONAL_S
MERGE 14526 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14528,14529,14526,14527] CONDITIONAL_S
Y_MEAS 14527 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14528,14529,14526,14527] CONDITIONAL_S
IDLE 14528 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14528,14529,14526,14527] CONDITIONAL_S
DISCARD 14529 [(3,10)] 0 [] [] [] [] [] [14528,14529,14526,14527] CONDITIONAL_S
INJECT_T 14530 [(0,10)] D [] [] [] [] [] [] none
MERGE 14531 [(2,10),(0,10),(1,10)] D [] [14546,14547,14548,14549] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14532 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14533 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14534 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14536,14537,14534,14535] CONDITIONAL_S
Y_MEAS 14535 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14536,14537,14534,14535] CONDITIONAL_S
IDLE 14536 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14536,14537,14534,14535] CONDITIONAL_S
DISCARD 14537 [(5,4)] 0 [] [] [] [] [] [14536,14537,14534,14535] CONDITIONAL_S
INJECT_T 14538 [(0,4)] D [] [] [] [] [] [] none
MERGE 14539 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14560,14561,14562,14563] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14540 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14541 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14542 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14543 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14544 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14545 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14546 [(2,10),(3,10)] D [14531] [] [] [] [((2,10),(3,10))] [14546,14547,14548,14549] CONDITIONAL_S
Y_MEAS 14547 [(3,10)] HALF_D_PLUS_2 [14531] [] [] [] [] [14546,14547,14548,14549] CONDITIONAL_S
IDLE 14548 [(2,10)] HALF_D_PLUS_2 [14531] [] [] [] [] [14546,14547,14548,14549] CONDITIONAL_S
DISCARD 14549 [(3,10)] 0 [14531] [] [] [] [] [14546,14547,14548,14549] CONDITIONAL_S
MERGE 14550 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14552,14553,14550,14551] CONDITIONAL_S
Y_MEAS 14551 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14552,14553,14550,14551] CONDITIONAL_S
IDLE 14552 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14552,14553,14550,14551] CONDITIONAL_S
DISCARD 14553 [(5,2)] 0 [] [] [] [] [] [14552,14553,14550,14551] CONDITIONAL_S
INJECT_T 14554 [(4,0)] D [] [] [] [] [] [] none
MERGE 14555 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14564,14565,14566,14567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14556 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14557 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14558 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14559 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14560 [(4,4),(5,4)] D [14539] [] [] [] [((4,4),(5,4))] [14560,14561,14562,14563] CONDITIONAL_S
Y_MEAS 14561 [(5,4)] HALF_D_PLUS_2 [14539] [] [] [] [] [14560,14561,14562,14563] CONDITIONAL_S
IDLE 14562 [(4,4)] HALF_D_PLUS_2 [14539] [] [] [] [] [14560,14561,14562,14563] CONDITIONAL_S
DISCARD 14563 [(5,4)] 0 [14539] [] [] [] [] [14560,14561,14562,14563] CONDITIONAL_S
MERGE 14564 [(4,2),(5,2)] D [14555] [] [] [] [((4,2),(5,2))] [14564,14565,14566,14567] CONDITIONAL_S
Y_MEAS 14565 [(5,2)] HALF_D_PLUS_2 [14555] [] [] [] [] [14564,14565,14566,14567] CONDITIONAL_S
IDLE 14566 [(4,2)] HALF_D_PLUS_2 [14555] [] [] [] [] [14564,14565,14566,14567] CONDITIONAL_S
DISCARD 14567 [(5,2)] 0 [14555] [] [] [] [] [14564,14565,14566,14567] CONDITIONAL_S
INJECT_T 14568 [(0,10)] D [] [] [] [] [] [] none
MERGE 14569 [(2,10),(0,10),(1,10)] D [] [14580,14581,14582,14583] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14570 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14571 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14572 [(0,4)] D [] [] [] [] [] [] none
MERGE 14573 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14592,14593,14590,14591] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14574 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14575 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14576 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14577 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14578 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14579 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14580 [(2,10),(3,10)] D [14569] [] [] [] [((2,10),(3,10))] [14580,14581,14582,14583] CONDITIONAL_S
Y_MEAS 14581 [(3,10)] HALF_D_PLUS_2 [14569] [] [] [] [] [14580,14581,14582,14583] CONDITIONAL_S
IDLE 14582 [(2,10)] HALF_D_PLUS_2 [14569] [] [] [] [] [14580,14581,14582,14583] CONDITIONAL_S
DISCARD 14583 [(3,10)] 0 [14569] [] [] [] [] [14580,14581,14582,14583] CONDITIONAL_S
INJECT_T 14584 [(4,0)] D [] [] [] [] [] [] none
MERGE 14585 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14594,14595,14596,14597] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14586 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14587 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14588 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14589 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14590 [(4,4),(5,4)] D [14573] [] [] [] [((4,4),(5,4))] [14592,14593,14590,14591] CONDITIONAL_S
Y_MEAS 14591 [(5,4)] HALF_D_PLUS_2 [14573] [] [] [] [] [14592,14593,14590,14591] CONDITIONAL_S
IDLE 14592 [(4,4)] HALF_D_PLUS_2 [14573] [] [] [] [] [14592,14593,14590,14591] CONDITIONAL_S
DISCARD 14593 [(5,4)] 0 [14573] [] [] [] [] [14592,14593,14590,14591] CONDITIONAL_S
MERGE 14594 [(4,2),(5,2)] D [14585] [] [] [] [((4,2),(5,2))] [14594,14595,14596,14597] CONDITIONAL_S
Y_MEAS 14595 [(5,2)] HALF_D_PLUS_2 [14585] [] [] [] [] [14594,14595,14596,14597] CONDITIONAL_S
IDLE 14596 [(4,2)] HALF_D_PLUS_2 [14585] [] [] [] [] [14594,14595,14596,14597] CONDITIONAL_S
DISCARD 14597 [(5,2)] 0 [14585] [] [] [] [] [14594,14595,14596,14597] CONDITIONAL_S
MERGE 14598 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14600,14601,14598,14599] CONDITIONAL_S
Y_MEAS 14599 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14600,14601,14598,14599] CONDITIONAL_S
IDLE 14600 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14600,14601,14598,14599] CONDITIONAL_S
DISCARD 14601 [(3,10)] 0 [] [] [] [] [] [14600,14601,14598,14599] CONDITIONAL_S
INJECT_T 14602 [(0,10)] D [] [] [] [] [] [] none
MERGE 14603 [(2,10),(0,10),(1,10)] D [] [14624,14625,14626,14627] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14604 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14605 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14606 [(4,0)] D [] [] [] [] [] [] none
MERGE 14607 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14628,14629,14630,14631] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14608 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14609 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14610 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14611 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14612 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14612,14613,14614,14615] CONDITIONAL_S
Y_MEAS 14613 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14612,14613,14614,14615] CONDITIONAL_S
IDLE 14614 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14612,14613,14614,14615] CONDITIONAL_S
DISCARD 14615 [(5,4)] 0 [] [] [] [] [] [14612,14613,14614,14615] CONDITIONAL_S
INJECT_T 14616 [(0,4)] D [] [] [] [] [] [] none
MERGE 14617 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14632,14633,14634,14635] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14618 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14619 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14620 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14621 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14622 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14623 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14624 [(2,10),(3,10)] D [14603] [] [] [] [((2,10),(3,10))] [14624,14625,14626,14627] CONDITIONAL_S
Y_MEAS 14625 [(3,10)] HALF_D_PLUS_2 [14603] [] [] [] [] [14624,14625,14626,14627] CONDITIONAL_S
IDLE 14626 [(2,10)] HALF_D_PLUS_2 [14603] [] [] [] [] [14624,14625,14626,14627] CONDITIONAL_S
DISCARD 14627 [(3,10)] 0 [14603] [] [] [] [] [14624,14625,14626,14627] CONDITIONAL_S
MERGE 14628 [(4,2),(5,2)] D [14607] [] [] [] [((4,2),(5,2))] [14628,14629,14630,14631] CONDITIONAL_S
Y_MEAS 14629 [(5,2)] HALF_D_PLUS_2 [14607] [] [] [] [] [14628,14629,14630,14631] CONDITIONAL_S
IDLE 14630 [(4,2)] HALF_D_PLUS_2 [14607] [] [] [] [] [14628,14629,14630,14631] CONDITIONAL_S
DISCARD 14631 [(5,2)] 0 [14607] [] [] [] [] [14628,14629,14630,14631] CONDITIONAL_S
MERGE 14632 [(4,4),(5,4)] D [14617] [] [] [] [((4,4),(5,4))] [14632,14633,14634,14635] CONDITIONAL_S
Y_MEAS 14633 [(5,4)] HALF_D_PLUS_2 [14617] [] [] [] [] [14632,14633,14634,14635] CONDITIONAL_S
IDLE 14634 [(4,4)] HALF_D_PLUS_2 [14617] [] [] [] [] [14632,14633,14634,14635] CONDITIONAL_S
DISCARD 14635 [(5,4)] 0 [14617] [] [] [] [] [14632,14633,14634,14635] CONDITIONAL_S
INJECT_T 14636 [(0,4)] D [] [] [] [] [] [] none
MERGE 14637 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14664,14665,14662,14663] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14638 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14639 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14640 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14641 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14642 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14643 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14644 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14644,14645,14646,14647] CONDITIONAL_S
Y_MEAS 14645 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14644,14645,14646,14647] CONDITIONAL_S
IDLE 14646 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14644,14645,14646,14647] CONDITIONAL_S
DISCARD 14647 [(3,10)] 0 [] [] [] [] [] [14644,14645,14646,14647] CONDITIONAL_S
MERGE 14648 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14648,14649,14650,14651] CONDITIONAL_S
Y_MEAS 14649 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14648,14649,14650,14651] CONDITIONAL_S
IDLE 14650 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14648,14649,14650,14651] CONDITIONAL_S
DISCARD 14651 [(5,2)] 0 [] [] [] [] [] [14648,14649,14650,14651] CONDITIONAL_S
INJECT_T 14652 [(0,10)] D [] [] [] [] [] [] none
MERGE 14653 [(2,10),(0,10),(1,10)] D [] [14666,14667,14668,14669] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14654 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14655 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14656 [(4,0)] D [] [] [] [] [] [] none
MERGE 14657 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14672,14673,14670,14671] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14658 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14659 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14660 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14661 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14662 [(4,4),(5,4)] D [14637] [] [] [] [((4,4),(5,4))] [14664,14665,14662,14663] CONDITIONAL_S
Y_MEAS 14663 [(5,4)] HALF_D_PLUS_2 [14637] [] [] [] [] [14664,14665,14662,14663] CONDITIONAL_S
IDLE 14664 [(4,4)] HALF_D_PLUS_2 [14637] [] [] [] [] [14664,14665,14662,14663] CONDITIONAL_S
DISCARD 14665 [(5,4)] 0 [14637] [] [] [] [] [14664,14665,14662,14663] CONDITIONAL_S
MERGE 14666 [(2,10),(3,10)] D [14653] [] [] [] [((2,10),(3,10))] [14666,14667,14668,14669] CONDITIONAL_S
Y_MEAS 14667 [(3,10)] HALF_D_PLUS_2 [14653] [] [] [] [] [14666,14667,14668,14669] CONDITIONAL_S
IDLE 14668 [(2,10)] HALF_D_PLUS_2 [14653] [] [] [] [] [14666,14667,14668,14669] CONDITIONAL_S
DISCARD 14669 [(3,10)] 0 [14653] [] [] [] [] [14666,14667,14668,14669] CONDITIONAL_S
MERGE 14670 [(4,2),(5,2)] D [14657] [] [] [] [((4,2),(5,2))] [14672,14673,14670,14671] CONDITIONAL_S
Y_MEAS 14671 [(5,2)] HALF_D_PLUS_2 [14657] [] [] [] [] [14672,14673,14670,14671] CONDITIONAL_S
IDLE 14672 [(4,2)] HALF_D_PLUS_2 [14657] [] [] [] [] [14672,14673,14670,14671] CONDITIONAL_S
DISCARD 14673 [(5,2)] 0 [14657] [] [] [] [] [14672,14673,14670,14671] CONDITIONAL_S
INJECT_T 14674 [(0,10)] D [] [] [] [] [] [] none
MERGE 14675 [(2,10),(0,10),(1,10)] D [] [14690,14691,14692,14693] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14676 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14677 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14678 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14680,14681,14678,14679] CONDITIONAL_S
Y_MEAS 14679 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14680,14681,14678,14679] CONDITIONAL_S
IDLE 14680 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14680,14681,14678,14679] CONDITIONAL_S
DISCARD 14681 [(5,4)] 0 [] [] [] [] [] [14680,14681,14678,14679] CONDITIONAL_S
INJECT_T 14682 [(0,4)] D [] [] [] [] [] [] none
MERGE 14683 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14704,14705,14706,14707] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14684 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14685 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14686 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14687 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14688 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14689 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14690 [(2,10),(3,10)] D [14675] [] [] [] [((2,10),(3,10))] [14690,14691,14692,14693] CONDITIONAL_S
Y_MEAS 14691 [(3,10)] HALF_D_PLUS_2 [14675] [] [] [] [] [14690,14691,14692,14693] CONDITIONAL_S
IDLE 14692 [(2,10)] HALF_D_PLUS_2 [14675] [] [] [] [] [14690,14691,14692,14693] CONDITIONAL_S
DISCARD 14693 [(3,10)] 0 [14675] [] [] [] [] [14690,14691,14692,14693] CONDITIONAL_S
MERGE 14694 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14696,14697,14694,14695] CONDITIONAL_S
Y_MEAS 14695 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14696,14697,14694,14695] CONDITIONAL_S
IDLE 14696 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14696,14697,14694,14695] CONDITIONAL_S
DISCARD 14697 [(5,2)] 0 [] [] [] [] [] [14696,14697,14694,14695] CONDITIONAL_S
INJECT_T 14698 [(4,0)] D [] [] [] [] [] [] none
MERGE 14699 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14708,14709,14710,14711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14700 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14701 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14702 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14703 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14704 [(4,4),(5,4)] D [14683] [] [] [] [((4,4),(5,4))] [14704,14705,14706,14707] CONDITIONAL_S
Y_MEAS 14705 [(5,4)] HALF_D_PLUS_2 [14683] [] [] [] [] [14704,14705,14706,14707] CONDITIONAL_S
IDLE 14706 [(4,4)] HALF_D_PLUS_2 [14683] [] [] [] [] [14704,14705,14706,14707] CONDITIONAL_S
DISCARD 14707 [(5,4)] 0 [14683] [] [] [] [] [14704,14705,14706,14707] CONDITIONAL_S
MERGE 14708 [(4,2),(5,2)] D [14699] [] [] [] [((4,2),(5,2))] [14708,14709,14710,14711] CONDITIONAL_S
Y_MEAS 14709 [(5,2)] HALF_D_PLUS_2 [14699] [] [] [] [] [14708,14709,14710,14711] CONDITIONAL_S
IDLE 14710 [(4,2)] HALF_D_PLUS_2 [14699] [] [] [] [] [14708,14709,14710,14711] CONDITIONAL_S
DISCARD 14711 [(5,2)] 0 [14699] [] [] [] [] [14708,14709,14710,14711] CONDITIONAL_S
MERGE 14712 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14712,14713,14714,14715] CONDITIONAL_S
Y_MEAS 14713 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14712,14713,14714,14715] CONDITIONAL_S
IDLE 14714 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14712,14713,14714,14715] CONDITIONAL_S
DISCARD 14715 [(3,10)] 0 [] [] [] [] [] [14712,14713,14714,14715] CONDITIONAL_S
INJECT_T 14716 [(0,10)] D [] [] [] [] [] [] none
MERGE 14717 [(2,10),(0,10),(1,10)] D [] [14732,14733,14734,14735] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14718 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14719 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14720 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14720,14721,14722,14723] CONDITIONAL_S
Y_MEAS 14721 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14720,14721,14722,14723] CONDITIONAL_S
IDLE 14722 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14720,14721,14722,14723] CONDITIONAL_S
DISCARD 14723 [(5,4)] 0 [] [] [] [] [] [14720,14721,14722,14723] CONDITIONAL_S
INJECT_T 14724 [(0,4)] D [] [] [] [] [] [] none
MERGE 14725 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14746,14747,14748,14749] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14726 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14727 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14728 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14729 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14730 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14731 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14732 [(2,10),(3,10)] D [14717] [] [] [] [((2,10),(3,10))] [14732,14733,14734,14735] CONDITIONAL_S
Y_MEAS 14733 [(3,10)] HALF_D_PLUS_2 [14717] [] [] [] [] [14732,14733,14734,14735] CONDITIONAL_S
IDLE 14734 [(2,10)] HALF_D_PLUS_2 [14717] [] [] [] [] [14732,14733,14734,14735] CONDITIONAL_S
DISCARD 14735 [(3,10)] 0 [14717] [] [] [] [] [14732,14733,14734,14735] CONDITIONAL_S
MERGE 14736 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14736,14737,14738,14739] CONDITIONAL_S
Y_MEAS 14737 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14736,14737,14738,14739] CONDITIONAL_S
IDLE 14738 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14736,14737,14738,14739] CONDITIONAL_S
DISCARD 14739 [(5,2)] 0 [] [] [] [] [] [14736,14737,14738,14739] CONDITIONAL_S
INJECT_T 14740 [(4,0)] D [] [] [] [] [] [] none
MERGE 14741 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14752,14753,14750,14751] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14742 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14743 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14744 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14745 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14746 [(4,4),(5,4)] D [14725] [] [] [] [((4,4),(5,4))] [14746,14747,14748,14749] CONDITIONAL_S
Y_MEAS 14747 [(5,4)] HALF_D_PLUS_2 [14725] [] [] [] [] [14746,14747,14748,14749] CONDITIONAL_S
IDLE 14748 [(4,4)] HALF_D_PLUS_2 [14725] [] [] [] [] [14746,14747,14748,14749] CONDITIONAL_S
DISCARD 14749 [(5,4)] 0 [14725] [] [] [] [] [14746,14747,14748,14749] CONDITIONAL_S
MERGE 14750 [(4,2),(5,2)] D [14741] [] [] [] [((4,2),(5,2))] [14752,14753,14750,14751] CONDITIONAL_S
Y_MEAS 14751 [(5,2)] HALF_D_PLUS_2 [14741] [] [] [] [] [14752,14753,14750,14751] CONDITIONAL_S
IDLE 14752 [(4,2)] HALF_D_PLUS_2 [14741] [] [] [] [] [14752,14753,14750,14751] CONDITIONAL_S
DISCARD 14753 [(5,2)] 0 [14741] [] [] [] [] [14752,14753,14750,14751] CONDITIONAL_S
MERGE 14754 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14754,14755,14756,14757] CONDITIONAL_S
Y_MEAS 14755 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14754,14755,14756,14757] CONDITIONAL_S
IDLE 14756 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14754,14755,14756,14757] CONDITIONAL_S
DISCARD 14757 [(3,10)] 0 [] [] [] [] [] [14754,14755,14756,14757] CONDITIONAL_S
INJECT_T 14758 [(0,10)] D [] [] [] [] [] [] none
MERGE 14759 [(2,10),(0,10),(1,10)] D [] [14776,14777,14774,14775] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14760 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14761 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14762 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14762,14763,14764,14765] CONDITIONAL_S
Y_MEAS 14763 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14762,14763,14764,14765] CONDITIONAL_S
IDLE 14764 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14762,14763,14764,14765] CONDITIONAL_S
DISCARD 14765 [(5,4)] 0 [] [] [] [] [] [14762,14763,14764,14765] CONDITIONAL_S
INJECT_T 14766 [(0,4)] D [] [] [] [] [] [] none
MERGE 14767 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14788,14789,14790,14791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14768 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14769 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14770 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14771 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14772 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14773 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14774 [(2,10),(3,10)] D [14759] [] [] [] [((2,10),(3,10))] [14776,14777,14774,14775] CONDITIONAL_S
Y_MEAS 14775 [(3,10)] HALF_D_PLUS_2 [14759] [] [] [] [] [14776,14777,14774,14775] CONDITIONAL_S
IDLE 14776 [(2,10)] HALF_D_PLUS_2 [14759] [] [] [] [] [14776,14777,14774,14775] CONDITIONAL_S
DISCARD 14777 [(3,10)] 0 [14759] [] [] [] [] [14776,14777,14774,14775] CONDITIONAL_S
MERGE 14778 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14778,14779,14780,14781] CONDITIONAL_S
Y_MEAS 14779 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14778,14779,14780,14781] CONDITIONAL_S
IDLE 14780 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14778,14779,14780,14781] CONDITIONAL_S
DISCARD 14781 [(5,2)] 0 [] [] [] [] [] [14778,14779,14780,14781] CONDITIONAL_S
INJECT_T 14782 [(4,0)] D [] [] [] [] [] [] none
MERGE 14783 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14792,14793,14794,14795] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14784 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14785 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14786 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14787 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14788 [(4,4),(5,4)] D [14767] [] [] [] [((4,4),(5,4))] [14788,14789,14790,14791] CONDITIONAL_S
Y_MEAS 14789 [(5,4)] HALF_D_PLUS_2 [14767] [] [] [] [] [14788,14789,14790,14791] CONDITIONAL_S
IDLE 14790 [(4,4)] HALF_D_PLUS_2 [14767] [] [] [] [] [14788,14789,14790,14791] CONDITIONAL_S
DISCARD 14791 [(5,4)] 0 [14767] [] [] [] [] [14788,14789,14790,14791] CONDITIONAL_S
MERGE 14792 [(4,2),(5,2)] D [14783] [] [] [] [((4,2),(5,2))] [14792,14793,14794,14795] CONDITIONAL_S
Y_MEAS 14793 [(5,2)] HALF_D_PLUS_2 [14783] [] [] [] [] [14792,14793,14794,14795] CONDITIONAL_S
IDLE 14794 [(4,2)] HALF_D_PLUS_2 [14783] [] [] [] [] [14792,14793,14794,14795] CONDITIONAL_S
DISCARD 14795 [(5,2)] 0 [14783] [] [] [] [] [14792,14793,14794,14795] CONDITIONAL_S
INJECT_T 14796 [(0,4)] D [] [] [] [] [] [] none
MERGE 14797 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14812,14813,14814,14815] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14798 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14799 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14800 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14801 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14802 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14803 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14804 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14804,14805,14806,14807] CONDITIONAL_S
Y_MEAS 14805 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14804,14805,14806,14807] CONDITIONAL_S
IDLE 14806 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14804,14805,14806,14807] CONDITIONAL_S
DISCARD 14807 [(3,10)] 0 [] [] [] [] [] [14804,14805,14806,14807] CONDITIONAL_S
INJECT_T 14808 [(0,10)] D [] [] [] [] [] [] none
MERGE 14809 [(2,10),(0,10),(1,10)] D [] [14816,14817,14818,14819] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14810 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14811 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14812 [(4,4),(5,4)] D [14797] [] [] [] [((4,4),(5,4))] [14812,14813,14814,14815] CONDITIONAL_S
Y_MEAS 14813 [(5,4)] HALF_D_PLUS_2 [14797] [] [] [] [] [14812,14813,14814,14815] CONDITIONAL_S
IDLE 14814 [(4,4)] HALF_D_PLUS_2 [14797] [] [] [] [] [14812,14813,14814,14815] CONDITIONAL_S
DISCARD 14815 [(5,4)] 0 [14797] [] [] [] [] [14812,14813,14814,14815] CONDITIONAL_S
MERGE 14816 [(2,10),(3,10)] D [14809] [] [] [] [((2,10),(3,10))] [14816,14817,14818,14819] CONDITIONAL_S
Y_MEAS 14817 [(3,10)] HALF_D_PLUS_2 [14809] [] [] [] [] [14816,14817,14818,14819] CONDITIONAL_S
IDLE 14818 [(2,10)] HALF_D_PLUS_2 [14809] [] [] [] [] [14816,14817,14818,14819] CONDITIONAL_S
DISCARD 14819 [(3,10)] 0 [14809] [] [] [] [] [14816,14817,14818,14819] CONDITIONAL_S
MERGE 14820 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14820,14821,14822,14823] CONDITIONAL_S
Y_MEAS 14821 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14820,14821,14822,14823] CONDITIONAL_S
IDLE 14822 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14820,14821,14822,14823] CONDITIONAL_S
DISCARD 14823 [(5,2)] 0 [] [] [] [] [] [14820,14821,14822,14823] CONDITIONAL_S
INJECT_T 14824 [(4,0)] D [] [] [] [] [] [] none
MERGE 14825 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14832,14833,14830,14831] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14826 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14827 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14828 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14829 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14830 [(4,2),(5,2)] D [14825] [] [] [] [((4,2),(5,2))] [14832,14833,14830,14831] CONDITIONAL_S
Y_MEAS 14831 [(5,2)] HALF_D_PLUS_2 [14825] [] [] [] [] [14832,14833,14830,14831] CONDITIONAL_S
IDLE 14832 [(4,2)] HALF_D_PLUS_2 [14825] [] [] [] [] [14832,14833,14830,14831] CONDITIONAL_S
DISCARD 14833 [(5,2)] 0 [14825] [] [] [] [] [14832,14833,14830,14831] CONDITIONAL_S
INJECT_T 14834 [(0,10)] D [] [] [] [] [] [] none
MERGE 14835 [(2,10),(0,10),(1,10)] D [] [14850,14851,14852,14853] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14836 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14837 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14838 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14840,14841,14838,14839] CONDITIONAL_S
Y_MEAS 14839 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14840,14841,14838,14839] CONDITIONAL_S
IDLE 14840 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14840,14841,14838,14839] CONDITIONAL_S
DISCARD 14841 [(5,4)] 0 [] [] [] [] [] [14840,14841,14838,14839] CONDITIONAL_S
INJECT_T 14842 [(0,4)] D [] [] [] [] [] [] none
MERGE 14843 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14856,14857,14854,14855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14844 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14845 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14846 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14847 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14848 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14849 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14850 [(2,10),(3,10)] D [14835] [] [] [] [((2,10),(3,10))] [14850,14851,14852,14853] CONDITIONAL_S
Y_MEAS 14851 [(3,10)] HALF_D_PLUS_2 [14835] [] [] [] [] [14850,14851,14852,14853] CONDITIONAL_S
IDLE 14852 [(2,10)] HALF_D_PLUS_2 [14835] [] [] [] [] [14850,14851,14852,14853] CONDITIONAL_S
DISCARD 14853 [(3,10)] 0 [14835] [] [] [] [] [14850,14851,14852,14853] CONDITIONAL_S
MERGE 14854 [(4,4),(5,4)] D [14843] [] [] [] [((4,4),(5,4))] [14856,14857,14854,14855] CONDITIONAL_S
Y_MEAS 14855 [(5,4)] HALF_D_PLUS_2 [14843] [] [] [] [] [14856,14857,14854,14855] CONDITIONAL_S
IDLE 14856 [(4,4)] HALF_D_PLUS_2 [14843] [] [] [] [] [14856,14857,14854,14855] CONDITIONAL_S
DISCARD 14857 [(5,4)] 0 [14843] [] [] [] [] [14856,14857,14854,14855] CONDITIONAL_S
MERGE 14858 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14858,14859,14860,14861] CONDITIONAL_S
Y_MEAS 14859 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14858,14859,14860,14861] CONDITIONAL_S
IDLE 14860 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14858,14859,14860,14861] CONDITIONAL_S
DISCARD 14861 [(5,2)] 0 [] [] [] [] [] [14858,14859,14860,14861] CONDITIONAL_S
INJECT_T 14862 [(4,0)] D [] [] [] [] [] [] none
MERGE 14863 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14868,14869,14870,14871] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14864 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14865 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14866 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14867 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14868 [(4,2),(5,2)] D [14863] [] [] [] [((4,2),(5,2))] [14868,14869,14870,14871] CONDITIONAL_S
Y_MEAS 14869 [(5,2)] HALF_D_PLUS_2 [14863] [] [] [] [] [14868,14869,14870,14871] CONDITIONAL_S
IDLE 14870 [(4,2)] HALF_D_PLUS_2 [14863] [] [] [] [] [14868,14869,14870,14871] CONDITIONAL_S
DISCARD 14871 [(5,2)] 0 [14863] [] [] [] [] [14868,14869,14870,14871] CONDITIONAL_S
MERGE 14872 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14872,14873,14874,14875] CONDITIONAL_S
Y_MEAS 14873 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14872,14873,14874,14875] CONDITIONAL_S
IDLE 14874 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14872,14873,14874,14875] CONDITIONAL_S
DISCARD 14875 [(3,10)] 0 [] [] [] [] [] [14872,14873,14874,14875] CONDITIONAL_S
INJECT_T 14876 [(0,10)] D [] [] [] [] [] [] none
MERGE 14877 [(2,10),(0,10),(1,10)] D [] [14892,14893,14894,14895] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14878 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14879 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14880 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14880,14881,14882,14883] CONDITIONAL_S
Y_MEAS 14881 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14880,14881,14882,14883] CONDITIONAL_S
IDLE 14882 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14880,14881,14882,14883] CONDITIONAL_S
DISCARD 14883 [(5,4)] 0 [] [] [] [] [] [14880,14881,14882,14883] CONDITIONAL_S
INJECT_T 14884 [(0,4)] D [] [] [] [] [] [] none
MERGE 14885 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14896,14897,14898,14899] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14886 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14887 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14888 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14889 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14890 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14891 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14892 [(2,10),(3,10)] D [14877] [] [] [] [((2,10),(3,10))] [14892,14893,14894,14895] CONDITIONAL_S
Y_MEAS 14893 [(3,10)] HALF_D_PLUS_2 [14877] [] [] [] [] [14892,14893,14894,14895] CONDITIONAL_S
IDLE 14894 [(2,10)] HALF_D_PLUS_2 [14877] [] [] [] [] [14892,14893,14894,14895] CONDITIONAL_S
DISCARD 14895 [(3,10)] 0 [14877] [] [] [] [] [14892,14893,14894,14895] CONDITIONAL_S
MERGE 14896 [(4,4),(5,4)] D [14885] [] [] [] [((4,4),(5,4))] [14896,14897,14898,14899] CONDITIONAL_S
Y_MEAS 14897 [(5,4)] HALF_D_PLUS_2 [14885] [] [] [] [] [14896,14897,14898,14899] CONDITIONAL_S
IDLE 14898 [(4,4)] HALF_D_PLUS_2 [14885] [] [] [] [] [14896,14897,14898,14899] CONDITIONAL_S
DISCARD 14899 [(5,4)] 0 [14885] [] [] [] [] [14896,14897,14898,14899] CONDITIONAL_S
MERGE 14900 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14900,14901,14902,14903] CONDITIONAL_S
Y_MEAS 14901 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14900,14901,14902,14903] CONDITIONAL_S
IDLE 14902 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14900,14901,14902,14903] CONDITIONAL_S
DISCARD 14903 [(5,2)] 0 [] [] [] [] [] [14900,14901,14902,14903] CONDITIONAL_S
INJECT_T 14904 [(4,0)] D [] [] [] [] [] [] none
MERGE 14905 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14912,14913,14910,14911] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14906 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14907 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14908 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14909 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14910 [(4,2),(5,2)] D [14905] [] [] [] [((4,2),(5,2))] [14912,14913,14910,14911] CONDITIONAL_S
Y_MEAS 14911 [(5,2)] HALF_D_PLUS_2 [14905] [] [] [] [] [14912,14913,14910,14911] CONDITIONAL_S
IDLE 14912 [(4,2)] HALF_D_PLUS_2 [14905] [] [] [] [] [14912,14913,14910,14911] CONDITIONAL_S
DISCARD 14913 [(5,2)] 0 [14905] [] [] [] [] [14912,14913,14910,14911] CONDITIONAL_S
INJECT_T 14914 [(0,10)] D [] [] [] [] [] [] none
MERGE 14915 [(2,10),(0,10),(1,10)] D [] [14928,14929,14926,14927] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14916 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14917 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14918 [(0,4)] D [] [] [] [] [] [] none
MERGE 14919 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14930,14931,14932,14933] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14920 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14921 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14922 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14923 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14924 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14925 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14926 [(2,10),(3,10)] D [14915] [] [] [] [((2,10),(3,10))] [14928,14929,14926,14927] CONDITIONAL_S
Y_MEAS 14927 [(3,10)] HALF_D_PLUS_2 [14915] [] [] [] [] [14928,14929,14926,14927] CONDITIONAL_S
IDLE 14928 [(2,10)] HALF_D_PLUS_2 [14915] [] [] [] [] [14928,14929,14926,14927] CONDITIONAL_S
DISCARD 14929 [(3,10)] 0 [14915] [] [] [] [] [14928,14929,14926,14927] CONDITIONAL_S
MERGE 14930 [(4,4),(5,4)] D [14919] [] [] [] [((4,4),(5,4))] [14930,14931,14932,14933] CONDITIONAL_S
Y_MEAS 14931 [(5,4)] HALF_D_PLUS_2 [14919] [] [] [] [] [14930,14931,14932,14933] CONDITIONAL_S
IDLE 14932 [(4,4)] HALF_D_PLUS_2 [14919] [] [] [] [] [14930,14931,14932,14933] CONDITIONAL_S
DISCARD 14933 [(5,4)] 0 [14919] [] [] [] [] [14930,14931,14932,14933] CONDITIONAL_S
INJECT_T 14934 [(4,0)] D [] [] [] [] [] [] none
MERGE 14935 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14940,14941,14942,14943] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14936 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14937 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14938 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14939 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14940 [(4,2),(5,2)] D [14935] [] [] [] [((4,2),(5,2))] [14940,14941,14942,14943] CONDITIONAL_S
Y_MEAS 14941 [(5,2)] HALF_D_PLUS_2 [14935] [] [] [] [] [14940,14941,14942,14943] CONDITIONAL_S
IDLE 14942 [(4,2)] HALF_D_PLUS_2 [14935] [] [] [] [] [14940,14941,14942,14943] CONDITIONAL_S
DISCARD 14943 [(5,2)] 0 [14935] [] [] [] [] [14940,14941,14942,14943] CONDITIONAL_S
MERGE 14944 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14944,14945,14946,14947] CONDITIONAL_S
Y_MEAS 14945 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14944,14945,14946,14947] CONDITIONAL_S
IDLE 14946 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14944,14945,14946,14947] CONDITIONAL_S
DISCARD 14947 [(3,10)] 0 [] [] [] [] [] [14944,14945,14946,14947] CONDITIONAL_S
INJECT_T 14948 [(0,10)] D [] [] [] [] [] [] none
MERGE 14949 [(2,10),(0,10),(1,10)] D [] [14964,14965,14966,14967] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14950 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14951 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14952 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14952,14953,14954,14955] CONDITIONAL_S
Y_MEAS 14953 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14952,14953,14954,14955] CONDITIONAL_S
IDLE 14954 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14952,14953,14954,14955] CONDITIONAL_S
DISCARD 14955 [(5,4)] 0 [] [] [] [] [] [14952,14953,14954,14955] CONDITIONAL_S
INJECT_T 14956 [(0,4)] D [] [] [] [] [] [] none
MERGE 14957 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14976,14977,14974,14975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14958 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14959 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14960 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14961 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14962 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14963 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14964 [(2,10),(3,10)] D [14949] [] [] [] [((2,10),(3,10))] [14964,14965,14966,14967] CONDITIONAL_S
Y_MEAS 14965 [(3,10)] HALF_D_PLUS_2 [14949] [] [] [] [] [14964,14965,14966,14967] CONDITIONAL_S
IDLE 14966 [(2,10)] HALF_D_PLUS_2 [14949] [] [] [] [] [14964,14965,14966,14967] CONDITIONAL_S
DISCARD 14967 [(3,10)] 0 [14949] [] [] [] [] [14964,14965,14966,14967] CONDITIONAL_S
INJECT_T 14968 [(4,0)] D [] [] [] [] [] [] none
MERGE 14969 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14978,14979,14980,14981] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14970 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14971 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14972 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14973 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14974 [(4,4),(5,4)] D [14957] [] [] [] [((4,4),(5,4))] [14976,14977,14974,14975] CONDITIONAL_S
Y_MEAS 14975 [(5,4)] HALF_D_PLUS_2 [14957] [] [] [] [] [14976,14977,14974,14975] CONDITIONAL_S
IDLE 14976 [(4,4)] HALF_D_PLUS_2 [14957] [] [] [] [] [14976,14977,14974,14975] CONDITIONAL_S
DISCARD 14977 [(5,4)] 0 [14957] [] [] [] [] [14976,14977,14974,14975] CONDITIONAL_S
MERGE 14978 [(4,2),(5,2)] D [14969] [] [] [] [((4,2),(5,2))] [14978,14979,14980,14981] CONDITIONAL_S
Y_MEAS 14979 [(5,2)] HALF_D_PLUS_2 [14969] [] [] [] [] [14978,14979,14980,14981] CONDITIONAL_S
IDLE 14980 [(4,2)] HALF_D_PLUS_2 [14969] [] [] [] [] [14978,14979,14980,14981] CONDITIONAL_S
DISCARD 14981 [(5,2)] 0 [14969] [] [] [] [] [14978,14979,14980,14981] CONDITIONAL_S
INJECT_T 14982 [(0,10)] D [] [] [] [] [] [] none
MERGE 14983 [(2,10),(0,10),(1,10)] D [] [14994,14995,14996,14997] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14984 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14985 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14986 [(0,4)] D [] [] [] [] [] [] none
MERGE 14987 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15004,15005,15006,15007] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14988 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14989 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14990 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14991 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14992 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14993 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14994 [(2,10),(3,10)] D [14983] [] [] [] [((2,10),(3,10))] [14994,14995,14996,14997] CONDITIONAL_S
Y_MEAS 14995 [(3,10)] HALF_D_PLUS_2 [14983] [] [] [] [] [14994,14995,14996,14997] CONDITIONAL_S
IDLE 14996 [(2,10)] HALF_D_PLUS_2 [14983] [] [] [] [] [14994,14995,14996,14997] CONDITIONAL_S
DISCARD 14997 [(3,10)] 0 [14983] [] [] [] [] [14994,14995,14996,14997] CONDITIONAL_S
INJECT_T 14998 [(4,0)] D [] [] [] [] [] [] none
MERGE 14999 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15008,15009,15010,15011] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15000 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15001 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15002 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15003 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15004 [(4,4),(5,4)] D [14987] [] [] [] [((4,4),(5,4))] [15004,15005,15006,15007] CONDITIONAL_S
Y_MEAS 15005 [(5,4)] HALF_D_PLUS_2 [14987] [] [] [] [] [15004,15005,15006,15007] CONDITIONAL_S
IDLE 15006 [(4,4)] HALF_D_PLUS_2 [14987] [] [] [] [] [15004,15005,15006,15007] CONDITIONAL_S
DISCARD 15007 [(5,4)] 0 [14987] [] [] [] [] [15004,15005,15006,15007] CONDITIONAL_S
MERGE 15008 [(4,2),(5,2)] D [14999] [] [] [] [((4,2),(5,2))] [15008,15009,15010,15011] CONDITIONAL_S
Y_MEAS 15009 [(5,2)] HALF_D_PLUS_2 [14999] [] [] [] [] [15008,15009,15010,15011] CONDITIONAL_S
IDLE 15010 [(4,2)] HALF_D_PLUS_2 [14999] [] [] [] [] [15008,15009,15010,15011] CONDITIONAL_S
DISCARD 15011 [(5,2)] 0 [14999] [] [] [] [] [15008,15009,15010,15011] CONDITIONAL_S
INJECT_T 15012 [(0,10)] D [] [] [] [] [] [] none
MERGE 15013 [(2,10),(0,10),(1,10)] D [] [15024,15025,15026,15027] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15014 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15015 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15016 [(0,4)] D [] [] [] [] [] [] none
MERGE 15017 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15034,15035,15036,15037] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15018 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15019 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15020 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15021 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15022 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15023 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15024 [(2,10),(3,10)] D [15013] [] [] [] [((2,10),(3,10))] [15024,15025,15026,15027] CONDITIONAL_S
Y_MEAS 15025 [(3,10)] HALF_D_PLUS_2 [15013] [] [] [] [] [15024,15025,15026,15027] CONDITIONAL_S
IDLE 15026 [(2,10)] HALF_D_PLUS_2 [15013] [] [] [] [] [15024,15025,15026,15027] CONDITIONAL_S
DISCARD 15027 [(3,10)] 0 [15013] [] [] [] [] [15024,15025,15026,15027] CONDITIONAL_S
INJECT_T 15028 [(4,0)] D [] [] [] [] [] [] none
MERGE 15029 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15040,15041,15038,15039] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15030 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15031 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15032 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15033 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15034 [(4,4),(5,4)] D [15017] [] [] [] [((4,4),(5,4))] [15034,15035,15036,15037] CONDITIONAL_S
Y_MEAS 15035 [(5,4)] HALF_D_PLUS_2 [15017] [] [] [] [] [15034,15035,15036,15037] CONDITIONAL_S
IDLE 15036 [(4,4)] HALF_D_PLUS_2 [15017] [] [] [] [] [15034,15035,15036,15037] CONDITIONAL_S
DISCARD 15037 [(5,4)] 0 [15017] [] [] [] [] [15034,15035,15036,15037] CONDITIONAL_S
MERGE 15038 [(4,2),(5,2)] D [15029] [] [] [] [((4,2),(5,2))] [15040,15041,15038,15039] CONDITIONAL_S
Y_MEAS 15039 [(5,2)] HALF_D_PLUS_2 [15029] [] [] [] [] [15040,15041,15038,15039] CONDITIONAL_S
IDLE 15040 [(4,2)] HALF_D_PLUS_2 [15029] [] [] [] [] [15040,15041,15038,15039] CONDITIONAL_S
DISCARD 15041 [(5,2)] 0 [15029] [] [] [] [] [15040,15041,15038,15039] CONDITIONAL_S
INJECT_T 15042 [(0,4)] D [] [] [] [] [] [] none
MERGE 15043 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15064,15065,15066,15067] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15044 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15045 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15046 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15047 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15048 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15049 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15050 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15050,15051,15052,15053] CONDITIONAL_S
Y_MEAS 15051 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15050,15051,15052,15053] CONDITIONAL_S
IDLE 15052 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15050,15051,15052,15053] CONDITIONAL_S
DISCARD 15053 [(3,10)] 0 [] [] [] [] [] [15050,15051,15052,15053] CONDITIONAL_S
INJECT_T 15054 [(0,10)] D [] [] [] [] [] [] none
MERGE 15055 [(2,10),(0,10),(1,10)] D [] [15068,15069,15070,15071] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15056 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15057 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15058 [(4,0)] D [] [] [] [] [] [] none
MERGE 15059 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15072,15073,15074,15075] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15060 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15061 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15062 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15063 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15064 [(4,4),(5,4)] D [15043] [] [] [] [((4,4),(5,4))] [15064,15065,15066,15067] CONDITIONAL_S
Y_MEAS 15065 [(5,4)] HALF_D_PLUS_2 [15043] [] [] [] [] [15064,15065,15066,15067] CONDITIONAL_S
IDLE 15066 [(4,4)] HALF_D_PLUS_2 [15043] [] [] [] [] [15064,15065,15066,15067] CONDITIONAL_S
DISCARD 15067 [(5,4)] 0 [15043] [] [] [] [] [15064,15065,15066,15067] CONDITIONAL_S
MERGE 15068 [(2,10),(3,10)] D [15055] [] [] [] [((2,10),(3,10))] [15068,15069,15070,15071] CONDITIONAL_S
Y_MEAS 15069 [(3,10)] HALF_D_PLUS_2 [15055] [] [] [] [] [15068,15069,15070,15071] CONDITIONAL_S
IDLE 15070 [(2,10)] HALF_D_PLUS_2 [15055] [] [] [] [] [15068,15069,15070,15071] CONDITIONAL_S
DISCARD 15071 [(3,10)] 0 [15055] [] [] [] [] [15068,15069,15070,15071] CONDITIONAL_S
MERGE 15072 [(4,2),(5,2)] D [15059] [] [] [] [((4,2),(5,2))] [15072,15073,15074,15075] CONDITIONAL_S
Y_MEAS 15073 [(5,2)] HALF_D_PLUS_2 [15059] [] [] [] [] [15072,15073,15074,15075] CONDITIONAL_S
IDLE 15074 [(4,2)] HALF_D_PLUS_2 [15059] [] [] [] [] [15072,15073,15074,15075] CONDITIONAL_S
DISCARD 15075 [(5,2)] 0 [15059] [] [] [] [] [15072,15073,15074,15075] CONDITIONAL_S
INJECT_T 15076 [(0,4)] D [] [] [] [] [] [] none
MERGE 15077 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15084,15085,15086,15087] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15078 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15079 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15080 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15081 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15082 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15083 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15084 [(4,4),(5,4)] D [15077] [] [] [] [((4,4),(5,4))] [15084,15085,15086,15087] CONDITIONAL_S
Y_MEAS 15085 [(5,4)] HALF_D_PLUS_2 [15077] [] [] [] [] [15084,15085,15086,15087] CONDITIONAL_S
IDLE 15086 [(4,4)] HALF_D_PLUS_2 [15077] [] [] [] [] [15084,15085,15086,15087] CONDITIONAL_S
DISCARD 15087 [(5,4)] 0 [15077] [] [] [] [] [15084,15085,15086,15087] CONDITIONAL_S
MERGE 15088 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15088,15089,15090,15091] CONDITIONAL_S
Y_MEAS 15089 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15088,15089,15090,15091] CONDITIONAL_S
IDLE 15090 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15088,15089,15090,15091] CONDITIONAL_S
DISCARD 15091 [(3,10)] 0 [] [] [] [] [] [15088,15089,15090,15091] CONDITIONAL_S
MERGE 15092 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15092,15093,15094,15095] CONDITIONAL_S
Y_MEAS 15093 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15092,15093,15094,15095] CONDITIONAL_S
IDLE 15094 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15092,15093,15094,15095] CONDITIONAL_S
DISCARD 15095 [(5,2)] 0 [] [] [] [] [] [15092,15093,15094,15095] CONDITIONAL_S
INJECT_T 15096 [(0,10)] D [] [] [] [] [] [] none
MERGE 15097 [(2,10),(0,10),(1,10)] D [] [15106,15107,15108,15109] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15098 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15099 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15100 [(4,0)] D [] [] [] [] [] [] none
MERGE 15101 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15112,15113,15110,15111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15102 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15103 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15104 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15105 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15106 [(2,10),(3,10)] D [15097] [] [] [] [((2,10),(3,10))] [15106,15107,15108,15109] CONDITIONAL_S
Y_MEAS 15107 [(3,10)] HALF_D_PLUS_2 [15097] [] [] [] [] [15106,15107,15108,15109] CONDITIONAL_S
IDLE 15108 [(2,10)] HALF_D_PLUS_2 [15097] [] [] [] [] [15106,15107,15108,15109] CONDITIONAL_S
DISCARD 15109 [(3,10)] 0 [15097] [] [] [] [] [15106,15107,15108,15109] CONDITIONAL_S
MERGE 15110 [(4,2),(5,2)] D [15101] [] [] [] [((4,2),(5,2))] [15112,15113,15110,15111] CONDITIONAL_S
Y_MEAS 15111 [(5,2)] HALF_D_PLUS_2 [15101] [] [] [] [] [15112,15113,15110,15111] CONDITIONAL_S
IDLE 15112 [(4,2)] HALF_D_PLUS_2 [15101] [] [] [] [] [15112,15113,15110,15111] CONDITIONAL_S
DISCARD 15113 [(5,2)] 0 [15101] [] [] [] [] [15112,15113,15110,15111] CONDITIONAL_S
INJECT_T 15114 [(0,4)] D [] [] [] [] [] [] none
MERGE 15115 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15122,15123,15124,15125] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15116 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15117 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15118 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15119 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15120 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15121 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15122 [(4,4),(5,4)] D [15115] [] [] [] [((4,4),(5,4))] [15122,15123,15124,15125] CONDITIONAL_S
Y_MEAS 15123 [(5,4)] HALF_D_PLUS_2 [15115] [] [] [] [] [15122,15123,15124,15125] CONDITIONAL_S
IDLE 15124 [(4,4)] HALF_D_PLUS_2 [15115] [] [] [] [] [15122,15123,15124,15125] CONDITIONAL_S
DISCARD 15125 [(5,4)] 0 [15115] [] [] [] [] [15122,15123,15124,15125] CONDITIONAL_S
INJECT_T 15126 [(4,0)] D [] [] [] [] [] [] none
MERGE 15127 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15136,15137,15138,15139] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15128 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15129 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15130 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15131 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15132 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15132,15133,15134,15135] CONDITIONAL_S
Y_MEAS 15133 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15132,15133,15134,15135] CONDITIONAL_S
IDLE 15134 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15132,15133,15134,15135] CONDITIONAL_S
DISCARD 15135 [(3,10)] 0 [] [] [] [] [] [15132,15133,15134,15135] CONDITIONAL_S
MERGE 15136 [(4,2),(5,2)] D [15127] [] [] [] [((4,2),(5,2))] [15136,15137,15138,15139] CONDITIONAL_S
Y_MEAS 15137 [(5,2)] HALF_D_PLUS_2 [15127] [] [] [] [] [15136,15137,15138,15139] CONDITIONAL_S
IDLE 15138 [(4,2)] HALF_D_PLUS_2 [15127] [] [] [] [] [15136,15137,15138,15139] CONDITIONAL_S
DISCARD 15139 [(5,2)] 0 [15127] [] [] [] [] [15136,15137,15138,15139] CONDITIONAL_S
INJECT_T 15140 [(0,10)] D [] [] [] [] [] [] none
MERGE 15141 [(2,10),(0,10),(1,10)] D [] [15152,15153,15154,15155] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15142 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15143 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15144 [(0,4)] D [] [] [] [] [] [] none
MERGE 15145 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15156,15157,15158,15159] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15146 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15147 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15148 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15149 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15150 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15151 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15152 [(2,10),(3,10)] D [15141] [] [] [] [((2,10),(3,10))] [15152,15153,15154,15155] CONDITIONAL_S
Y_MEAS 15153 [(3,10)] HALF_D_PLUS_2 [15141] [] [] [] [] [15152,15153,15154,15155] CONDITIONAL_S
IDLE 15154 [(2,10)] HALF_D_PLUS_2 [15141] [] [] [] [] [15152,15153,15154,15155] CONDITIONAL_S
DISCARD 15155 [(3,10)] 0 [15141] [] [] [] [] [15152,15153,15154,15155] CONDITIONAL_S
MERGE 15156 [(4,4),(5,4)] D [15145] [] [] [] [((4,4),(5,4))] [15156,15157,15158,15159] CONDITIONAL_S
Y_MEAS 15157 [(5,4)] HALF_D_PLUS_2 [15145] [] [] [] [] [15156,15157,15158,15159] CONDITIONAL_S
IDLE 15158 [(4,4)] HALF_D_PLUS_2 [15145] [] [] [] [] [15156,15157,15158,15159] CONDITIONAL_S
DISCARD 15159 [(5,4)] 0 [15145] [] [] [] [] [15156,15157,15158,15159] CONDITIONAL_S
INJECT_T 15160 [(4,0)] D [] [] [] [] [] [] none
MERGE 15161 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15168,15169,15166,15167] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15162 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15163 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15164 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15165 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15166 [(4,2),(5,2)] D [15161] [] [] [] [((4,2),(5,2))] [15168,15169,15166,15167] CONDITIONAL_S
Y_MEAS 15167 [(5,2)] HALF_D_PLUS_2 [15161] [] [] [] [] [15168,15169,15166,15167] CONDITIONAL_S
IDLE 15168 [(4,2)] HALF_D_PLUS_2 [15161] [] [] [] [] [15168,15169,15166,15167] CONDITIONAL_S
DISCARD 15169 [(5,2)] 0 [15161] [] [] [] [] [15168,15169,15166,15167] CONDITIONAL_S
INJECT_T 15170 [(0,4)] D [] [] [] [] [] [] none
MERGE 15171 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15186,15187,15188,15189] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15172 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15173 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15174 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15175 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15176 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15177 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15178 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15178,15179,15180,15181] CONDITIONAL_S
Y_MEAS 15179 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15178,15179,15180,15181] CONDITIONAL_S
IDLE 15180 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15178,15179,15180,15181] CONDITIONAL_S
DISCARD 15181 [(3,10)] 0 [] [] [] [] [] [15178,15179,15180,15181] CONDITIONAL_S
INJECT_T 15182 [(0,10)] D [] [] [] [] [] [] none
MERGE 15183 [(2,10),(0,10),(1,10)] D [] [15192,15193,15190,15191] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15184 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15185 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15186 [(4,4),(5,4)] D [15171] [] [] [] [((4,4),(5,4))] [15186,15187,15188,15189] CONDITIONAL_S
Y_MEAS 15187 [(5,4)] HALF_D_PLUS_2 [15171] [] [] [] [] [15186,15187,15188,15189] CONDITIONAL_S
IDLE 15188 [(4,4)] HALF_D_PLUS_2 [15171] [] [] [] [] [15186,15187,15188,15189] CONDITIONAL_S
DISCARD 15189 [(5,4)] 0 [15171] [] [] [] [] [15186,15187,15188,15189] CONDITIONAL_S
MERGE 15190 [(2,10),(3,10)] D [15183] [] [] [] [((2,10),(3,10))] [15192,15193,15190,15191] CONDITIONAL_S
Y_MEAS 15191 [(3,10)] HALF_D_PLUS_2 [15183] [] [] [] [] [15192,15193,15190,15191] CONDITIONAL_S
IDLE 15192 [(2,10)] HALF_D_PLUS_2 [15183] [] [] [] [] [15192,15193,15190,15191] CONDITIONAL_S
DISCARD 15193 [(3,10)] 0 [15183] [] [] [] [] [15192,15193,15190,15191] CONDITIONAL_S
INJECT_T 15194 [(4,0)] D [] [] [] [] [] [] none
MERGE 15195 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15200,15201,15202,15203] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15196 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15197 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15198 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15199 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15200 [(4,2),(5,2)] D [15195] [] [] [] [((4,2),(5,2))] [15200,15201,15202,15203] CONDITIONAL_S
Y_MEAS 15201 [(5,2)] HALF_D_PLUS_2 [15195] [] [] [] [] [15200,15201,15202,15203] CONDITIONAL_S
IDLE 15202 [(4,2)] HALF_D_PLUS_2 [15195] [] [] [] [] [15200,15201,15202,15203] CONDITIONAL_S
DISCARD 15203 [(5,2)] 0 [15195] [] [] [] [] [15200,15201,15202,15203] CONDITIONAL_S
INJECT_T 15204 [(0,10)] D [] [] [] [] [] [] none
MERGE 15205 [(2,10),(0,10),(1,10)] D [] [15220,15221,15222,15223] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15206 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15207 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15208 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15208,15209,15210,15211] CONDITIONAL_S
Y_MEAS 15209 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15208,15209,15210,15211] CONDITIONAL_S
IDLE 15210 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15208,15209,15210,15211] CONDITIONAL_S
DISCARD 15211 [(5,4)] 0 [] [] [] [] [] [15208,15209,15210,15211] CONDITIONAL_S
INJECT_T 15212 [(0,4)] D [] [] [] [] [] [] none
MERGE 15213 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15224,15225,15226,15227] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15214 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15215 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15216 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15217 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15218 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15219 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15220 [(2,10),(3,10)] D [15205] [] [] [] [((2,10),(3,10))] [15220,15221,15222,15223] CONDITIONAL_S
Y_MEAS 15221 [(3,10)] HALF_D_PLUS_2 [15205] [] [] [] [] [15220,15221,15222,15223] CONDITIONAL_S
IDLE 15222 [(2,10)] HALF_D_PLUS_2 [15205] [] [] [] [] [15220,15221,15222,15223] CONDITIONAL_S
DISCARD 15223 [(3,10)] 0 [15205] [] [] [] [] [15220,15221,15222,15223] CONDITIONAL_S
MERGE 15224 [(4,4),(5,4)] D [15213] [] [] [] [((4,4),(5,4))] [15224,15225,15226,15227] CONDITIONAL_S
Y_MEAS 15225 [(5,4)] HALF_D_PLUS_2 [15213] [] [] [] [] [15224,15225,15226,15227] CONDITIONAL_S
IDLE 15226 [(4,4)] HALF_D_PLUS_2 [15213] [] [] [] [] [15224,15225,15226,15227] CONDITIONAL_S
DISCARD 15227 [(5,4)] 0 [15213] [] [] [] [] [15224,15225,15226,15227] CONDITIONAL_S
MERGE 15228 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15228,15229,15230,15231] CONDITIONAL_S
Y_MEAS 15229 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15228,15229,15230,15231] CONDITIONAL_S
IDLE 15230 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15228,15229,15230,15231] CONDITIONAL_S
DISCARD 15231 [(5,2)] 0 [] [] [] [] [] [15228,15229,15230,15231] CONDITIONAL_S
INJECT_T 15232 [(4,0)] D [] [] [] [] [] [] none
MERGE 15233 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15240,15241,15238,15239] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15234 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15235 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15236 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15237 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15238 [(4,2),(5,2)] D [15233] [] [] [] [((4,2),(5,2))] [15240,15241,15238,15239] CONDITIONAL_S
Y_MEAS 15239 [(5,2)] HALF_D_PLUS_2 [15233] [] [] [] [] [15240,15241,15238,15239] CONDITIONAL_S
IDLE 15240 [(4,2)] HALF_D_PLUS_2 [15233] [] [] [] [] [15240,15241,15238,15239] CONDITIONAL_S
DISCARD 15241 [(5,2)] 0 [15233] [] [] [] [] [15240,15241,15238,15239] CONDITIONAL_S
INJECT_T 15242 [(0,10)] D [] [] [] [] [] [] none
MERGE 15243 [(2,10),(0,10),(1,10)] D [] [15248,15249,15246,15247] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15244 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15245 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15246 [(2,10),(3,10)] D [15243] [] [] [] [((2,10),(3,10))] [15248,15249,15246,15247] CONDITIONAL_S
Y_MEAS 15247 [(3,10)] HALF_D_PLUS_2 [15243] [] [] [] [] [15248,15249,15246,15247] CONDITIONAL_S
IDLE 15248 [(2,10)] HALF_D_PLUS_2 [15243] [] [] [] [] [15248,15249,15246,15247] CONDITIONAL_S
DISCARD 15249 [(3,10)] 0 [15243] [] [] [] [] [15248,15249,15246,15247] CONDITIONAL_S
MERGE 15250 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15250,15251,15252,15253] CONDITIONAL_S
Y_MEAS 15251 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15250,15251,15252,15253] CONDITIONAL_S
IDLE 15252 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15250,15251,15252,15253] CONDITIONAL_S
DISCARD 15253 [(5,4)] 0 [] [] [] [] [] [15250,15251,15252,15253] CONDITIONAL_S
INJECT_T 15254 [(0,4)] D [] [] [] [] [] [] none
MERGE 15255 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15264,15265,15262,15263] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15256 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15257 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15258 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15259 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15260 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15261 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15262 [(4,4),(5,4)] D [15255] [] [] [] [((4,4),(5,4))] [15264,15265,15262,15263] CONDITIONAL_S
Y_MEAS 15263 [(5,4)] HALF_D_PLUS_2 [15255] [] [] [] [] [15264,15265,15262,15263] CONDITIONAL_S
IDLE 15264 [(4,4)] HALF_D_PLUS_2 [15255] [] [] [] [] [15264,15265,15262,15263] CONDITIONAL_S
DISCARD 15265 [(5,4)] 0 [15255] [] [] [] [] [15264,15265,15262,15263] CONDITIONAL_S
MERGE 15266 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15266,15267,15268,15269] CONDITIONAL_S
Y_MEAS 15267 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15266,15267,15268,15269] CONDITIONAL_S
IDLE 15268 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15266,15267,15268,15269] CONDITIONAL_S
DISCARD 15269 [(5,2)] 0 [] [] [] [] [] [15266,15267,15268,15269] CONDITIONAL_S
INJECT_T 15270 [(0,10)] D [] [] [] [] [] [] none
MERGE 15271 [(2,10),(0,10),(1,10)] D [] [15280,15281,15282,15283] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15272 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15273 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15274 [(4,0)] D [] [] [] [] [] [] none
MERGE 15275 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15284,15285,15286,15287] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15276 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15277 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15278 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15279 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15280 [(2,10),(3,10)] D [15271] [] [] [] [((2,10),(3,10))] [15280,15281,15282,15283] CONDITIONAL_S
Y_MEAS 15281 [(3,10)] HALF_D_PLUS_2 [15271] [] [] [] [] [15280,15281,15282,15283] CONDITIONAL_S
IDLE 15282 [(2,10)] HALF_D_PLUS_2 [15271] [] [] [] [] [15280,15281,15282,15283] CONDITIONAL_S
DISCARD 15283 [(3,10)] 0 [15271] [] [] [] [] [15280,15281,15282,15283] CONDITIONAL_S
MERGE 15284 [(4,2),(5,2)] D [15275] [] [] [] [((4,2),(5,2))] [15284,15285,15286,15287] CONDITIONAL_S
Y_MEAS 15285 [(5,2)] HALF_D_PLUS_2 [15275] [] [] [] [] [15284,15285,15286,15287] CONDITIONAL_S
IDLE 15286 [(4,2)] HALF_D_PLUS_2 [15275] [] [] [] [] [15284,15285,15286,15287] CONDITIONAL_S
DISCARD 15287 [(5,2)] 0 [15275] [] [] [] [] [15284,15285,15286,15287] CONDITIONAL_S
MERGE 15288 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15288,15289,15290,15291] CONDITIONAL_S
Y_MEAS 15289 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15288,15289,15290,15291] CONDITIONAL_S
IDLE 15290 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15288,15289,15290,15291] CONDITIONAL_S
DISCARD 15291 [(5,4)] 0 [] [] [] [] [] [15288,15289,15290,15291] CONDITIONAL_S
INJECT_T 15292 [(0,4)] D [] [] [] [] [] [] none
MERGE 15293 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15312,15313,15310,15311] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15294 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15295 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15296 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15297 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15298 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15299 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15300 [(0,10)] D [] [] [] [] [] [] none
MERGE 15301 [(2,10),(0,10),(1,10)] D [] [15314,15315,15316,15317] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15302 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15303 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15304 [(4,0)] D [] [] [] [] [] [] none
MERGE 15305 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15320,15321,15318,15319] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15306 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15307 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15308 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15309 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15310 [(4,4),(5,4)] D [15293] [] [] [] [((4,4),(5,4))] [15312,15313,15310,15311] CONDITIONAL_S
Y_MEAS 15311 [(5,4)] HALF_D_PLUS_2 [15293] [] [] [] [] [15312,15313,15310,15311] CONDITIONAL_S
IDLE 15312 [(4,4)] HALF_D_PLUS_2 [15293] [] [] [] [] [15312,15313,15310,15311] CONDITIONAL_S
DISCARD 15313 [(5,4)] 0 [15293] [] [] [] [] [15312,15313,15310,15311] CONDITIONAL_S
MERGE 15314 [(2,10),(3,10)] D [15301] [] [] [] [((2,10),(3,10))] [15314,15315,15316,15317] CONDITIONAL_S
Y_MEAS 15315 [(3,10)] HALF_D_PLUS_2 [15301] [] [] [] [] [15314,15315,15316,15317] CONDITIONAL_S
IDLE 15316 [(2,10)] HALF_D_PLUS_2 [15301] [] [] [] [] [15314,15315,15316,15317] CONDITIONAL_S
DISCARD 15317 [(3,10)] 0 [15301] [] [] [] [] [15314,15315,15316,15317] CONDITIONAL_S
MERGE 15318 [(4,2),(5,2)] D [15305] [] [] [] [((4,2),(5,2))] [15320,15321,15318,15319] CONDITIONAL_S
Y_MEAS 15319 [(5,2)] HALF_D_PLUS_2 [15305] [] [] [] [] [15320,15321,15318,15319] CONDITIONAL_S
IDLE 15320 [(4,2)] HALF_D_PLUS_2 [15305] [] [] [] [] [15320,15321,15318,15319] CONDITIONAL_S
DISCARD 15321 [(5,2)] 0 [15305] [] [] [] [] [15320,15321,15318,15319] CONDITIONAL_S
INJECT_T 15322 [(0,4)] D [] [] [] [] [] [] none
MERGE 15323 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15336,15337,15334,15335] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15324 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15325 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15326 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15327 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15328 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15329 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15330 [(0,10)] D [] [] [] [] [] [] none
MERGE 15331 [(2,10),(0,10),(1,10)] D [] [15338,15339,15340,15341] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15332 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15333 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15334 [(4,4),(5,4)] D [15323] [] [] [] [((4,4),(5,4))] [15336,15337,15334,15335] CONDITIONAL_S
Y_MEAS 15335 [(5,4)] HALF_D_PLUS_2 [15323] [] [] [] [] [15336,15337,15334,15335] CONDITIONAL_S
IDLE 15336 [(4,4)] HALF_D_PLUS_2 [15323] [] [] [] [] [15336,15337,15334,15335] CONDITIONAL_S
DISCARD 15337 [(5,4)] 0 [15323] [] [] [] [] [15336,15337,15334,15335] CONDITIONAL_S
MERGE 15338 [(2,10),(3,10)] D [15331] [] [] [] [((2,10),(3,10))] [15338,15339,15340,15341] CONDITIONAL_S
Y_MEAS 15339 [(3,10)] HALF_D_PLUS_2 [15331] [] [] [] [] [15338,15339,15340,15341] CONDITIONAL_S
IDLE 15340 [(2,10)] HALF_D_PLUS_2 [15331] [] [] [] [] [15338,15339,15340,15341] CONDITIONAL_S
DISCARD 15341 [(3,10)] 0 [15331] [] [] [] [] [15338,15339,15340,15341] CONDITIONAL_S
MERGE 15342 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15344,15345,15342,15343] CONDITIONAL_S
Y_MEAS 15343 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15344,15345,15342,15343] CONDITIONAL_S
IDLE 15344 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15344,15345,15342,15343] CONDITIONAL_S
DISCARD 15345 [(5,2)] 0 [] [] [] [] [] [15344,15345,15342,15343] CONDITIONAL_S
INJECT_T 15346 [(4,0)] D [] [] [] [] [] [] none
MERGE 15347 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15352,15353,15354,15355] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15348 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15349 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15350 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15351 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15352 [(4,2),(5,2)] D [15347] [] [] [] [((4,2),(5,2))] [15352,15353,15354,15355] CONDITIONAL_S
Y_MEAS 15353 [(5,2)] HALF_D_PLUS_2 [15347] [] [] [] [] [15352,15353,15354,15355] CONDITIONAL_S
IDLE 15354 [(4,2)] HALF_D_PLUS_2 [15347] [] [] [] [] [15352,15353,15354,15355] CONDITIONAL_S
DISCARD 15355 [(5,2)] 0 [15347] [] [] [] [] [15352,15353,15354,15355] CONDITIONAL_S
INJECT_T 15356 [(0,4)] D [] [] [] [] [] [] none
MERGE 15357 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15364,15365,15366,15367] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15358 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15359 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15360 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15361 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15362 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15363 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15364 [(4,4),(5,4)] D [15357] [] [] [] [((4,4),(5,4))] [15364,15365,15366,15367] CONDITIONAL_S
Y_MEAS 15365 [(5,4)] HALF_D_PLUS_2 [15357] [] [] [] [] [15364,15365,15366,15367] CONDITIONAL_S
IDLE 15366 [(4,4)] HALF_D_PLUS_2 [15357] [] [] [] [] [15364,15365,15366,15367] CONDITIONAL_S
DISCARD 15367 [(5,4)] 0 [15357] [] [] [] [] [15364,15365,15366,15367] CONDITIONAL_S
MERGE 15368 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15368,15369,15370,15371] CONDITIONAL_S
Y_MEAS 15369 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15368,15369,15370,15371] CONDITIONAL_S
IDLE 15370 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15368,15369,15370,15371] CONDITIONAL_S
DISCARD 15371 [(3,10)] 0 [] [] [] [] [] [15368,15369,15370,15371] CONDITIONAL_S
INJECT_T 15372 [(0,10)] D [] [] [] [] [] [] none
MERGE 15373 [(2,10),(0,10),(1,10)] D [] [15384,15385,15382,15383] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15374 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15375 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15376 [(4,0)] D [] [] [] [] [] [] none
MERGE 15377 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15386,15387,15388,15389] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15378 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15379 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15380 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15381 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15382 [(2,10),(3,10)] D [15373] [] [] [] [((2,10),(3,10))] [15384,15385,15382,15383] CONDITIONAL_S
Y_MEAS 15383 [(3,10)] HALF_D_PLUS_2 [15373] [] [] [] [] [15384,15385,15382,15383] CONDITIONAL_S
IDLE 15384 [(2,10)] HALF_D_PLUS_2 [15373] [] [] [] [] [15384,15385,15382,15383] CONDITIONAL_S
DISCARD 15385 [(3,10)] 0 [15373] [] [] [] [] [15384,15385,15382,15383] CONDITIONAL_S
MERGE 15386 [(4,2),(5,2)] D [15377] [] [] [] [((4,2),(5,2))] [15386,15387,15388,15389] CONDITIONAL_S
Y_MEAS 15387 [(5,2)] HALF_D_PLUS_2 [15377] [] [] [] [] [15386,15387,15388,15389] CONDITIONAL_S
IDLE 15388 [(4,2)] HALF_D_PLUS_2 [15377] [] [] [] [] [15386,15387,15388,15389] CONDITIONAL_S
DISCARD 15389 [(5,2)] 0 [15377] [] [] [] [] [15386,15387,15388,15389] CONDITIONAL_S
MERGE 15390 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15392,15393,15390,15391] CONDITIONAL_S
Y_MEAS 15391 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15392,15393,15390,15391] CONDITIONAL_S
IDLE 15392 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15392,15393,15390,15391] CONDITIONAL_S
DISCARD 15393 [(5,4)] 0 [] [] [] [] [] [15392,15393,15390,15391] CONDITIONAL_S
INJECT_T 15394 [(0,4)] D [] [] [] [] [] [] none
MERGE 15395 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15408,15409,15410,15411] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15396 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15397 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15398 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15399 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15400 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15401 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15402 [(4,0)] D [] [] [] [] [] [] none
MERGE 15403 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15416,15417,15418,15419] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15404 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15405 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15406 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15407 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15408 [(4,4),(5,4)] D [15395] [] [] [] [((4,4),(5,4))] [15408,15409,15410,15411] CONDITIONAL_S
Y_MEAS 15409 [(5,4)] HALF_D_PLUS_2 [15395] [] [] [] [] [15408,15409,15410,15411] CONDITIONAL_S
IDLE 15410 [(4,4)] HALF_D_PLUS_2 [15395] [] [] [] [] [15408,15409,15410,15411] CONDITIONAL_S
DISCARD 15411 [(5,4)] 0 [15395] [] [] [] [] [15408,15409,15410,15411] CONDITIONAL_S
MERGE 15412 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15412,15413,15414,15415] CONDITIONAL_S
Y_MEAS 15413 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15412,15413,15414,15415] CONDITIONAL_S
IDLE 15414 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15412,15413,15414,15415] CONDITIONAL_S
DISCARD 15415 [(3,10)] 0 [] [] [] [] [] [15412,15413,15414,15415] CONDITIONAL_S
MERGE 15416 [(4,2),(5,2)] D [15403] [] [] [] [((4,2),(5,2))] [15416,15417,15418,15419] CONDITIONAL_S
Y_MEAS 15417 [(5,2)] HALF_D_PLUS_2 [15403] [] [] [] [] [15416,15417,15418,15419] CONDITIONAL_S
IDLE 15418 [(4,2)] HALF_D_PLUS_2 [15403] [] [] [] [] [15416,15417,15418,15419] CONDITIONAL_S
DISCARD 15419 [(5,2)] 0 [15403] [] [] [] [] [15416,15417,15418,15419] CONDITIONAL_S
INJECT_T 15420 [(0,10)] D [] [] [] [] [] [] none
MERGE 15421 [(2,10),(0,10),(1,10)] D [] [15424,15425,15426,15427] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15422 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15423 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15424 [(2,10),(3,10)] D [15421] [] [] [] [((2,10),(3,10))] [15424,15425,15426,15427] CONDITIONAL_S
Y_MEAS 15425 [(3,10)] HALF_D_PLUS_2 [15421] [] [] [] [] [15424,15425,15426,15427] CONDITIONAL_S
IDLE 15426 [(2,10)] HALF_D_PLUS_2 [15421] [] [] [] [] [15424,15425,15426,15427] CONDITIONAL_S
DISCARD 15427 [(3,10)] 0 [15421] [] [] [] [] [15424,15425,15426,15427] CONDITIONAL_S
INJECT_T 15428 [(0,4)] D [] [] [] [] [] [] none
MERGE 15429 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15436,15437,15438,15439] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15430 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15431 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15432 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15433 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15434 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15435 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15436 [(4,4),(5,4)] D [15429] [] [] [] [((4,4),(5,4))] [15436,15437,15438,15439] CONDITIONAL_S
Y_MEAS 15437 [(5,4)] HALF_D_PLUS_2 [15429] [] [] [] [] [15436,15437,15438,15439] CONDITIONAL_S
IDLE 15438 [(4,4)] HALF_D_PLUS_2 [15429] [] [] [] [] [15436,15437,15438,15439] CONDITIONAL_S
DISCARD 15439 [(5,4)] 0 [15429] [] [] [] [] [15436,15437,15438,15439] CONDITIONAL_S
MERGE 15440 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15440,15441,15442,15443] CONDITIONAL_S
Y_MEAS 15441 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15440,15441,15442,15443] CONDITIONAL_S
IDLE 15442 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15440,15441,15442,15443] CONDITIONAL_S
DISCARD 15443 [(5,2)] 0 [] [] [] [] [] [15440,15441,15442,15443] CONDITIONAL_S
INJECT_T 15444 [(4,0)] D [] [] [] [] [] [] none
MERGE 15445 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15456,15457,15454,15455] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15446 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15447 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15448 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15449 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15450 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15450,15451,15452,15453] CONDITIONAL_S
Y_MEAS 15451 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15450,15451,15452,15453] CONDITIONAL_S
IDLE 15452 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15450,15451,15452,15453] CONDITIONAL_S
DISCARD 15453 [(3,10)] 0 [] [] [] [] [] [15450,15451,15452,15453] CONDITIONAL_S
MERGE 15454 [(4,2),(5,2)] D [15445] [] [] [] [((4,2),(5,2))] [15456,15457,15454,15455] CONDITIONAL_S
Y_MEAS 15455 [(5,2)] HALF_D_PLUS_2 [15445] [] [] [] [] [15456,15457,15454,15455] CONDITIONAL_S
IDLE 15456 [(4,2)] HALF_D_PLUS_2 [15445] [] [] [] [] [15456,15457,15454,15455] CONDITIONAL_S
DISCARD 15457 [(5,2)] 0 [15445] [] [] [] [] [15456,15457,15454,15455] CONDITIONAL_S
INJECT_T 15458 [(0,10)] D [] [] [] [] [] [] none
MERGE 15459 [(2,10),(0,10),(1,10)] D [] [15464,15465,15462,15463] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15460 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15461 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15462 [(2,10),(3,10)] D [15459] [] [] [] [((2,10),(3,10))] [15464,15465,15462,15463] CONDITIONAL_S
Y_MEAS 15463 [(3,10)] HALF_D_PLUS_2 [15459] [] [] [] [] [15464,15465,15462,15463] CONDITIONAL_S
IDLE 15464 [(2,10)] HALF_D_PLUS_2 [15459] [] [] [] [] [15464,15465,15462,15463] CONDITIONAL_S
DISCARD 15465 [(3,10)] 0 [15459] [] [] [] [] [15464,15465,15462,15463] CONDITIONAL_S
MERGE 15466 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15466,15467,15468,15469] CONDITIONAL_S
Y_MEAS 15467 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15466,15467,15468,15469] CONDITIONAL_S
IDLE 15468 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15466,15467,15468,15469] CONDITIONAL_S
DISCARD 15469 [(5,4)] 0 [] [] [] [] [] [15466,15467,15468,15469] CONDITIONAL_S
INJECT_T 15470 [(0,4)] D [] [] [] [] [] [] none
MERGE 15471 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15484,15485,15486,15487] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15472 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15473 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15474 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15475 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15476 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15477 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15478 [(4,0)] D [] [] [] [] [] [] none
MERGE 15479 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15488,15489,15490,15491] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15480 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15481 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15482 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15483 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15484 [(4,4),(5,4)] D [15471] [] [] [] [((4,4),(5,4))] [15484,15485,15486,15487] CONDITIONAL_S
Y_MEAS 15485 [(5,4)] HALF_D_PLUS_2 [15471] [] [] [] [] [15484,15485,15486,15487] CONDITIONAL_S
IDLE 15486 [(4,4)] HALF_D_PLUS_2 [15471] [] [] [] [] [15484,15485,15486,15487] CONDITIONAL_S
DISCARD 15487 [(5,4)] 0 [15471] [] [] [] [] [15484,15485,15486,15487] CONDITIONAL_S
MERGE 15488 [(4,2),(5,2)] D [15479] [] [] [] [((4,2),(5,2))] [15488,15489,15490,15491] CONDITIONAL_S
Y_MEAS 15489 [(5,2)] HALF_D_PLUS_2 [15479] [] [] [] [] [15488,15489,15490,15491] CONDITIONAL_S
IDLE 15490 [(4,2)] HALF_D_PLUS_2 [15479] [] [] [] [] [15488,15489,15490,15491] CONDITIONAL_S
DISCARD 15491 [(5,2)] 0 [15479] [] [] [] [] [15488,15489,15490,15491] CONDITIONAL_S
MERGE 15492 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15492,15493,15494,15495] CONDITIONAL_S
Y_MEAS 15493 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15492,15493,15494,15495] CONDITIONAL_S
IDLE 15494 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15492,15493,15494,15495] CONDITIONAL_S
DISCARD 15495 [(3,10)] 0 [] [] [] [] [] [15492,15493,15494,15495] CONDITIONAL_S
INJECT_T 15496 [(0,10)] D [] [] [] [] [] [] none
MERGE 15497 [(2,10),(0,10),(1,10)] D [] [15500,15501,15502,15503] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15498 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15499 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15500 [(2,10),(3,10)] D [15497] [] [] [] [((2,10),(3,10))] [15500,15501,15502,15503] CONDITIONAL_S
Y_MEAS 15501 [(3,10)] HALF_D_PLUS_2 [15497] [] [] [] [] [15500,15501,15502,15503] CONDITIONAL_S
IDLE 15502 [(2,10)] HALF_D_PLUS_2 [15497] [] [] [] [] [15500,15501,15502,15503] CONDITIONAL_S
DISCARD 15503 [(3,10)] 0 [15497] [] [] [] [] [15500,15501,15502,15503] CONDITIONAL_S
INJECT_T 15504 [(4,0)] D [] [] [] [] [] [] none
MERGE 15505 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15522,15523,15524,15525] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15506 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15507 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15508 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15509 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15510 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15512,15513,15510,15511] CONDITIONAL_S
Y_MEAS 15511 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15512,15513,15510,15511] CONDITIONAL_S
IDLE 15512 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15512,15513,15510,15511] CONDITIONAL_S
DISCARD 15513 [(5,4)] 0 [] [] [] [] [] [15512,15513,15510,15511] CONDITIONAL_S
INJECT_T 15514 [(0,4)] D [] [] [] [] [] [] none
MERGE 15515 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15528,15529,15526,15527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15516 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15517 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15518 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15519 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15520 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15521 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15522 [(4,2),(5,2)] D [15505] [] [] [] [((4,2),(5,2))] [15522,15523,15524,15525] CONDITIONAL_S
Y_MEAS 15523 [(5,2)] HALF_D_PLUS_2 [15505] [] [] [] [] [15522,15523,15524,15525] CONDITIONAL_S
IDLE 15524 [(4,2)] HALF_D_PLUS_2 [15505] [] [] [] [] [15522,15523,15524,15525] CONDITIONAL_S
DISCARD 15525 [(5,2)] 0 [15505] [] [] [] [] [15522,15523,15524,15525] CONDITIONAL_S
MERGE 15526 [(4,4),(5,4)] D [15515] [] [] [] [((4,4),(5,4))] [15528,15529,15526,15527] CONDITIONAL_S
Y_MEAS 15527 [(5,4)] HALF_D_PLUS_2 [15515] [] [] [] [] [15528,15529,15526,15527] CONDITIONAL_S
IDLE 15528 [(4,4)] HALF_D_PLUS_2 [15515] [] [] [] [] [15528,15529,15526,15527] CONDITIONAL_S
DISCARD 15529 [(5,4)] 0 [15515] [] [] [] [] [15528,15529,15526,15527] CONDITIONAL_S
MERGE 15530 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15530,15531,15532,15533] CONDITIONAL_S
Y_MEAS 15531 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15530,15531,15532,15533] CONDITIONAL_S
IDLE 15532 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15530,15531,15532,15533] CONDITIONAL_S
DISCARD 15533 [(3,10)] 0 [] [] [] [] [] [15530,15531,15532,15533] CONDITIONAL_S
INJECT_T 15534 [(0,10)] D [] [] [] [] [] [] none
MERGE 15535 [(2,10),(0,10),(1,10)] D [] [15546,15547,15548,15549] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15536 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15537 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15538 [(0,4)] D [] [] [] [] [] [] none
MERGE 15539 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15560,15561,15562,15563] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15540 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15541 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15542 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15543 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15544 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15545 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15546 [(2,10),(3,10)] D [15535] [] [] [] [((2,10),(3,10))] [15546,15547,15548,15549] CONDITIONAL_S
Y_MEAS 15547 [(3,10)] HALF_D_PLUS_2 [15535] [] [] [] [] [15546,15547,15548,15549] CONDITIONAL_S
IDLE 15548 [(2,10)] HALF_D_PLUS_2 [15535] [] [] [] [] [15546,15547,15548,15549] CONDITIONAL_S
DISCARD 15549 [(3,10)] 0 [15535] [] [] [] [] [15546,15547,15548,15549] CONDITIONAL_S
MERGE 15550 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15552,15553,15550,15551] CONDITIONAL_S
Y_MEAS 15551 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15552,15553,15550,15551] CONDITIONAL_S
IDLE 15552 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15552,15553,15550,15551] CONDITIONAL_S
DISCARD 15553 [(5,2)] 0 [] [] [] [] [] [15552,15553,15550,15551] CONDITIONAL_S
INJECT_T 15554 [(4,0)] D [] [] [] [] [] [] none
MERGE 15555 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15564,15565,15566,15567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15556 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15557 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15558 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15559 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15560 [(4,4),(5,4)] D [15539] [] [] [] [((4,4),(5,4))] [15560,15561,15562,15563] CONDITIONAL_S
Y_MEAS 15561 [(5,4)] HALF_D_PLUS_2 [15539] [] [] [] [] [15560,15561,15562,15563] CONDITIONAL_S
IDLE 15562 [(4,4)] HALF_D_PLUS_2 [15539] [] [] [] [] [15560,15561,15562,15563] CONDITIONAL_S
DISCARD 15563 [(5,4)] 0 [15539] [] [] [] [] [15560,15561,15562,15563] CONDITIONAL_S
MERGE 15564 [(4,2),(5,2)] D [15555] [] [] [] [((4,2),(5,2))] [15564,15565,15566,15567] CONDITIONAL_S
Y_MEAS 15565 [(5,2)] HALF_D_PLUS_2 [15555] [] [] [] [] [15564,15565,15566,15567] CONDITIONAL_S
IDLE 15566 [(4,2)] HALF_D_PLUS_2 [15555] [] [] [] [] [15564,15565,15566,15567] CONDITIONAL_S
DISCARD 15567 [(5,2)] 0 [15555] [] [] [] [] [15564,15565,15566,15567] CONDITIONAL_S
INJECT_T 15568 [(0,10)] D [] [] [] [] [] [] none
MERGE 15569 [(2,10),(0,10),(1,10)] D [] [15572,15573,15574,15575] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15570 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15571 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15572 [(2,10),(3,10)] D [15569] [] [] [] [((2,10),(3,10))] [15572,15573,15574,15575] CONDITIONAL_S
Y_MEAS 15573 [(3,10)] HALF_D_PLUS_2 [15569] [] [] [] [] [15572,15573,15574,15575] CONDITIONAL_S
IDLE 15574 [(2,10)] HALF_D_PLUS_2 [15569] [] [] [] [] [15572,15573,15574,15575] CONDITIONAL_S
DISCARD 15575 [(3,10)] 0 [15569] [] [] [] [] [15572,15573,15574,15575] CONDITIONAL_S
MERGE 15576 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15576,15577,15578,15579] CONDITIONAL_S
Y_MEAS 15577 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15576,15577,15578,15579] CONDITIONAL_S
IDLE 15578 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15576,15577,15578,15579] CONDITIONAL_S
DISCARD 15579 [(5,4)] 0 [] [] [] [] [] [15576,15577,15578,15579] CONDITIONAL_S
INJECT_T 15580 [(0,4)] D [] [] [] [] [] [] none
MERGE 15581 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15600,15601,15598,15599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15582 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15583 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15584 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15585 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15586 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15587 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15588 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15588,15589,15590,15591] CONDITIONAL_S
Y_MEAS 15589 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15588,15589,15590,15591] CONDITIONAL_S
IDLE 15590 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15588,15589,15590,15591] CONDITIONAL_S
DISCARD 15591 [(5,2)] 0 [] [] [] [] [] [15588,15589,15590,15591] CONDITIONAL_S
INJECT_T 15592 [(4,0)] D [] [] [] [] [] [] none
MERGE 15593 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15602,15603,15604,15605] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15594 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15595 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15596 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15597 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15598 [(4,4),(5,4)] D [15581] [] [] [] [((4,4),(5,4))] [15600,15601,15598,15599] CONDITIONAL_S
Y_MEAS 15599 [(5,4)] HALF_D_PLUS_2 [15581] [] [] [] [] [15600,15601,15598,15599] CONDITIONAL_S
IDLE 15600 [(4,4)] HALF_D_PLUS_2 [15581] [] [] [] [] [15600,15601,15598,15599] CONDITIONAL_S
DISCARD 15601 [(5,4)] 0 [15581] [] [] [] [] [15600,15601,15598,15599] CONDITIONAL_S
MERGE 15602 [(4,2),(5,2)] D [15593] [] [] [] [((4,2),(5,2))] [15602,15603,15604,15605] CONDITIONAL_S
Y_MEAS 15603 [(5,2)] HALF_D_PLUS_2 [15593] [] [] [] [] [15602,15603,15604,15605] CONDITIONAL_S
IDLE 15604 [(4,2)] HALF_D_PLUS_2 [15593] [] [] [] [] [15602,15603,15604,15605] CONDITIONAL_S
DISCARD 15605 [(5,2)] 0 [15593] [] [] [] [] [15602,15603,15604,15605] CONDITIONAL_S
INJECT_T 15606 [(0,10)] D [] [] [] [] [] [] none
MERGE 15607 [(2,10),(0,10),(1,10)] D [] [15610,15611,15612,15613] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15608 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15609 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15610 [(2,10),(3,10)] D [15607] [] [] [] [((2,10),(3,10))] [15610,15611,15612,15613] CONDITIONAL_S
Y_MEAS 15611 [(3,10)] HALF_D_PLUS_2 [15607] [] [] [] [] [15610,15611,15612,15613] CONDITIONAL_S
IDLE 15612 [(2,10)] HALF_D_PLUS_2 [15607] [] [] [] [] [15610,15611,15612,15613] CONDITIONAL_S
DISCARD 15613 [(3,10)] 0 [15607] [] [] [] [] [15610,15611,15612,15613] CONDITIONAL_S
INJECT_T 15614 [(0,4)] D [] [] [] [] [] [] none
MERGE 15615 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15628,15629,15630,15631] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15616 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15617 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15618 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15619 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15620 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15621 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15622 [(4,0)] D [] [] [] [] [] [] none
MERGE 15623 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15632,15633,15634,15635] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15624 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15625 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15626 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15627 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15628 [(4,4),(5,4)] D [15615] [] [] [] [((4,4),(5,4))] [15628,15629,15630,15631] CONDITIONAL_S
Y_MEAS 15629 [(5,4)] HALF_D_PLUS_2 [15615] [] [] [] [] [15628,15629,15630,15631] CONDITIONAL_S
IDLE 15630 [(4,4)] HALF_D_PLUS_2 [15615] [] [] [] [] [15628,15629,15630,15631] CONDITIONAL_S
DISCARD 15631 [(5,4)] 0 [15615] [] [] [] [] [15628,15629,15630,15631] CONDITIONAL_S
MERGE 15632 [(4,2),(5,2)] D [15623] [] [] [] [((4,2),(5,2))] [15632,15633,15634,15635] CONDITIONAL_S
Y_MEAS 15633 [(5,2)] HALF_D_PLUS_2 [15623] [] [] [] [] [15632,15633,15634,15635] CONDITIONAL_S
IDLE 15634 [(4,2)] HALF_D_PLUS_2 [15623] [] [] [] [] [15632,15633,15634,15635] CONDITIONAL_S
DISCARD 15635 [(5,2)] 0 [15623] [] [] [] [] [15632,15633,15634,15635] CONDITIONAL_S
MERGE 15636 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15636,15637,15638,15639] CONDITIONAL_S
Y_MEAS 15637 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15636,15637,15638,15639] CONDITIONAL_S
IDLE 15638 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15636,15637,15638,15639] CONDITIONAL_S
DISCARD 15639 [(3,10)] 0 [] [] [] [] [] [15636,15637,15638,15639] CONDITIONAL_S
INJECT_T 15640 [(0,10)] D [] [] [] [] [] [] none
MERGE 15641 [(2,10),(0,10),(1,10)] D [] [15652,15653,15654,15655] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15642 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15643 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15644 [(0,4)] D [] [] [] [] [] [] none
MERGE 15645 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15656,15657,15658,15659] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15646 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15647 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15648 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15649 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15650 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15651 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15652 [(2,10),(3,10)] D [15641] [] [] [] [((2,10),(3,10))] [15652,15653,15654,15655] CONDITIONAL_S
Y_MEAS 15653 [(3,10)] HALF_D_PLUS_2 [15641] [] [] [] [] [15652,15653,15654,15655] CONDITIONAL_S
IDLE 15654 [(2,10)] HALF_D_PLUS_2 [15641] [] [] [] [] [15652,15653,15654,15655] CONDITIONAL_S
DISCARD 15655 [(3,10)] 0 [15641] [] [] [] [] [15652,15653,15654,15655] CONDITIONAL_S
MERGE 15656 [(4,4),(5,4)] D [15645] [] [] [] [((4,4),(5,4))] [15656,15657,15658,15659] CONDITIONAL_S
Y_MEAS 15657 [(5,4)] HALF_D_PLUS_2 [15645] [] [] [] [] [15656,15657,15658,15659] CONDITIONAL_S
IDLE 15658 [(4,4)] HALF_D_PLUS_2 [15645] [] [] [] [] [15656,15657,15658,15659] CONDITIONAL_S
DISCARD 15659 [(5,4)] 0 [15645] [] [] [] [] [15656,15657,15658,15659] CONDITIONAL_S
MERGE 15660 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15660,15661,15662,15663] CONDITIONAL_S
Y_MEAS 15661 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15660,15661,15662,15663] CONDITIONAL_S
IDLE 15662 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15660,15661,15662,15663] CONDITIONAL_S
DISCARD 15663 [(5,2)] 0 [] [] [] [] [] [15660,15661,15662,15663] CONDITIONAL_S
INJECT_T 15664 [(4,0)] D [] [] [] [] [] [] none
MERGE 15665 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15672,15673,15670,15671] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15666 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15667 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15668 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15669 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15670 [(4,2),(5,2)] D [15665] [] [] [] [((4,2),(5,2))] [15672,15673,15670,15671] CONDITIONAL_S
Y_MEAS 15671 [(5,2)] HALF_D_PLUS_2 [15665] [] [] [] [] [15672,15673,15670,15671] CONDITIONAL_S
IDLE 15672 [(4,2)] HALF_D_PLUS_2 [15665] [] [] [] [] [15672,15673,15670,15671] CONDITIONAL_S
DISCARD 15673 [(5,2)] 0 [15665] [] [] [] [] [15672,15673,15670,15671] CONDITIONAL_S
INJECT_T 15674 [(0,10)] D [] [] [] [] [] [] none
MERGE 15675 [(2,10),(0,10),(1,10)] D [] [15680,15681,15678,15679] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15676 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15677 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15678 [(2,10),(3,10)] D [15675] [] [] [] [((2,10),(3,10))] [15680,15681,15678,15679] CONDITIONAL_S
Y_MEAS 15679 [(3,10)] HALF_D_PLUS_2 [15675] [] [] [] [] [15680,15681,15678,15679] CONDITIONAL_S
IDLE 15680 [(2,10)] HALF_D_PLUS_2 [15675] [] [] [] [] [15680,15681,15678,15679] CONDITIONAL_S
DISCARD 15681 [(3,10)] 0 [15675] [] [] [] [] [15680,15681,15678,15679] CONDITIONAL_S
MERGE 15682 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15682,15683,15684,15685] CONDITIONAL_S
Y_MEAS 15683 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15682,15683,15684,15685] CONDITIONAL_S
IDLE 15684 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15682,15683,15684,15685] CONDITIONAL_S
DISCARD 15685 [(5,4)] 0 [] [] [] [] [] [15682,15683,15684,15685] CONDITIONAL_S
INJECT_T 15686 [(0,4)] D [] [] [] [] [] [] none
MERGE 15687 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15696,15697,15694,15695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15688 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15689 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15690 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15691 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15692 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15693 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15694 [(4,4),(5,4)] D [15687] [] [] [] [((4,4),(5,4))] [15696,15697,15694,15695] CONDITIONAL_S
Y_MEAS 15695 [(5,4)] HALF_D_PLUS_2 [15687] [] [] [] [] [15696,15697,15694,15695] CONDITIONAL_S
IDLE 15696 [(4,4)] HALF_D_PLUS_2 [15687] [] [] [] [] [15696,15697,15694,15695] CONDITIONAL_S
DISCARD 15697 [(5,4)] 0 [15687] [] [] [] [] [15696,15697,15694,15695] CONDITIONAL_S
MERGE 15698 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15698,15699,15700,15701] CONDITIONAL_S
Y_MEAS 15699 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15698,15699,15700,15701] CONDITIONAL_S
IDLE 15700 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15698,15699,15700,15701] CONDITIONAL_S
DISCARD 15701 [(5,2)] 0 [] [] [] [] [] [15698,15699,15700,15701] CONDITIONAL_S
INJECT_T 15702 [(0,10)] D [] [] [] [] [] [] none
MERGE 15703 [(2,10),(0,10),(1,10)] D [] [15712,15713,15714,15715] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15704 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15705 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15706 [(4,0)] D [] [] [] [] [] [] none
MERGE 15707 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15716,15717,15718,15719] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15708 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15709 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15710 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15711 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15712 [(2,10),(3,10)] D [15703] [] [] [] [((2,10),(3,10))] [15712,15713,15714,15715] CONDITIONAL_S
Y_MEAS 15713 [(3,10)] HALF_D_PLUS_2 [15703] [] [] [] [] [15712,15713,15714,15715] CONDITIONAL_S
IDLE 15714 [(2,10)] HALF_D_PLUS_2 [15703] [] [] [] [] [15712,15713,15714,15715] CONDITIONAL_S
DISCARD 15715 [(3,10)] 0 [15703] [] [] [] [] [15712,15713,15714,15715] CONDITIONAL_S
MERGE 15716 [(4,2),(5,2)] D [15707] [] [] [] [((4,2),(5,2))] [15716,15717,15718,15719] CONDITIONAL_S
Y_MEAS 15717 [(5,2)] HALF_D_PLUS_2 [15707] [] [] [] [] [15716,15717,15718,15719] CONDITIONAL_S
IDLE 15718 [(4,2)] HALF_D_PLUS_2 [15707] [] [] [] [] [15716,15717,15718,15719] CONDITIONAL_S
DISCARD 15719 [(5,2)] 0 [15707] [] [] [] [] [15716,15717,15718,15719] CONDITIONAL_S
MERGE 15720 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15720,15721,15722,15723] CONDITIONAL_S
Y_MEAS 15721 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15720,15721,15722,15723] CONDITIONAL_S
IDLE 15722 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15720,15721,15722,15723] CONDITIONAL_S
DISCARD 15723 [(5,4)] 0 [] [] [] [] [] [15720,15721,15722,15723] CONDITIONAL_S
INJECT_T 15724 [(0,4)] D [] [] [] [] [] [] none
MERGE 15725 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15736,15737,15738,15739] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15726 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15727 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15728 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15729 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15730 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15731 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15732 [(0,10)] D [] [] [] [] [] [] none
MERGE 15733 [(2,10),(0,10),(1,10)] D [] [15740,15741,15742,15743] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15734 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15735 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15736 [(4,4),(5,4)] D [15725] [] [] [] [((4,4),(5,4))] [15736,15737,15738,15739] CONDITIONAL_S
Y_MEAS 15737 [(5,4)] HALF_D_PLUS_2 [15725] [] [] [] [] [15736,15737,15738,15739] CONDITIONAL_S
IDLE 15738 [(4,4)] HALF_D_PLUS_2 [15725] [] [] [] [] [15736,15737,15738,15739] CONDITIONAL_S
DISCARD 15739 [(5,4)] 0 [15725] [] [] [] [] [15736,15737,15738,15739] CONDITIONAL_S
MERGE 15740 [(2,10),(3,10)] D [15733] [] [] [] [((2,10),(3,10))] [15740,15741,15742,15743] CONDITIONAL_S
Y_MEAS 15741 [(3,10)] HALF_D_PLUS_2 [15733] [] [] [] [] [15740,15741,15742,15743] CONDITIONAL_S
IDLE 15742 [(2,10)] HALF_D_PLUS_2 [15733] [] [] [] [] [15740,15741,15742,15743] CONDITIONAL_S
DISCARD 15743 [(3,10)] 0 [15733] [] [] [] [] [15740,15741,15742,15743] CONDITIONAL_S
MERGE 15744 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15744,15745,15746,15747] CONDITIONAL_S
Y_MEAS 15745 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15744,15745,15746,15747] CONDITIONAL_S
IDLE 15746 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15744,15745,15746,15747] CONDITIONAL_S
DISCARD 15747 [(5,2)] 0 [] [] [] [] [] [15744,15745,15746,15747] CONDITIONAL_S
INJECT_T 15748 [(4,0)] D [] [] [] [] [] [] none
MERGE 15749 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15754,15755,15756,15757] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15750 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15751 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15752 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15753 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15754 [(4,2),(5,2)] D [15749] [] [] [] [((4,2),(5,2))] [15754,15755,15756,15757] CONDITIONAL_S
Y_MEAS 15755 [(5,2)] HALF_D_PLUS_2 [15749] [] [] [] [] [15754,15755,15756,15757] CONDITIONAL_S
IDLE 15756 [(4,2)] HALF_D_PLUS_2 [15749] [] [] [] [] [15754,15755,15756,15757] CONDITIONAL_S
DISCARD 15757 [(5,2)] 0 [15749] [] [] [] [] [15754,15755,15756,15757] CONDITIONAL_S
INJECT_T 15758 [(0,4)] D [] [] [] [] [] [] none
MERGE 15759 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15768,15769,15766,15767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15760 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15761 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15762 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15763 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15764 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15765 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15766 [(4,4),(5,4)] D [15759] [] [] [] [((4,4),(5,4))] [15768,15769,15766,15767] CONDITIONAL_S
Y_MEAS 15767 [(5,4)] HALF_D_PLUS_2 [15759] [] [] [] [] [15768,15769,15766,15767] CONDITIONAL_S
IDLE 15768 [(4,4)] HALF_D_PLUS_2 [15759] [] [] [] [] [15768,15769,15766,15767] CONDITIONAL_S
DISCARD 15769 [(5,4)] 0 [15759] [] [] [] [] [15768,15769,15766,15767] CONDITIONAL_S
MERGE 15770 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15770,15771,15772,15773] CONDITIONAL_S
Y_MEAS 15771 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15770,15771,15772,15773] CONDITIONAL_S
IDLE 15772 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15770,15771,15772,15773] CONDITIONAL_S
DISCARD 15773 [(3,10)] 0 [] [] [] [] [] [15770,15771,15772,15773] CONDITIONAL_S
INJECT_T 15774 [(0,10)] D [] [] [] [] [] [] none
MERGE 15775 [(2,10),(0,10),(1,10)] D [] [15784,15785,15786,15787] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15776 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15777 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15778 [(4,0)] D [] [] [] [] [] [] none
MERGE 15779 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15788,15789,15790,15791] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15780 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15781 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15782 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15783 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15784 [(2,10),(3,10)] D [15775] [] [] [] [((2,10),(3,10))] [15784,15785,15786,15787] CONDITIONAL_S
Y_MEAS 15785 [(3,10)] HALF_D_PLUS_2 [15775] [] [] [] [] [15784,15785,15786,15787] CONDITIONAL_S
IDLE 15786 [(2,10)] HALF_D_PLUS_2 [15775] [] [] [] [] [15784,15785,15786,15787] CONDITIONAL_S
DISCARD 15787 [(3,10)] 0 [15775] [] [] [] [] [15784,15785,15786,15787] CONDITIONAL_S
MERGE 15788 [(4,2),(5,2)] D [15779] [] [] [] [((4,2),(5,2))] [15788,15789,15790,15791] CONDITIONAL_S
Y_MEAS 15789 [(5,2)] HALF_D_PLUS_2 [15779] [] [] [] [] [15788,15789,15790,15791] CONDITIONAL_S
IDLE 15790 [(4,2)] HALF_D_PLUS_2 [15779] [] [] [] [] [15788,15789,15790,15791] CONDITIONAL_S
DISCARD 15791 [(5,2)] 0 [15779] [] [] [] [] [15788,15789,15790,15791] CONDITIONAL_S
INJECT_T 15792 [(0,4)] D [] [] [] [] [] [] none
MERGE 15793 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15800,15801,15802,15803] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15796 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15797 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15799 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15800 [(4,4),(5,4)] D [15793] [] [] [] [((4,4),(5,4))] [15800,15801,15802,15803] CONDITIONAL_S
Y_MEAS 15801 [(5,4)] HALF_D_PLUS_2 [15793] [] [] [] [] [15800,15801,15802,15803] CONDITIONAL_S
IDLE 15802 [(4,4)] HALF_D_PLUS_2 [15793] [] [] [] [] [15800,15801,15802,15803] CONDITIONAL_S
DISCARD 15803 [(5,4)] 0 [15793] [] [] [] [] [15800,15801,15802,15803] CONDITIONAL_S
INJECT_T 15804 [(0,10)] D [] [] [] [] [] [] none
MERGE 15805 [(2,10),(0,10),(1,10)] D [] [15816,15817,15814,15815] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15806 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15807 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15808 [(4,0)] D [] [] [] [] [] [] none
MERGE 15809 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15818,15819,15820,15821] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15810 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15811 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15812 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15813 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15814 [(2,10),(3,10)] D [15805] [] [] [] [((2,10),(3,10))] [15816,15817,15814,15815] CONDITIONAL_S
Y_MEAS 15815 [(3,10)] HALF_D_PLUS_2 [15805] [] [] [] [] [15816,15817,15814,15815] CONDITIONAL_S
IDLE 15816 [(2,10)] HALF_D_PLUS_2 [15805] [] [] [] [] [15816,15817,15814,15815] CONDITIONAL_S
DISCARD 15817 [(3,10)] 0 [15805] [] [] [] [] [15816,15817,15814,15815] CONDITIONAL_S
MERGE 15818 [(4,2),(5,2)] D [15809] [] [] [] [((4,2),(5,2))] [15818,15819,15820,15821] CONDITIONAL_S
Y_MEAS 15819 [(5,2)] HALF_D_PLUS_2 [15809] [] [] [] [] [15818,15819,15820,15821] CONDITIONAL_S
IDLE 15820 [(4,2)] HALF_D_PLUS_2 [15809] [] [] [] [] [15818,15819,15820,15821] CONDITIONAL_S
DISCARD 15821 [(5,2)] 0 [15809] [] [] [] [] [15818,15819,15820,15821] CONDITIONAL_S
MERGE 15822 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15824,15825,15822,15823] CONDITIONAL_S
Y_MEAS 15823 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15824,15825,15822,15823] CONDITIONAL_S
IDLE 15824 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15824,15825,15822,15823] CONDITIONAL_S
DISCARD 15825 [(5,4)] 0 [] [] [] [] [] [15824,15825,15822,15823] CONDITIONAL_S
INJECT_T 15826 [(0,4)] D [] [] [] [] [] [] none
MERGE 15827 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15834,15835,15836,15837] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15828 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15829 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15830 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15831 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15832 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15833 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15834 [(4,4),(5,4)] D [15827] [] [] [] [((4,4),(5,4))] [15834,15835,15836,15837] CONDITIONAL_S
Y_MEAS 15835 [(5,4)] HALF_D_PLUS_2 [15827] [] [] [] [] [15834,15835,15836,15837] CONDITIONAL_S
IDLE 15836 [(4,4)] HALF_D_PLUS_2 [15827] [] [] [] [] [15834,15835,15836,15837] CONDITIONAL_S
DISCARD 15837 [(5,4)] 0 [15827] [] [] [] [] [15834,15835,15836,15837] CONDITIONAL_S
MERGE 15838 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15840,15841,15838,15839] CONDITIONAL_S
Y_MEAS 15839 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15840,15841,15838,15839] CONDITIONAL_S
IDLE 15840 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15840,15841,15838,15839] CONDITIONAL_S
DISCARD 15841 [(3,10)] 0 [] [] [] [] [] [15840,15841,15838,15839] CONDITIONAL_S
MERGE 15842 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15842,15843,15844,15845] CONDITIONAL_S
Y_MEAS 15843 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15842,15843,15844,15845] CONDITIONAL_S
IDLE 15844 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15842,15843,15844,15845] CONDITIONAL_S
DISCARD 15845 [(5,2)] 0 [] [] [] [] [] [15842,15843,15844,15845] CONDITIONAL_S
INJECT_T 15846 [(0,10)] D [] [] [] [] [] [] none
MERGE 15847 [(2,10),(0,10),(1,10)] D [] [15856,15857,15858,15859] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15848 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15849 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15850 [(4,0)] D [] [] [] [] [] [] none
MERGE 15851 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15860,15861,15862,15863] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15852 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15853 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15854 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15855 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15856 [(2,10),(3,10)] D [15847] [] [] [] [((2,10),(3,10))] [15856,15857,15858,15859] CONDITIONAL_S
Y_MEAS 15857 [(3,10)] HALF_D_PLUS_2 [15847] [] [] [] [] [15856,15857,15858,15859] CONDITIONAL_S
IDLE 15858 [(2,10)] HALF_D_PLUS_2 [15847] [] [] [] [] [15856,15857,15858,15859] CONDITIONAL_S
DISCARD 15859 [(3,10)] 0 [15847] [] [] [] [] [15856,15857,15858,15859] CONDITIONAL_S
MERGE 15860 [(4,2),(5,2)] D [15851] [] [] [] [((4,2),(5,2))] [15860,15861,15862,15863] CONDITIONAL_S
Y_MEAS 15861 [(5,2)] HALF_D_PLUS_2 [15851] [] [] [] [] [15860,15861,15862,15863] CONDITIONAL_S
IDLE 15862 [(4,2)] HALF_D_PLUS_2 [15851] [] [] [] [] [15860,15861,15862,15863] CONDITIONAL_S
DISCARD 15863 [(5,2)] 0 [15851] [] [] [] [] [15860,15861,15862,15863] CONDITIONAL_S
INJECT_T 15864 [(0,4)] D [] [] [] [] [] [] none
MERGE 15865 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15872,15873,15874,15875] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15866 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15867 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15868 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15869 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15870 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15871 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15872 [(4,4),(5,4)] D [15865] [] [] [] [((4,4),(5,4))] [15872,15873,15874,15875] CONDITIONAL_S
Y_MEAS 15873 [(5,4)] HALF_D_PLUS_2 [15865] [] [] [] [] [15872,15873,15874,15875] CONDITIONAL_S
IDLE 15874 [(4,4)] HALF_D_PLUS_2 [15865] [] [] [] [] [15872,15873,15874,15875] CONDITIONAL_S
DISCARD 15875 [(5,4)] 0 [15865] [] [] [] [] [15872,15873,15874,15875] CONDITIONAL_S
INJECT_T 15876 [(0,10)] D [] [] [] [] [] [] none
MERGE 15877 [(2,10),(0,10),(1,10)] D [] [15880,15881,15882,15883] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15878 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15879 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15880 [(2,10),(3,10)] D [15877] [] [] [] [((2,10),(3,10))] [15880,15881,15882,15883] CONDITIONAL_S
Y_MEAS 15881 [(3,10)] HALF_D_PLUS_2 [15877] [] [] [] [] [15880,15881,15882,15883] CONDITIONAL_S
IDLE 15882 [(2,10)] HALF_D_PLUS_2 [15877] [] [] [] [] [15880,15881,15882,15883] CONDITIONAL_S
DISCARD 15883 [(3,10)] 0 [15877] [] [] [] [] [15880,15881,15882,15883] CONDITIONAL_S
MERGE 15884 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15884,15885,15886,15887] CONDITIONAL_S
Y_MEAS 15885 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15884,15885,15886,15887] CONDITIONAL_S
IDLE 15886 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15884,15885,15886,15887] CONDITIONAL_S
DISCARD 15887 [(5,2)] 0 [] [] [] [] [] [15884,15885,15886,15887] CONDITIONAL_S
INJECT_T 15888 [(4,0)] D [] [] [] [] [] [] none
MERGE 15889 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15896,15897,15894,15895] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15890 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15891 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15892 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15893 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15894 [(4,2),(5,2)] D [15889] [] [] [] [((4,2),(5,2))] [15896,15897,15894,15895] CONDITIONAL_S
Y_MEAS 15895 [(5,2)] HALF_D_PLUS_2 [15889] [] [] [] [] [15896,15897,15894,15895] CONDITIONAL_S
IDLE 15896 [(4,2)] HALF_D_PLUS_2 [15889] [] [] [] [] [15896,15897,15894,15895] CONDITIONAL_S
DISCARD 15897 [(5,2)] 0 [15889] [] [] [] [] [15896,15897,15894,15895] CONDITIONAL_S
MERGE 15898 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15898,15899,15900,15901] CONDITIONAL_S
Y_MEAS 15899 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15898,15899,15900,15901] CONDITIONAL_S
IDLE 15900 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15898,15899,15900,15901] CONDITIONAL_S
DISCARD 15901 [(5,4)] 0 [] [] [] [] [] [15898,15899,15900,15901] CONDITIONAL_S
INJECT_T 15902 [(0,4)] D [] [] [] [] [] [] none
MERGE 15903 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15914,15915,15916,15917] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15904 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15905 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15906 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15907 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15908 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15909 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15910 [(0,10)] D [] [] [] [] [] [] none
MERGE 15911 [(2,10),(0,10),(1,10)] D [] [15920,15921,15918,15919] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15912 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15913 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15914 [(4,4),(5,4)] D [15903] [] [] [] [((4,4),(5,4))] [15914,15915,15916,15917] CONDITIONAL_S
Y_MEAS 15915 [(5,4)] HALF_D_PLUS_2 [15903] [] [] [] [] [15914,15915,15916,15917] CONDITIONAL_S
IDLE 15916 [(4,4)] HALF_D_PLUS_2 [15903] [] [] [] [] [15914,15915,15916,15917] CONDITIONAL_S
DISCARD 15917 [(5,4)] 0 [15903] [] [] [] [] [15914,15915,15916,15917] CONDITIONAL_S
MERGE 15918 [(2,10),(3,10)] D [15911] [] [] [] [((2,10),(3,10))] [15920,15921,15918,15919] CONDITIONAL_S
Y_MEAS 15919 [(3,10)] HALF_D_PLUS_2 [15911] [] [] [] [] [15920,15921,15918,15919] CONDITIONAL_S
IDLE 15920 [(2,10)] HALF_D_PLUS_2 [15911] [] [] [] [] [15920,15921,15918,15919] CONDITIONAL_S
DISCARD 15921 [(3,10)] 0 [15911] [] [] [] [] [15920,15921,15918,15919] CONDITIONAL_S
INJECT_T 15922 [(4,0)] D [] [] [] [] [] [] none
MERGE 15923 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15928,15929,15930,15931] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15924 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15925 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15926 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15927 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15928 [(4,2),(5,2)] D [15923] [] [] [] [((4,2),(5,2))] [15928,15929,15930,15931] CONDITIONAL_S
Y_MEAS 15929 [(5,2)] HALF_D_PLUS_2 [15923] [] [] [] [] [15928,15929,15930,15931] CONDITIONAL_S
IDLE 15930 [(4,2)] HALF_D_PLUS_2 [15923] [] [] [] [] [15928,15929,15930,15931] CONDITIONAL_S
DISCARD 15931 [(5,2)] 0 [15923] [] [] [] [] [15928,15929,15930,15931] CONDITIONAL_S
INJECT_T 15932 [(0,4)] D [] [] [] [] [] [] none
MERGE 15933 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15940,15941,15942,15943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15934 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15935 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15936 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15937 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15938 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15939 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15940 [(4,4),(5,4)] D [15933] [] [] [] [((4,4),(5,4))] [15940,15941,15942,15943] CONDITIONAL_S
Y_MEAS 15941 [(5,4)] HALF_D_PLUS_2 [15933] [] [] [] [] [15940,15941,15942,15943] CONDITIONAL_S
IDLE 15942 [(4,4)] HALF_D_PLUS_2 [15933] [] [] [] [] [15940,15941,15942,15943] CONDITIONAL_S
DISCARD 15943 [(5,4)] 0 [15933] [] [] [] [] [15940,15941,15942,15943] CONDITIONAL_S
MERGE 15944 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15944,15945,15946,15947] CONDITIONAL_S
Y_MEAS 15945 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15944,15945,15946,15947] CONDITIONAL_S
IDLE 15946 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15944,15945,15946,15947] CONDITIONAL_S
DISCARD 15947 [(3,10)] 0 [] [] [] [] [] [15944,15945,15946,15947] CONDITIONAL_S
INJECT_T 15948 [(0,10)] D [] [] [] [] [] [] none
MERGE 15949 [(2,10),(0,10),(1,10)] D [] [15952,15953,15954,15955] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15950 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15951 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15952 [(2,10),(3,10)] D [15949] [] [] [] [((2,10),(3,10))] [15952,15953,15954,15955] CONDITIONAL_S
Y_MEAS 15953 [(3,10)] HALF_D_PLUS_2 [15949] [] [] [] [] [15952,15953,15954,15955] CONDITIONAL_S
IDLE 15954 [(2,10)] HALF_D_PLUS_2 [15949] [] [] [] [] [15952,15953,15954,15955] CONDITIONAL_S
DISCARD 15955 [(3,10)] 0 [15949] [] [] [] [] [15952,15953,15954,15955] CONDITIONAL_S
MERGE 15956 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15956,15957,15958,15959] CONDITIONAL_S
Y_MEAS 15957 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15956,15957,15958,15959] CONDITIONAL_S
IDLE 15958 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15956,15957,15958,15959] CONDITIONAL_S
DISCARD 15959 [(5,2)] 0 [] [] [] [] [] [15956,15957,15958,15959] CONDITIONAL_S
INJECT_T 15960 [(4,0)] D [] [] [] [] [] [] none
MERGE 15961 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15976,15977,15974,15975] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15962 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15963 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15964 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15965 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15966 [(0,4)] D [] [] [] [] [] [] none
MERGE 15967 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15978,15979,15980,15981] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15968 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15969 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15970 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15971 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15972 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15973 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15974 [(4,2),(5,2)] D [15961] [] [] [] [((4,2),(5,2))] [15976,15977,15974,15975] CONDITIONAL_S
Y_MEAS 15975 [(5,2)] HALF_D_PLUS_2 [15961] [] [] [] [] [15976,15977,15974,15975] CONDITIONAL_S
IDLE 15976 [(4,2)] HALF_D_PLUS_2 [15961] [] [] [] [] [15976,15977,15974,15975] CONDITIONAL_S
DISCARD 15977 [(5,2)] 0 [15961] [] [] [] [] [15976,15977,15974,15975] CONDITIONAL_S
MERGE 15978 [(4,4),(5,4)] D [15967] [] [] [] [((4,4),(5,4))] [15978,15979,15980,15981] CONDITIONAL_S
Y_MEAS 15979 [(5,4)] HALF_D_PLUS_2 [15967] [] [] [] [] [15978,15979,15980,15981] CONDITIONAL_S
IDLE 15980 [(4,4)] HALF_D_PLUS_2 [15967] [] [] [] [] [15978,15979,15980,15981] CONDITIONAL_S
DISCARD 15981 [(5,4)] 0 [15967] [] [] [] [] [15978,15979,15980,15981] CONDITIONAL_S
MERGE 15982 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15984,15985,15982,15983] CONDITIONAL_S
Y_MEAS 15983 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15984,15985,15982,15983] CONDITIONAL_S
IDLE 15984 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15984,15985,15982,15983] CONDITIONAL_S
DISCARD 15985 [(3,10)] 0 [] [] [] [] [] [15984,15985,15982,15983] CONDITIONAL_S
INJECT_T 15986 [(0,10)] D [] [] [] [] [] [] none
MERGE 15987 [(2,10),(0,10),(1,10)] D [] [15992,15993,15990,15991] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15988 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15989 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15990 [(2,10),(3,10)] D [15987] [] [] [] [((2,10),(3,10))] [15992,15993,15990,15991] CONDITIONAL_S
Y_MEAS 15991 [(3,10)] HALF_D_PLUS_2 [15987] [] [] [] [] [15992,15993,15990,15991] CONDITIONAL_S
IDLE 15992 [(2,10)] HALF_D_PLUS_2 [15987] [] [] [] [] [15992,15993,15990,15991] CONDITIONAL_S
DISCARD 15993 [(3,10)] 0 [15987] [] [] [] [] [15992,15993,15990,15991] CONDITIONAL_S
MERGE 15994 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15994,15995,15996,15997] CONDITIONAL_S
Y_MEAS 15995 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15994,15995,15996,15997] CONDITIONAL_S
IDLE 15996 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15994,15995,15996,15997] CONDITIONAL_S
DISCARD 15997 [(5,2)] 0 [] [] [] [] [] [15994,15995,15996,15997] CONDITIONAL_S
INJECT_T 15998 [(4,0)] D [] [] [] [] [] [] none
MERGE 15999 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16016,16017,16018,16019] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16000 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16001 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16002 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16003 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16004 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16004,16005,16006,16007] CONDITIONAL_S
Y_MEAS 16005 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16004,16005,16006,16007] CONDITIONAL_S
IDLE 16006 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16004,16005,16006,16007] CONDITIONAL_S
DISCARD 16007 [(5,4)] 0 [] [] [] [] [] [16004,16005,16006,16007] CONDITIONAL_S
INJECT_T 16008 [(0,4)] D [] [] [] [] [] [] none
MERGE 16009 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16020,16021,16022,16023] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16010 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16011 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16012 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16013 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16014 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16015 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16016 [(4,2),(5,2)] D [15999] [] [] [] [((4,2),(5,2))] [16016,16017,16018,16019] CONDITIONAL_S
Y_MEAS 16017 [(5,2)] HALF_D_PLUS_2 [15999] [] [] [] [] [16016,16017,16018,16019] CONDITIONAL_S
IDLE 16018 [(4,2)] HALF_D_PLUS_2 [15999] [] [] [] [] [16016,16017,16018,16019] CONDITIONAL_S
DISCARD 16019 [(5,2)] 0 [15999] [] [] [] [] [16016,16017,16018,16019] CONDITIONAL_S
MERGE 16020 [(4,4),(5,4)] D [16009] [] [] [] [((4,4),(5,4))] [16020,16021,16022,16023] CONDITIONAL_S
Y_MEAS 16021 [(5,4)] HALF_D_PLUS_2 [16009] [] [] [] [] [16020,16021,16022,16023] CONDITIONAL_S
IDLE 16022 [(4,4)] HALF_D_PLUS_2 [16009] [] [] [] [] [16020,16021,16022,16023] CONDITIONAL_S
DISCARD 16023 [(5,4)] 0 [16009] [] [] [] [] [16020,16021,16022,16023] CONDITIONAL_S
MERGE 16024 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [16024,16025,16026,16027] CONDITIONAL_S
Y_MEAS 16025 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [16024,16025,16026,16027] CONDITIONAL_S
IDLE 16026 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [16024,16025,16026,16027] CONDITIONAL_S
DISCARD 16027 [(3,10)] 0 [] [] [] [] [] [16024,16025,16026,16027] CONDITIONAL_S
INJECT_T 16028 [(0,4)] D [] [] [] [] [] [] none
MERGE 16029 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16048,16049,16046,16047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16030 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16031 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16032 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16033 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16034 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16035 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16036 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16036,16037,16038,16039] CONDITIONAL_S
Y_MEAS 16037 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16036,16037,16038,16039] CONDITIONAL_S
IDLE 16038 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16036,16037,16038,16039] CONDITIONAL_S
DISCARD 16039 [(5,2)] 0 [] [] [] [] [] [16036,16037,16038,16039] CONDITIONAL_S
INJECT_T 16040 [(4,0)] D [] [] [] [] [] [] none
MERGE 16041 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16050,16051,16052,16053] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16042 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16043 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16044 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16045 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16046 [(4,4),(5,4)] D [16029] [] [] [] [((4,4),(5,4))] [16048,16049,16046,16047] CONDITIONAL_S
Y_MEAS 16047 [(5,4)] HALF_D_PLUS_2 [16029] [] [] [] [] [16048,16049,16046,16047] CONDITIONAL_S
IDLE 16048 [(4,4)] HALF_D_PLUS_2 [16029] [] [] [] [] [16048,16049,16046,16047] CONDITIONAL_S
DISCARD 16049 [(5,4)] 0 [16029] [] [] [] [] [16048,16049,16046,16047] CONDITIONAL_S
MERGE 16050 [(4,2),(5,2)] D [16041] [] [] [] [((4,2),(5,2))] [16050,16051,16052,16053] CONDITIONAL_S
Y_MEAS 16051 [(5,2)] HALF_D_PLUS_2 [16041] [] [] [] [] [16050,16051,16052,16053] CONDITIONAL_S
IDLE 16052 [(4,2)] HALF_D_PLUS_2 [16041] [] [] [] [] [16050,16051,16052,16053] CONDITIONAL_S
DISCARD 16053 [(5,2)] 0 [16041] [] [] [] [] [16050,16051,16052,16053] CONDITIONAL_S
MERGE 16054 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [16056,16057,16054,16055] CONDITIONAL_S
Y_MEAS 16055 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [16056,16057,16054,16055] CONDITIONAL_S
IDLE 16056 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [16056,16057,16054,16055] CONDITIONAL_S
DISCARD 16057 [(3,10)] 0 [] [] [] [] [] [16056,16057,16054,16055] CONDITIONAL_S
MERGE 16058 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16058,16059,16060,16061] CONDITIONAL_S
Y_MEAS 16059 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16058,16059,16060,16061] CONDITIONAL_S
IDLE 16060 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16058,16059,16060,16061] CONDITIONAL_S
DISCARD 16061 [(5,4)] 0 [] [] [] [] [] [16058,16059,16060,16061] CONDITIONAL_S
INJECT_T 16062 [(0,4)] D [] [] [] [] [] [] none
MERGE 16063 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16074,16075,16076,16077] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16064 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16065 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16066 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16067 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16068 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16069 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16070 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16072,16073,16070,16071] CONDITIONAL_S
Y_MEAS 16071 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16072,16073,16070,16071] CONDITIONAL_S
IDLE 16072 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16072,16073,16070,16071] CONDITIONAL_S
DISCARD 16073 [(5,2)] 0 [] [] [] [] [] [16072,16073,16070,16071] CONDITIONAL_S
MERGE 16074 [(4,4),(5,4)] D [16063] [] [] [] [((4,4),(5,4))] [16074,16075,16076,16077] CONDITIONAL_S
Y_MEAS 16075 [(5,4)] HALF_D_PLUS_2 [16063] [] [] [] [] [16074,16075,16076,16077] CONDITIONAL_S
IDLE 16076 [(4,4)] HALF_D_PLUS_2 [16063] [] [] [] [] [16074,16075,16076,16077] CONDITIONAL_S
DISCARD 16077 [(5,4)] 0 [16063] [] [] [] [] [16074,16075,16076,16077] CONDITIONAL_S
INJECT_T 16078 [(0,4)] D [] [] [] [] [] [] none
MERGE 16079 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16090,16091,16092,16093] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16080 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16081 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16082 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16083 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16084 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16085 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16086 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16088,16089,16086,16087] CONDITIONAL_S
Y_MEAS 16087 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16088,16089,16086,16087] CONDITIONAL_S
IDLE 16088 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16088,16089,16086,16087] CONDITIONAL_S
DISCARD 16089 [(5,2)] 0 [] [] [] [] [] [16088,16089,16086,16087] CONDITIONAL_S
MERGE 16090 [(4,4),(5,4)] D [16079] [] [] [] [((4,4),(5,4))] [16090,16091,16092,16093] CONDITIONAL_S
Y_MEAS 16091 [(5,4)] HALF_D_PLUS_2 [16079] [] [] [] [] [16090,16091,16092,16093] CONDITIONAL_S
IDLE 16092 [(4,4)] HALF_D_PLUS_2 [16079] [] [] [] [] [16090,16091,16092,16093] CONDITIONAL_S
DISCARD 16093 [(5,4)] 0 [16079] [] [] [] [] [16090,16091,16092,16093] CONDITIONAL_S
MERGE 16094 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16096,16097,16094,16095] CONDITIONAL_S
Y_MEAS 16095 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16096,16097,16094,16095] CONDITIONAL_S
IDLE 16096 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16096,16097,16094,16095] CONDITIONAL_S
DISCARD 16097 [(5,2)] 0 [] [] [] [] [] [16096,16097,16094,16095] CONDITIONAL_S
INJECT_T 16098 [(0,4)] D [] [] [] [] [] [] none
MERGE 16099 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16106,16107,16108,16109] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16100 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16101 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16102 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16103 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16104 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16105 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16106 [(4,4),(5,4)] D [16099] [] [] [] [((4,4),(5,4))] [16106,16107,16108,16109] CONDITIONAL_S
Y_MEAS 16107 [(5,4)] HALF_D_PLUS_2 [16099] [] [] [] [] [16106,16107,16108,16109] CONDITIONAL_S
IDLE 16108 [(4,4)] HALF_D_PLUS_2 [16099] [] [] [] [] [16106,16107,16108,16109] CONDITIONAL_S
DISCARD 16109 [(5,4)] 0 [16099] [] [] [] [] [16106,16107,16108,16109] CONDITIONAL_S
MERGE 16110 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16112,16113,16110,16111] CONDITIONAL_S
Y_MEAS 16111 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16112,16113,16110,16111] CONDITIONAL_S
IDLE 16112 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16112,16113,16110,16111] CONDITIONAL_S
DISCARD 16113 [(5,2)] 0 [] [] [] [] [] [16112,16113,16110,16111] CONDITIONAL_S
INJECT_T 16114 [(0,4)] D [] [] [] [] [] [] none
MERGE 16115 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16122,16123,16124,16125] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16116 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16117 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16118 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16119 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16120 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16121 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16122 [(4,4),(5,4)] D [16115] [] [] [] [((4,4),(5,4))] [16122,16123,16124,16125] CONDITIONAL_S
Y_MEAS 16123 [(5,4)] HALF_D_PLUS_2 [16115] [] [] [] [] [16122,16123,16124,16125] CONDITIONAL_S
IDLE 16124 [(4,4)] HALF_D_PLUS_2 [16115] [] [] [] [] [16122,16123,16124,16125] CONDITIONAL_S
DISCARD 16125 [(5,4)] 0 [16115] [] [] [] [] [16122,16123,16124,16125] CONDITIONAL_S
MERGE 16126 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16128,16129,16126,16127] CONDITIONAL_S
Y_MEAS 16127 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16128,16129,16126,16127] CONDITIONAL_S
IDLE 16128 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16128,16129,16126,16127] CONDITIONAL_S
DISCARD 16129 [(5,2)] 0 [] [] [] [] [] [16128,16129,16126,16127] CONDITIONAL_S
INJECT_T 16130 [(4,0)] D [] [] [] [] [] [] none
MERGE 16131 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16136,16137,16138,16139] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16132 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16133 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16134 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16135 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16136 [(4,2),(5,2)] D [16131] [] [] [] [((4,2),(5,2))] [16136,16137,16138,16139] CONDITIONAL_S
Y_MEAS 16137 [(5,2)] HALF_D_PLUS_2 [16131] [] [] [] [] [16136,16137,16138,16139] CONDITIONAL_S
IDLE 16138 [(4,2)] HALF_D_PLUS_2 [16131] [] [] [] [] [16136,16137,16138,16139] CONDITIONAL_S
DISCARD 16139 [(5,2)] 0 [16131] [] [] [] [] [16136,16137,16138,16139] CONDITIONAL_S
INJECT_T 16140 [(0,4)] D [] [] [] [] [] [] none
MERGE 16141 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16148,16149,16150,16151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16142 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16143 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16144 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16145 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16146 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16147 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16148 [(4,4),(5,4)] D [16141] [] [] [] [((4,4),(5,4))] [16148,16149,16150,16151] CONDITIONAL_S
Y_MEAS 16149 [(5,4)] HALF_D_PLUS_2 [16141] [] [] [] [] [16148,16149,16150,16151] CONDITIONAL_S
IDLE 16150 [(4,4)] HALF_D_PLUS_2 [16141] [] [] [] [] [16148,16149,16150,16151] CONDITIONAL_S
DISCARD 16151 [(5,4)] 0 [16141] [] [] [] [] [16148,16149,16150,16151] CONDITIONAL_S
INJECT_T 16152 [(4,0)] D [] [] [] [] [] [] none
MERGE 16153 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16160,16161,16158,16159] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16154 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16155 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16156 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16157 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16158 [(4,2),(5,2)] D [16153] [] [] [] [((4,2),(5,2))] [16160,16161,16158,16159] CONDITIONAL_S
Y_MEAS 16159 [(5,2)] HALF_D_PLUS_2 [16153] [] [] [] [] [16160,16161,16158,16159] CONDITIONAL_S
IDLE 16160 [(4,2)] HALF_D_PLUS_2 [16153] [] [] [] [] [16160,16161,16158,16159] CONDITIONAL_S
DISCARD 16161 [(5,2)] 0 [16153] [] [] [] [] [16160,16161,16158,16159] CONDITIONAL_S
INJECT_T 16162 [(0,4)] D [] [] [] [] [] [] none
MERGE 16163 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16170,16171,16172,16173] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16164 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16165 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16166 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16167 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16168 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16169 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16170 [(4,4),(5,4)] D [16163] [] [] [] [((4,4),(5,4))] [16170,16171,16172,16173] CONDITIONAL_S
Y_MEAS 16171 [(5,4)] HALF_D_PLUS_2 [16163] [] [] [] [] [16170,16171,16172,16173] CONDITIONAL_S
IDLE 16172 [(4,4)] HALF_D_PLUS_2 [16163] [] [] [] [] [16170,16171,16172,16173] CONDITIONAL_S
DISCARD 16173 [(5,4)] 0 [16163] [] [] [] [] [16170,16171,16172,16173] CONDITIONAL_S
INJECT_T 16174 [(4,0)] D [] [] [] [] [] [] none
MERGE 16175 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16180,16181,16182,16183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16176 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16177 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16178 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16179 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16180 [(4,2),(5,2)] D [16175] [] [] [] [((4,2),(5,2))] [16180,16181,16182,16183] CONDITIONAL_S
Y_MEAS 16181 [(5,2)] HALF_D_PLUS_2 [16175] [] [] [] [] [16180,16181,16182,16183] CONDITIONAL_S
IDLE 16182 [(4,2)] HALF_D_PLUS_2 [16175] [] [] [] [] [16180,16181,16182,16183] CONDITIONAL_S
DISCARD 16183 [(5,2)] 0 [16175] [] [] [] [] [16180,16181,16182,16183] CONDITIONAL_S
INJECT_T 16184 [(0,4)] D [] [] [] [] [] [] none
MERGE 16185 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16192,16193,16194,16195] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16186 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16187 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16188 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16189 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16190 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16191 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16192 [(4,4),(5,4)] D [16185] [] [] [] [((4,4),(5,4))] [16192,16193,16194,16195] CONDITIONAL_S
Y_MEAS 16193 [(5,4)] HALF_D_PLUS_2 [16185] [] [] [] [] [16192,16193,16194,16195] CONDITIONAL_S
IDLE 16194 [(4,4)] HALF_D_PLUS_2 [16185] [] [] [] [] [16192,16193,16194,16195] CONDITIONAL_S
DISCARD 16195 [(5,4)] 0 [16185] [] [] [] [] [16192,16193,16194,16195] CONDITIONAL_S
INJECT_T 16196 [(4,0)] D [] [] [] [] [] [] none
MERGE 16197 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16202,16203,16204,16205] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16198 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16199 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16200 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16201 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16202 [(4,2),(5,2)] D [16197] [] [] [] [((4,2),(5,2))] [16202,16203,16204,16205] CONDITIONAL_S
Y_MEAS 16203 [(5,2)] HALF_D_PLUS_2 [16197] [] [] [] [] [16202,16203,16204,16205] CONDITIONAL_S
IDLE 16204 [(4,2)] HALF_D_PLUS_2 [16197] [] [] [] [] [16202,16203,16204,16205] CONDITIONAL_S
DISCARD 16205 [(5,2)] 0 [16197] [] [] [] [] [16202,16203,16204,16205] CONDITIONAL_S
INJECT_T 16206 [(0,4)] D [] [] [] [] [] [] none
MERGE 16207 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16216,16217,16214,16215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16208 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16209 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16210 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16211 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16212 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16213 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16214 [(4,4),(5,4)] D [16207] [] [] [] [((4,4),(5,4))] [16216,16217,16214,16215] CONDITIONAL_S
Y_MEAS 16215 [(5,4)] HALF_D_PLUS_2 [16207] [] [] [] [] [16216,16217,16214,16215] CONDITIONAL_S
IDLE 16216 [(4,4)] HALF_D_PLUS_2 [16207] [] [] [] [] [16216,16217,16214,16215] CONDITIONAL_S
DISCARD 16217 [(5,4)] 0 [16207] [] [] [] [] [16216,16217,16214,16215] CONDITIONAL_S
INJECT_T 16218 [(4,0)] D [] [] [] [] [] [] none
MERGE 16219 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16224,16225,16226,16227] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16220 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16221 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16222 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16223 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16224 [(4,2),(5,2)] D [16219] [] [] [] [((4,2),(5,2))] [16224,16225,16226,16227] CONDITIONAL_S
Y_MEAS 16225 [(5,2)] HALF_D_PLUS_2 [16219] [] [] [] [] [16224,16225,16226,16227] CONDITIONAL_S
IDLE 16226 [(4,2)] HALF_D_PLUS_2 [16219] [] [] [] [] [16224,16225,16226,16227] CONDITIONAL_S
DISCARD 16227 [(5,2)] 0 [16219] [] [] [] [] [16224,16225,16226,16227] CONDITIONAL_S
INJECT_T 16228 [(0,4)] D [] [] [] [] [] [] none
MERGE 16229 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16236,16237,16238,16239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16230 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16231 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16232 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16233 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16234 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16235 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16236 [(4,4),(5,4)] D [16229] [] [] [] [((4,4),(5,4))] [16236,16237,16238,16239] CONDITIONAL_S
Y_MEAS 16237 [(5,4)] HALF_D_PLUS_2 [16229] [] [] [] [] [16236,16237,16238,16239] CONDITIONAL_S
IDLE 16238 [(4,4)] HALF_D_PLUS_2 [16229] [] [] [] [] [16236,16237,16238,16239] CONDITIONAL_S
DISCARD 16239 [(5,4)] 0 [16229] [] [] [] [] [16236,16237,16238,16239] CONDITIONAL_S
INJECT_T 16240 [(4,0)] D [] [] [] [] [] [] none
MERGE 16241 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16248,16249,16246,16247] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16242 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16243 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16244 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16245 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16246 [(4,2),(5,2)] D [16241] [] [] [] [((4,2),(5,2))] [16248,16249,16246,16247] CONDITIONAL_S
Y_MEAS 16247 [(5,2)] HALF_D_PLUS_2 [16241] [] [] [] [] [16248,16249,16246,16247] CONDITIONAL_S
IDLE 16248 [(4,2)] HALF_D_PLUS_2 [16241] [] [] [] [] [16248,16249,16246,16247] CONDITIONAL_S
DISCARD 16249 [(5,2)] 0 [16241] [] [] [] [] [16248,16249,16246,16247] CONDITIONAL_S
INJECT_T 16250 [(0,4)] D [] [] [] [] [] [] none
MERGE 16251 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16258,16259,16260,16261] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16252 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16253 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16254 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16255 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16256 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16257 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16258 [(4,4),(5,4)] D [16251] [] [] [] [((4,4),(5,4))] [16258,16259,16260,16261] CONDITIONAL_S
Y_MEAS 16259 [(5,4)] HALF_D_PLUS_2 [16251] [] [] [] [] [16258,16259,16260,16261] CONDITIONAL_S
IDLE 16260 [(4,4)] HALF_D_PLUS_2 [16251] [] [] [] [] [16258,16259,16260,16261] CONDITIONAL_S
DISCARD 16261 [(5,4)] 0 [16251] [] [] [] [] [16258,16259,16260,16261] CONDITIONAL_S
INJECT_T 16262 [(4,0)] D [] [] [] [] [] [] none
MERGE 16263 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16268,16269,16270,16271] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16264 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16265 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16266 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16267 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16268 [(4,2),(5,2)] D [16263] [] [] [] [((4,2),(5,2))] [16268,16269,16270,16271] CONDITIONAL_S
Y_MEAS 16269 [(5,2)] HALF_D_PLUS_2 [16263] [] [] [] [] [16268,16269,16270,16271] CONDITIONAL_S
IDLE 16270 [(4,2)] HALF_D_PLUS_2 [16263] [] [] [] [] [16268,16269,16270,16271] CONDITIONAL_S
DISCARD 16271 [(5,2)] 0 [16263] [] [] [] [] [16268,16269,16270,16271] CONDITIONAL_S
INJECT_T 16272 [(0,4)] D [] [] [] [] [] [] none
MERGE 16273 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16280,16281,16282,16283] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16274 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16275 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16276 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16277 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16278 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16279 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16280 [(4,4),(5,4)] D [16273] [] [] [] [((4,4),(5,4))] [16280,16281,16282,16283] CONDITIONAL_S
Y_MEAS 16281 [(5,4)] HALF_D_PLUS_2 [16273] [] [] [] [] [16280,16281,16282,16283] CONDITIONAL_S
IDLE 16282 [(4,4)] HALF_D_PLUS_2 [16273] [] [] [] [] [16280,16281,16282,16283] CONDITIONAL_S
DISCARD 16283 [(5,4)] 0 [16273] [] [] [] [] [16280,16281,16282,16283] CONDITIONAL_S
MERGE 16284 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16284,16285,16286,16287] CONDITIONAL_S
Y_MEAS 16285 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16284,16285,16286,16287] CONDITIONAL_S
IDLE 16286 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16284,16285,16286,16287] CONDITIONAL_S
DISCARD 16287 [(5,2)] 0 [] [] [] [] [] [16284,16285,16286,16287] CONDITIONAL_S
INJECT_T 16288 [(4,0)] D [] [] [] [] [] [] none
MERGE 16289 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16296,16297,16294,16295] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16290 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16291 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16292 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16293 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16294 [(4,2),(5,2)] D [16289] [] [] [] [((4,2),(5,2))] [16296,16297,16294,16295] CONDITIONAL_S
Y_MEAS 16295 [(5,2)] HALF_D_PLUS_2 [16289] [] [] [] [] [16296,16297,16294,16295] CONDITIONAL_S
IDLE 16296 [(4,2)] HALF_D_PLUS_2 [16289] [] [] [] [] [16296,16297,16294,16295] CONDITIONAL_S
DISCARD 16297 [(5,2)] 0 [16289] [] [] [] [] [16296,16297,16294,16295] CONDITIONAL_S
MERGE 16298 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16298,16299,16300,16301] CONDITIONAL_S
Y_MEAS 16299 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16298,16299,16300,16301] CONDITIONAL_S
IDLE 16300 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16298,16299,16300,16301] CONDITIONAL_S
DISCARD 16301 [(5,4)] 0 [] [] [] [] [] [16298,16299,16300,16301] CONDITIONAL_S
INJECT_T 16302 [(0,4)] D [] [] [] [] [] [] none
MERGE 16303 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16312,16313,16310,16311] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16304 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16305 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16306 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16307 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16308 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16309 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16310 [(4,4),(5,4)] D [16303] [] [] [] [((4,4),(5,4))] [16312,16313,16310,16311] CONDITIONAL_S
Y_MEAS 16311 [(5,4)] HALF_D_PLUS_2 [16303] [] [] [] [] [16312,16313,16310,16311] CONDITIONAL_S
IDLE 16312 [(4,4)] HALF_D_PLUS_2 [16303] [] [] [] [] [16312,16313,16310,16311] CONDITIONAL_S
DISCARD 16313 [(5,4)] 0 [16303] [] [] [] [] [16312,16313,16310,16311] CONDITIONAL_S
INJECT_T 16314 [(4,0)] D [] [] [] [] [] [] none
MERGE 16315 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16320,16321,16322,16323] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16316 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16317 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16318 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16319 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16320 [(4,2),(5,2)] D [16315] [] [] [] [((4,2),(5,2))] [16320,16321,16322,16323] CONDITIONAL_S
Y_MEAS 16321 [(5,2)] HALF_D_PLUS_2 [16315] [] [] [] [] [16320,16321,16322,16323] CONDITIONAL_S
IDLE 16322 [(4,2)] HALF_D_PLUS_2 [16315] [] [] [] [] [16320,16321,16322,16323] CONDITIONAL_S
DISCARD 16323 [(5,2)] 0 [16315] [] [] [] [] [16320,16321,16322,16323] CONDITIONAL_S
INJECT_T 16324 [(0,4)] D [] [] [] [] [] [] none
MERGE 16325 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16332,16333,16334,16335] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16326 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16327 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16328 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16329 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16330 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16331 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16332 [(4,4),(5,4)] D [16325] [] [] [] [((4,4),(5,4))] [16332,16333,16334,16335] CONDITIONAL_S
Y_MEAS 16333 [(5,4)] HALF_D_PLUS_2 [16325] [] [] [] [] [16332,16333,16334,16335] CONDITIONAL_S
IDLE 16334 [(4,4)] HALF_D_PLUS_2 [16325] [] [] [] [] [16332,16333,16334,16335] CONDITIONAL_S
DISCARD 16335 [(5,4)] 0 [16325] [] [] [] [] [16332,16333,16334,16335] CONDITIONAL_S
MERGE 16336 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16336,16337,16338,16339] CONDITIONAL_S
Y_MEAS 16337 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16336,16337,16338,16339] CONDITIONAL_S
IDLE 16338 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16336,16337,16338,16339] CONDITIONAL_S
DISCARD 16339 [(5,2)] 0 [] [] [] [] [] [16336,16337,16338,16339] CONDITIONAL_S
INJECT_T 16340 [(4,0)] D [] [] [] [] [] [] none
MERGE 16341 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16346,16347,16348,16349] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16342 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16343 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16344 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16345 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16346 [(4,2),(5,2)] D [16341] [] [] [] [((4,2),(5,2))] [16346,16347,16348,16349] CONDITIONAL_S
Y_MEAS 16347 [(5,2)] HALF_D_PLUS_2 [16341] [] [] [] [] [16346,16347,16348,16349] CONDITIONAL_S
IDLE 16348 [(4,2)] HALF_D_PLUS_2 [16341] [] [] [] [] [16346,16347,16348,16349] CONDITIONAL_S
DISCARD 16349 [(5,2)] 0 [16341] [] [] [] [] [16346,16347,16348,16349] CONDITIONAL_S
MERGE 16350 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16352,16353,16350,16351] CONDITIONAL_S
Y_MEAS 16351 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16352,16353,16350,16351] CONDITIONAL_S
IDLE 16352 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16352,16353,16350,16351] CONDITIONAL_S
DISCARD 16353 [(5,4)] 0 [] [] [] [] [] [16352,16353,16350,16351] CONDITIONAL_S
INJECT_T 16354 [(0,4)] D [] [] [] [] [] [] none
MERGE 16355 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16362,16363,16364,16365] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16356 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16357 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16358 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16359 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16360 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16361 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16362 [(4,4),(5,4)] D [16355] [] [] [] [((4,4),(5,4))] [16362,16363,16364,16365] CONDITIONAL_S
Y_MEAS 16363 [(5,4)] HALF_D_PLUS_2 [16355] [] [] [] [] [16362,16363,16364,16365] CONDITIONAL_S
IDLE 16364 [(4,4)] HALF_D_PLUS_2 [16355] [] [] [] [] [16362,16363,16364,16365] CONDITIONAL_S
DISCARD 16365 [(5,4)] 0 [16355] [] [] [] [] [16362,16363,16364,16365] CONDITIONAL_S
INJECT_T 16366 [(4,0)] D [] [] [] [] [] [] none
MERGE 16367 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16372,16373,16374,16375] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16368 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16369 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16370 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16371 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16372 [(4,2),(5,2)] D [16367] [] [] [] [((4,2),(5,2))] [16372,16373,16374,16375] CONDITIONAL_S
Y_MEAS 16373 [(5,2)] HALF_D_PLUS_2 [16367] [] [] [] [] [16372,16373,16374,16375] CONDITIONAL_S
IDLE 16374 [(4,2)] HALF_D_PLUS_2 [16367] [] [] [] [] [16372,16373,16374,16375] CONDITIONAL_S
DISCARD 16375 [(5,2)] 0 [16367] [] [] [] [] [16372,16373,16374,16375] CONDITIONAL_S
MERGE 16376 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16376,16377,16378,16379] CONDITIONAL_S
Y_MEAS 16377 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16376,16377,16378,16379] CONDITIONAL_S
IDLE 16378 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16376,16377,16378,16379] CONDITIONAL_S
DISCARD 16379 [(5,4)] 0 [] [] [] [] [] [16376,16377,16378,16379] CONDITIONAL_S
INJECT_T 16380 [(0,4)] D [] [] [] [] [] [] none
MERGE 16381 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16388,16389,16390,16391] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16382 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16383 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16384 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16385 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16386 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16387 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16388 [(4,4),(5,4)] D [16381] [] [] [] [((4,4),(5,4))] [16388,16389,16390,16391] CONDITIONAL_S
Y_MEAS 16389 [(5,4)] HALF_D_PLUS_2 [16381] [] [] [] [] [16388,16389,16390,16391] CONDITIONAL_S
IDLE 16390 [(4,4)] HALF_D_PLUS_2 [16381] [] [] [] [] [16388,16389,16390,16391] CONDITIONAL_S
DISCARD 16391 [(5,4)] 0 [16381] [] [] [] [] [16388,16389,16390,16391] CONDITIONAL_S
MERGE 16392 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16392,16393,16394,16395] CONDITIONAL_S
Y_MEAS 16393 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16392,16393,16394,16395] CONDITIONAL_S
IDLE 16394 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16392,16393,16394,16395] CONDITIONAL_S
DISCARD 16395 [(5,2)] 0 [] [] [] [] [] [16392,16393,16394,16395] CONDITIONAL_S
INJECT_T 16396 [(4,0)] D [] [] [] [] [] [] none
MERGE 16397 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16402,16403,16404,16405] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16398 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16399 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16400 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16401 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16402 [(4,2),(5,2)] D [16397] [] [] [] [((4,2),(5,2))] [16402,16403,16404,16405] CONDITIONAL_S
Y_MEAS 16403 [(5,2)] HALF_D_PLUS_2 [16397] [] [] [] [] [16402,16403,16404,16405] CONDITIONAL_S
IDLE 16404 [(4,2)] HALF_D_PLUS_2 [16397] [] [] [] [] [16402,16403,16404,16405] CONDITIONAL_S
DISCARD 16405 [(5,2)] 0 [16397] [] [] [] [] [16402,16403,16404,16405] CONDITIONAL_S
MERGE 16406 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16408,16409,16406,16407] CONDITIONAL_S
Y_MEAS 16407 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16408,16409,16406,16407] CONDITIONAL_S
IDLE 16408 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16408,16409,16406,16407] CONDITIONAL_S
DISCARD 16409 [(5,4)] 0 [] [] [] [] [] [16408,16409,16406,16407] CONDITIONAL_S
INJECT_T 16410 [(0,4)] D [] [] [] [] [] [] none
MERGE 16411 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16418,16419,16420,16421] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16412 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16413 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16414 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16415 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16416 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16417 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16418 [(4,4),(5,4)] D [16411] [] [] [] [((4,4),(5,4))] [16418,16419,16420,16421] CONDITIONAL_S
Y_MEAS 16419 [(5,4)] HALF_D_PLUS_2 [16411] [] [] [] [] [16418,16419,16420,16421] CONDITIONAL_S
IDLE 16420 [(4,4)] HALF_D_PLUS_2 [16411] [] [] [] [] [16418,16419,16420,16421] CONDITIONAL_S
DISCARD 16421 [(5,4)] 0 [16411] [] [] [] [] [16418,16419,16420,16421] CONDITIONAL_S
MERGE 16422 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16424,16425,16422,16423] CONDITIONAL_S
Y_MEAS 16423 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16424,16425,16422,16423] CONDITIONAL_S
IDLE 16424 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16424,16425,16422,16423] CONDITIONAL_S
DISCARD 16425 [(5,2)] 0 [] [] [] [] [] [16424,16425,16422,16423] CONDITIONAL_S
INJECT_T 16426 [(4,0)] D [] [] [] [] [] [] none
MERGE 16427 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16432,16433,16434,16435] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16428 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16429 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16430 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16431 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16432 [(4,2),(5,2)] D [16427] [] [] [] [((4,2),(5,2))] [16432,16433,16434,16435] CONDITIONAL_S
Y_MEAS 16433 [(5,2)] HALF_D_PLUS_2 [16427] [] [] [] [] [16432,16433,16434,16435] CONDITIONAL_S
IDLE 16434 [(4,2)] HALF_D_PLUS_2 [16427] [] [] [] [] [16432,16433,16434,16435] CONDITIONAL_S
DISCARD 16435 [(5,2)] 0 [16427] [] [] [] [] [16432,16433,16434,16435] CONDITIONAL_S
MERGE 16436 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16436,16437,16438,16439] CONDITIONAL_S
Y_MEAS 16437 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16436,16437,16438,16439] CONDITIONAL_S
IDLE 16438 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16436,16437,16438,16439] CONDITIONAL_S
DISCARD 16439 [(5,4)] 0 [] [] [] [] [] [16436,16437,16438,16439] CONDITIONAL_S
INJECT_T 16440 [(0,4)] D [] [] [] [] [] [] none
MERGE 16441 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16456,16457,16454,16455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16442 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16443 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16444 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16445 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16446 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16447 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16448 [(4,0)] D [] [] [] [] [] [] none
MERGE 16449 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16458,16459,16460,16461] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16450 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16451 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16452 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16453 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16454 [(4,4),(5,4)] D [16441] [] [] [] [((4,4),(5,4))] [16456,16457,16454,16455] CONDITIONAL_S
Y_MEAS 16455 [(5,4)] HALF_D_PLUS_2 [16441] [] [] [] [] [16456,16457,16454,16455] CONDITIONAL_S
IDLE 16456 [(4,4)] HALF_D_PLUS_2 [16441] [] [] [] [] [16456,16457,16454,16455] CONDITIONAL_S
DISCARD 16457 [(5,4)] 0 [16441] [] [] [] [] [16456,16457,16454,16455] CONDITIONAL_S
MERGE 16458 [(4,2),(5,2)] D [16449] [] [] [] [((4,2),(5,2))] [16458,16459,16460,16461] CONDITIONAL_S
Y_MEAS 16459 [(5,2)] HALF_D_PLUS_2 [16449] [] [] [] [] [16458,16459,16460,16461] CONDITIONAL_S
IDLE 16460 [(4,2)] HALF_D_PLUS_2 [16449] [] [] [] [] [16458,16459,16460,16461] CONDITIONAL_S
DISCARD 16461 [(5,2)] 0 [16449] [] [] [] [] [16458,16459,16460,16461] CONDITIONAL_S
INJECT_T 16462 [(0,4)] D [] [] [] [] [] [] none
MERGE 16463 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16472,16473,16470,16471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16464 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16465 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16466 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16467 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16468 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16469 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16470 [(4,4),(5,4)] D [16463] [] [] [] [((4,4),(5,4))] [16472,16473,16470,16471] CONDITIONAL_S
Y_MEAS 16471 [(5,4)] HALF_D_PLUS_2 [16463] [] [] [] [] [16472,16473,16470,16471] CONDITIONAL_S
IDLE 16472 [(4,4)] HALF_D_PLUS_2 [16463] [] [] [] [] [16472,16473,16470,16471] CONDITIONAL_S
DISCARD 16473 [(5,4)] 0 [16463] [] [] [] [] [16472,16473,16470,16471] CONDITIONAL_S
MERGE 16474 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16474,16475,16476,16477] CONDITIONAL_S
Y_MEAS 16475 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16474,16475,16476,16477] CONDITIONAL_S
IDLE 16476 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16474,16475,16476,16477] CONDITIONAL_S
DISCARD 16477 [(5,2)] 0 [] [] [] [] [] [16474,16475,16476,16477] CONDITIONAL_S
INJECT_T 16478 [(4,0)] D [] [] [] [] [] [] none
MERGE 16479 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16484,16485,16486,16487] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16480 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16481 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16482 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16483 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16484 [(4,2),(5,2)] D [16479] [] [] [] [((4,2),(5,2))] [16484,16485,16486,16487] CONDITIONAL_S
Y_MEAS 16485 [(5,2)] HALF_D_PLUS_2 [16479] [] [] [] [] [16484,16485,16486,16487] CONDITIONAL_S
IDLE 16486 [(4,2)] HALF_D_PLUS_2 [16479] [] [] [] [] [16484,16485,16486,16487] CONDITIONAL_S
DISCARD 16487 [(5,2)] 0 [16479] [] [] [] [] [16484,16485,16486,16487] CONDITIONAL_S
INJECT_T 16488 [(0,4)] D [] [] [] [] [] [] none
MERGE 16489 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16496,16497,16498,16499] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16490 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16491 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16492 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16493 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16494 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16495 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16496 [(4,4),(5,4)] D [16489] [] [] [] [((4,4),(5,4))] [16496,16497,16498,16499] CONDITIONAL_S
Y_MEAS 16497 [(5,4)] HALF_D_PLUS_2 [16489] [] [] [] [] [16496,16497,16498,16499] CONDITIONAL_S
IDLE 16498 [(4,4)] HALF_D_PLUS_2 [16489] [] [] [] [] [16496,16497,16498,16499] CONDITIONAL_S
DISCARD 16499 [(5,4)] 0 [16489] [] [] [] [] [16496,16497,16498,16499] CONDITIONAL_S
INJECT_T 16500 [(4,0)] D [] [] [] [] [] [] none
MERGE 16501 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16506,16507,16508,16509] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16502 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16503 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16504 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16505 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16506 [(4,2),(5,2)] D [16501] [] [] [] [((4,2),(5,2))] [16506,16507,16508,16509] CONDITIONAL_S
Y_MEAS 16507 [(5,2)] HALF_D_PLUS_2 [16501] [] [] [] [] [16506,16507,16508,16509] CONDITIONAL_S
IDLE 16508 [(4,2)] HALF_D_PLUS_2 [16501] [] [] [] [] [16506,16507,16508,16509] CONDITIONAL_S
DISCARD 16509 [(5,2)] 0 [16501] [] [] [] [] [16506,16507,16508,16509] CONDITIONAL_S
INJECT_T 16510 [(0,4)] D [] [] [] [] [] [] none
MERGE 16511 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16520,16521,16518,16519] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16512 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16513 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16514 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16515 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16516 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16517 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16518 [(4,4),(5,4)] D [16511] [] [] [] [((4,4),(5,4))] [16520,16521,16518,16519] CONDITIONAL_S
Y_MEAS 16519 [(5,4)] HALF_D_PLUS_2 [16511] [] [] [] [] [16520,16521,16518,16519] CONDITIONAL_S
IDLE 16520 [(4,4)] HALF_D_PLUS_2 [16511] [] [] [] [] [16520,16521,16518,16519] CONDITIONAL_S
DISCARD 16521 [(5,4)] 0 [16511] [] [] [] [] [16520,16521,16518,16519] CONDITIONAL_S
INJECT_T 16522 [(4,0)] D [] [] [] [] [] [] none
MERGE 16523 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16528,16529,16530,16531] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16524 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16525 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16526 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16527 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16528 [(4,2),(5,2)] D [16523] [] [] [] [((4,2),(5,2))] [16528,16529,16530,16531] CONDITIONAL_S
Y_MEAS 16529 [(5,2)] HALF_D_PLUS_2 [16523] [] [] [] [] [16528,16529,16530,16531] CONDITIONAL_S
IDLE 16530 [(4,2)] HALF_D_PLUS_2 [16523] [] [] [] [] [16528,16529,16530,16531] CONDITIONAL_S
DISCARD 16531 [(5,2)] 0 [16523] [] [] [] [] [16528,16529,16530,16531] CONDITIONAL_S
MERGE 16532 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16532,16533,16534,16535] CONDITIONAL_S
Y_MEAS 16533 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16532,16533,16534,16535] CONDITIONAL_S
IDLE 16534 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16532,16533,16534,16535] CONDITIONAL_S
DISCARD 16535 [(5,4)] 0 [] [] [] [] [] [16532,16533,16534,16535] CONDITIONAL_S
INJECT_T 16536 [(0,4)] D [] [] [] [] [] [] none
MERGE 16537 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16544,16545,16546,16547] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16538 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16539 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16540 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16541 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16542 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16543 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16544 [(4,4),(5,4)] D [16537] [] [] [] [((4,4),(5,4))] [16544,16545,16546,16547] CONDITIONAL_S
Y_MEAS 16545 [(5,4)] HALF_D_PLUS_2 [16537] [] [] [] [] [16544,16545,16546,16547] CONDITIONAL_S
IDLE 16546 [(4,4)] HALF_D_PLUS_2 [16537] [] [] [] [] [16544,16545,16546,16547] CONDITIONAL_S
DISCARD 16547 [(5,4)] 0 [16537] [] [] [] [] [16544,16545,16546,16547] CONDITIONAL_S
MERGE 16548 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16548,16549,16550,16551] CONDITIONAL_S
Y_MEAS 16549 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16548,16549,16550,16551] CONDITIONAL_S
IDLE 16550 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16548,16549,16550,16551] CONDITIONAL_S
DISCARD 16551 [(5,2)] 0 [] [] [] [] [] [16548,16549,16550,16551] CONDITIONAL_S
INJECT_T 16552 [(4,0)] D [] [] [] [] [] [] none
MERGE 16553 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16560,16561,16558,16559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16554 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16555 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16556 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16557 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16558 [(4,2),(5,2)] D [16553] [] [] [] [((4,2),(5,2))] [16560,16561,16558,16559] CONDITIONAL_S
Y_MEAS 16559 [(5,2)] HALF_D_PLUS_2 [16553] [] [] [] [] [16560,16561,16558,16559] CONDITIONAL_S
IDLE 16560 [(4,2)] HALF_D_PLUS_2 [16553] [] [] [] [] [16560,16561,16558,16559] CONDITIONAL_S
DISCARD 16561 [(5,2)] 0 [16553] [] [] [] [] [16560,16561,16558,16559] CONDITIONAL_S
MERGE 16562 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16562,16563,16564,16565] CONDITIONAL_S
Y_MEAS 16563 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16562,16563,16564,16565] CONDITIONAL_S
IDLE 16564 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16562,16563,16564,16565] CONDITIONAL_S
DISCARD 16565 [(5,4)] 0 [] [] [] [] [] [16562,16563,16564,16565] CONDITIONAL_S
INJECT_T 16566 [(0,4)] D [] [] [] [] [] [] none
MERGE 16567 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16580,16581,16582,16583] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16568 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16569 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16570 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16571 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16572 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16573 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16574 [(4,0)] D [] [] [] [] [] [] none
MERGE 16575 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16584,16585,16586,16587] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16576 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16577 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16578 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16579 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16580 [(4,4),(5,4)] D [16567] [] [] [] [((4,4),(5,4))] [16580,16581,16582,16583] CONDITIONAL_S
Y_MEAS 16581 [(5,4)] HALF_D_PLUS_2 [16567] [] [] [] [] [16580,16581,16582,16583] CONDITIONAL_S
IDLE 16582 [(4,4)] HALF_D_PLUS_2 [16567] [] [] [] [] [16580,16581,16582,16583] CONDITIONAL_S
DISCARD 16583 [(5,4)] 0 [16567] [] [] [] [] [16580,16581,16582,16583] CONDITIONAL_S
MERGE 16584 [(4,2),(5,2)] D [16575] [] [] [] [((4,2),(5,2))] [16584,16585,16586,16587] CONDITIONAL_S
Y_MEAS 16585 [(5,2)] HALF_D_PLUS_2 [16575] [] [] [] [] [16584,16585,16586,16587] CONDITIONAL_S
IDLE 16586 [(4,2)] HALF_D_PLUS_2 [16575] [] [] [] [] [16584,16585,16586,16587] CONDITIONAL_S
DISCARD 16587 [(5,2)] 0 [16575] [] [] [] [] [16584,16585,16586,16587] CONDITIONAL_S
INJECT_T 16588 [(4,0)] D [] [] [] [] [] [] none
MERGE 16589 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16608,16609,16606,16607] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16590 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16591 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16592 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16593 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16594 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16594,16595,16596,16597] CONDITIONAL_S
Y_MEAS 16595 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16594,16595,16596,16597] CONDITIONAL_S
IDLE 16596 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16594,16595,16596,16597] CONDITIONAL_S
DISCARD 16597 [(5,4)] 0 [] [] [] [] [] [16594,16595,16596,16597] CONDITIONAL_S
INJECT_T 16598 [(0,4)] D [] [] [] [] [] [] none
MERGE 16599 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16610,16611,16612,16613] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16600 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16601 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16602 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16603 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16604 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16605 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16606 [(4,2),(5,2)] D [16589] [] [] [] [((4,2),(5,2))] [16608,16609,16606,16607] CONDITIONAL_S
Y_MEAS 16607 [(5,2)] HALF_D_PLUS_2 [16589] [] [] [] [] [16608,16609,16606,16607] CONDITIONAL_S
IDLE 16608 [(4,2)] HALF_D_PLUS_2 [16589] [] [] [] [] [16608,16609,16606,16607] CONDITIONAL_S
DISCARD 16609 [(5,2)] 0 [16589] [] [] [] [] [16608,16609,16606,16607] CONDITIONAL_S
MERGE 16610 [(4,4),(5,4)] D [16599] [] [] [] [((4,4),(5,4))] [16610,16611,16612,16613] CONDITIONAL_S
Y_MEAS 16611 [(5,4)] HALF_D_PLUS_2 [16599] [] [] [] [] [16610,16611,16612,16613] CONDITIONAL_S
IDLE 16612 [(4,4)] HALF_D_PLUS_2 [16599] [] [] [] [] [16610,16611,16612,16613] CONDITIONAL_S
DISCARD 16613 [(5,4)] 0 [16599] [] [] [] [] [16610,16611,16612,16613] CONDITIONAL_S
MERGE 16614 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16616,16617,16614,16615] CONDITIONAL_S
Y_MEAS 16615 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16616,16617,16614,16615] CONDITIONAL_S
IDLE 16616 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16616,16617,16614,16615] CONDITIONAL_S
DISCARD 16617 [(5,2)] 0 [] [] [] [] [] [16616,16617,16614,16615] CONDITIONAL_S
INJECT_T 16618 [(4,0)] D [] [] [] [] [] [] none
MERGE 16619 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16636,16637,16638,16639] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16620 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16621 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16622 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16623 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16624 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16624,16625,16626,16627] CONDITIONAL_S
Y_MEAS 16625 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16624,16625,16626,16627] CONDITIONAL_S
IDLE 16626 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16624,16625,16626,16627] CONDITIONAL_S
DISCARD 16627 [(5,4)] 0 [] [] [] [] [] [16624,16625,16626,16627] CONDITIONAL_S
INJECT_T 16628 [(0,4)] D [] [] [] [] [] [] none
MERGE 16629 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16640,16641,16642,16643] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16630 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16631 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16632 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16633 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16634 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16635 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16636 [(4,2),(5,2)] D [16619] [] [] [] [((4,2),(5,2))] [16636,16637,16638,16639] CONDITIONAL_S
Y_MEAS 16637 [(5,2)] HALF_D_PLUS_2 [16619] [] [] [] [] [16636,16637,16638,16639] CONDITIONAL_S
IDLE 16638 [(4,2)] HALF_D_PLUS_2 [16619] [] [] [] [] [16636,16637,16638,16639] CONDITIONAL_S
DISCARD 16639 [(5,2)] 0 [16619] [] [] [] [] [16636,16637,16638,16639] CONDITIONAL_S
MERGE 16640 [(4,4),(5,4)] D [16629] [] [] [] [((4,4),(5,4))] [16640,16641,16642,16643] CONDITIONAL_S
Y_MEAS 16641 [(5,4)] HALF_D_PLUS_2 [16629] [] [] [] [] [16640,16641,16642,16643] CONDITIONAL_S
IDLE 16642 [(4,4)] HALF_D_PLUS_2 [16629] [] [] [] [] [16640,16641,16642,16643] CONDITIONAL_S
DISCARD 16643 [(5,4)] 0 [16629] [] [] [] [] [16640,16641,16642,16643] CONDITIONAL_S
MERGE 16644 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16644,16645,16646,16647] CONDITIONAL_S
Y_MEAS 16645 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16644,16645,16646,16647] CONDITIONAL_S
IDLE 16646 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16644,16645,16646,16647] CONDITIONAL_S
DISCARD 16647 [(5,2)] 0 [] [] [] [] [] [16644,16645,16646,16647] CONDITIONAL_S
INJECT_T 16648 [(4,0)] D [] [] [] [] [] [] none
MERGE 16649 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16666,16667,16668,16669] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16650 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16651 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16652 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16653 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16654 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16656,16657,16654,16655] CONDITIONAL_S
Y_MEAS 16655 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16656,16657,16654,16655] CONDITIONAL_S
IDLE 16656 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16656,16657,16654,16655] CONDITIONAL_S
DISCARD 16657 [(5,4)] 0 [] [] [] [] [] [16656,16657,16654,16655] CONDITIONAL_S
INJECT_T 16658 [(0,4)] D [] [] [] [] [] [] none
MERGE 16659 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16672,16673,16670,16671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16660 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16661 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16662 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16663 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16664 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16665 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16666 [(4,2),(5,2)] D [16649] [] [] [] [((4,2),(5,2))] [16666,16667,16668,16669] CONDITIONAL_S
Y_MEAS 16667 [(5,2)] HALF_D_PLUS_2 [16649] [] [] [] [] [16666,16667,16668,16669] CONDITIONAL_S
IDLE 16668 [(4,2)] HALF_D_PLUS_2 [16649] [] [] [] [] [16666,16667,16668,16669] CONDITIONAL_S
DISCARD 16669 [(5,2)] 0 [16649] [] [] [] [] [16666,16667,16668,16669] CONDITIONAL_S
MERGE 16670 [(4,4),(5,4)] D [16659] [] [] [] [((4,4),(5,4))] [16672,16673,16670,16671] CONDITIONAL_S
Y_MEAS 16671 [(5,4)] HALF_D_PLUS_2 [16659] [] [] [] [] [16672,16673,16670,16671] CONDITIONAL_S
IDLE 16672 [(4,4)] HALF_D_PLUS_2 [16659] [] [] [] [] [16672,16673,16670,16671] CONDITIONAL_S
DISCARD 16673 [(5,4)] 0 [16659] [] [] [] [] [16672,16673,16670,16671] CONDITIONAL_S
INJECT_T 16674 [(4,0)] D [] [] [] [] [] [] none
MERGE 16675 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16688,16689,16690,16691] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16676 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16677 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16678 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16679 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 16680 [(0,4)] D [] [] [] [] [] [] none
MERGE 16681 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16692,16693,16694,16695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16682 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16683 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16684 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16685 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16686 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16687 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16688 [(4,2),(5,2)] D [16675] [] [] [] [((4,2),(5,2))] [16688,16689,16690,16691] CONDITIONAL_S
Y_MEAS 16689 [(5,2)] HALF_D_PLUS_2 [16675] [] [] [] [] [16688,16689,16690,16691] CONDITIONAL_S
IDLE 16690 [(4,2)] HALF_D_PLUS_2 [16675] [] [] [] [] [16688,16689,16690,16691] CONDITIONAL_S
DISCARD 16691 [(5,2)] 0 [16675] [] [] [] [] [16688,16689,16690,16691] CONDITIONAL_S
MERGE 16692 [(4,4),(5,4)] D [16681] [] [] [] [((4,4),(5,4))] [16692,16693,16694,16695] CONDITIONAL_S
Y_MEAS 16693 [(5,4)] HALF_D_PLUS_2 [16681] [] [] [] [] [16692,16693,16694,16695] CONDITIONAL_S
IDLE 16694 [(4,4)] HALF_D_PLUS_2 [16681] [] [] [] [] [16692,16693,16694,16695] CONDITIONAL_S
DISCARD 16695 [(5,4)] 0 [16681] [] [] [] [] [16692,16693,16694,16695] CONDITIONAL_S
MERGE 16696 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16696,16697,16698,16699] CONDITIONAL_S
Y_MEAS 16697 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16696,16697,16698,16699] CONDITIONAL_S
IDLE 16698 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16696,16697,16698,16699] CONDITIONAL_S
DISCARD 16699 [(5,2)] 0 [] [] [] [] [] [16696,16697,16698,16699] CONDITIONAL_S
INJECT_T 16700 [(4,0)] D [] [] [] [] [] [] none
MERGE 16701 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16712,16713,16710,16711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16702 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16703 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16704 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16705 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16706 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16706,16707,16708,16709] CONDITIONAL_S
Y_MEAS 16707 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16706,16707,16708,16709] CONDITIONAL_S
IDLE 16708 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16706,16707,16708,16709] CONDITIONAL_S
DISCARD 16709 [(5,4)] 0 [] [] [] [] [] [16706,16707,16708,16709] CONDITIONAL_S
MERGE 16710 [(4,2),(5,2)] D [16701] [] [] [] [((4,2),(5,2))] [16712,16713,16710,16711] CONDITIONAL_S
Y_MEAS 16711 [(5,2)] HALF_D_PLUS_2 [16701] [] [] [] [] [16712,16713,16710,16711] CONDITIONAL_S
IDLE 16712 [(4,2)] HALF_D_PLUS_2 [16701] [] [] [] [] [16712,16713,16710,16711] CONDITIONAL_S
DISCARD 16713 [(5,2)] 0 [16701] [] [] [] [] [16712,16713,16710,16711] CONDITIONAL_S
INJECT_T 16714 [(4,0)] D [] [] [] [] [] [] none
MERGE 16715 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16724,16725,16726,16727] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16716 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16717 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16718 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16719 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16720 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16720,16721,16722,16723] CONDITIONAL_S
Y_MEAS 16721 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16720,16721,16722,16723] CONDITIONAL_S
IDLE 16722 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16720,16721,16722,16723] CONDITIONAL_S
DISCARD 16723 [(5,4)] 0 [] [] [] [] [] [16720,16721,16722,16723] CONDITIONAL_S
MERGE 16724 [(4,2),(5,2)] D [16715] [] [] [] [((4,2),(5,2))] [16724,16725,16726,16727] CONDITIONAL_S
Y_MEAS 16725 [(5,2)] HALF_D_PLUS_2 [16715] [] [] [] [] [16724,16725,16726,16727] CONDITIONAL_S
IDLE 16726 [(4,2)] HALF_D_PLUS_2 [16715] [] [] [] [] [16724,16725,16726,16727] CONDITIONAL_S
DISCARD 16727 [(5,2)] 0 [16715] [] [] [] [] [16724,16725,16726,16727] CONDITIONAL_S
MERGE 16728 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16728,16729,16730,16731] CONDITIONAL_S
Y_MEAS 16729 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16728,16729,16730,16731] CONDITIONAL_S
IDLE 16730 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16728,16729,16730,16731] CONDITIONAL_S
DISCARD 16731 [(5,4)] 0 [] [] [] [] [] [16728,16729,16730,16731] CONDITIONAL_S
MERGE 16732 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16732,16733,16734,16735] CONDITIONAL_S
Y_MEAS 16733 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16732,16733,16734,16735] CONDITIONAL_S
IDLE 16734 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16732,16733,16734,16735] CONDITIONAL_S
DISCARD 16735 [(5,2)] 0 [] [] [] [] [] [16732,16733,16734,16735] CONDITIONAL_S
INJECT_T 16736 [(4,0)] D [] [] [] [] [] [] none
MERGE 16737 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16744,16745,16742,16743] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16738 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16739 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16740 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16741 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16742 [(4,2),(5,2)] D [16737] [] [] [] [((4,2),(5,2))] [16744,16745,16742,16743] CONDITIONAL_S
Y_MEAS 16743 [(5,2)] HALF_D_PLUS_2 [16737] [] [] [] [] [16744,16745,16742,16743] CONDITIONAL_S
IDLE 16744 [(4,2)] HALF_D_PLUS_2 [16737] [] [] [] [] [16744,16745,16742,16743] CONDITIONAL_S
DISCARD 16745 [(5,2)] 0 [16737] [] [] [] [] [16744,16745,16742,16743] CONDITIONAL_S
MERGE 16746 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16746,16747,16748,16749] CONDITIONAL_S
Y_MEAS 16747 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16746,16747,16748,16749] CONDITIONAL_S
IDLE 16748 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16746,16747,16748,16749] CONDITIONAL_S
DISCARD 16749 [(5,4)] 0 [] [] [] [] [] [16746,16747,16748,16749] CONDITIONAL_S
INJECT_T 16750 [(0,4)] D [] [] [] [] [] [] none
MERGE 16751 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16764,16765,16766,16767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16752 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16753 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16754 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16755 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16756 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16757 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16758 [(4,0)] D [] [] [] [] [] [] none
MERGE 16759 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16768,16769,16770,16771] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16760 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16761 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16762 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16763 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16764 [(4,4),(5,4)] D [16751] [] [] [] [((4,4),(5,4))] [16764,16765,16766,16767] CONDITIONAL_S
Y_MEAS 16765 [(5,4)] HALF_D_PLUS_2 [16751] [] [] [] [] [16764,16765,16766,16767] CONDITIONAL_S
IDLE 16766 [(4,4)] HALF_D_PLUS_2 [16751] [] [] [] [] [16764,16765,16766,16767] CONDITIONAL_S
DISCARD 16767 [(5,4)] 0 [16751] [] [] [] [] [16764,16765,16766,16767] CONDITIONAL_S
MERGE 16768 [(4,2),(5,2)] D [16759] [] [] [] [((4,2),(5,2))] [16768,16769,16770,16771] CONDITIONAL_S
Y_MEAS 16769 [(5,2)] HALF_D_PLUS_2 [16759] [] [] [] [] [16768,16769,16770,16771] CONDITIONAL_S
IDLE 16770 [(4,2)] HALF_D_PLUS_2 [16759] [] [] [] [] [16768,16769,16770,16771] CONDITIONAL_S
DISCARD 16771 [(5,2)] 0 [16759] [] [] [] [] [16768,16769,16770,16771] CONDITIONAL_S
INJECT_T 16772 [(0,4)] D [] [] [] [] [] [] none
MERGE 16773 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16786,16787,16788,16789] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16774 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16775 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16776 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16777 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16778 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16779 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16780 [(4,0)] D [] [] [] [] [] [] none
MERGE 16781 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16792,16793,16790,16791] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16782 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16783 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16784 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16785 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16786 [(4,4),(5,4)] D [16773] [] [] [] [((4,4),(5,4))] [16786,16787,16788,16789] CONDITIONAL_S
Y_MEAS 16787 [(5,4)] HALF_D_PLUS_2 [16773] [] [] [] [] [16786,16787,16788,16789] CONDITIONAL_S
IDLE 16788 [(4,4)] HALF_D_PLUS_2 [16773] [] [] [] [] [16786,16787,16788,16789] CONDITIONAL_S
DISCARD 16789 [(5,4)] 0 [16773] [] [] [] [] [16786,16787,16788,16789] CONDITIONAL_S
MERGE 16790 [(4,2),(5,2)] D [16781] [] [] [] [((4,2),(5,2))] [16792,16793,16790,16791] CONDITIONAL_S
Y_MEAS 16791 [(5,2)] HALF_D_PLUS_2 [16781] [] [] [] [] [16792,16793,16790,16791] CONDITIONAL_S
IDLE 16792 [(4,2)] HALF_D_PLUS_2 [16781] [] [] [] [] [16792,16793,16790,16791] CONDITIONAL_S
DISCARD 16793 [(5,2)] 0 [16781] [] [] [] [] [16792,16793,16790,16791] CONDITIONAL_S
MERGE 16794 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16794,16795,16796,16797] CONDITIONAL_S
Y_MEAS 16795 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16794,16795,16796,16797] CONDITIONAL_S
IDLE 16796 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16794,16795,16796,16797] CONDITIONAL_S
DISCARD 16797 [(5,4)] 0 [] [] [] [] [] [16794,16795,16796,16797] CONDITIONAL_S
INJECT_T 16798 [(0,4)] D [] [] [] [] [] [] none
MERGE 16799 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16816,16817,16818,16819] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16800 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16801 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16802 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16803 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16804 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16805 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16806 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16808,16809,16806,16807] CONDITIONAL_S
Y_MEAS 16807 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16808,16809,16806,16807] CONDITIONAL_S
IDLE 16808 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16808,16809,16806,16807] CONDITIONAL_S
DISCARD 16809 [(5,2)] 0 [] [] [] [] [] [16808,16809,16806,16807] CONDITIONAL_S
INJECT_T 16810 [(4,0)] D [] [] [] [] [] [] none
MERGE 16811 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16820,16821,16822,16823] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16812 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16813 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16814 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16815 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16816 [(4,4),(5,4)] D [16799] [] [] [] [((4,4),(5,4))] [16816,16817,16818,16819] CONDITIONAL_S
Y_MEAS 16817 [(5,4)] HALF_D_PLUS_2 [16799] [] [] [] [] [16816,16817,16818,16819] CONDITIONAL_S
IDLE 16818 [(4,4)] HALF_D_PLUS_2 [16799] [] [] [] [] [16816,16817,16818,16819] CONDITIONAL_S
DISCARD 16819 [(5,4)] 0 [16799] [] [] [] [] [16816,16817,16818,16819] CONDITIONAL_S
MERGE 16820 [(4,2),(5,2)] D [16811] [] [] [] [((4,2),(5,2))] [16820,16821,16822,16823] CONDITIONAL_S
Y_MEAS 16821 [(5,2)] HALF_D_PLUS_2 [16811] [] [] [] [] [16820,16821,16822,16823] CONDITIONAL_S
IDLE 16822 [(4,2)] HALF_D_PLUS_2 [16811] [] [] [] [] [16820,16821,16822,16823] CONDITIONAL_S
DISCARD 16823 [(5,2)] 0 [16811] [] [] [] [] [16820,16821,16822,16823] CONDITIONAL_S
INJECT_T 16824 [(0,4)] D [] [] [] [] [] [] none
MERGE 16825 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16832,16833,16834,16835] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16826 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16827 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16828 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16829 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16830 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16831 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16832 [(4,4),(5,4)] D [16825] [] [] [] [((4,4),(5,4))] [16832,16833,16834,16835] CONDITIONAL_S
Y_MEAS 16833 [(5,4)] HALF_D_PLUS_2 [16825] [] [] [] [] [16832,16833,16834,16835] CONDITIONAL_S
IDLE 16834 [(4,4)] HALF_D_PLUS_2 [16825] [] [] [] [] [16832,16833,16834,16835] CONDITIONAL_S
DISCARD 16835 [(5,4)] 0 [16825] [] [] [] [] [16832,16833,16834,16835] CONDITIONAL_S
MERGE 16836 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16836,16837,16838,16839] CONDITIONAL_S
Y_MEAS 16837 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16836,16837,16838,16839] CONDITIONAL_S
IDLE 16838 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16836,16837,16838,16839] CONDITIONAL_S
DISCARD 16839 [(5,2)] 0 [] [] [] [] [] [16836,16837,16838,16839] CONDITIONAL_S
INJECT_T 16840 [(4,0)] D [] [] [] [] [] [] none
MERGE 16841 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16848,16849,16846,16847] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16842 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16843 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16844 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16845 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16846 [(4,2),(5,2)] D [16841] [] [] [] [((4,2),(5,2))] [16848,16849,16846,16847] CONDITIONAL_S
Y_MEAS 16847 [(5,2)] HALF_D_PLUS_2 [16841] [] [] [] [] [16848,16849,16846,16847] CONDITIONAL_S
IDLE 16848 [(4,2)] HALF_D_PLUS_2 [16841] [] [] [] [] [16848,16849,16846,16847] CONDITIONAL_S
DISCARD 16849 [(5,2)] 0 [16841] [] [] [] [] [16848,16849,16846,16847] CONDITIONAL_S
MERGE 16850 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16850,16851,16852,16853] CONDITIONAL_S
Y_MEAS 16851 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16850,16851,16852,16853] CONDITIONAL_S
IDLE 16852 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16850,16851,16852,16853] CONDITIONAL_S
DISCARD 16853 [(5,4)] 0 [] [] [] [] [] [16850,16851,16852,16853] CONDITIONAL_S
INJECT_T 16854 [(0,4)] D [] [] [] [] [] [] none
MERGE 16855 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16868,16869,16870,16871] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16856 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16857 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16858 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16859 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16860 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16861 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16862 [(4,0)] D [] [] [] [] [] [] none
MERGE 16863 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16872,16873,16874,16875] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16864 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16865 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16866 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16867 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16868 [(4,4),(5,4)] D [16855] [] [] [] [((4,4),(5,4))] [16868,16869,16870,16871] CONDITIONAL_S
Y_MEAS 16869 [(5,4)] HALF_D_PLUS_2 [16855] [] [] [] [] [16868,16869,16870,16871] CONDITIONAL_S
IDLE 16870 [(4,4)] HALF_D_PLUS_2 [16855] [] [] [] [] [16868,16869,16870,16871] CONDITIONAL_S
DISCARD 16871 [(5,4)] 0 [16855] [] [] [] [] [16868,16869,16870,16871] CONDITIONAL_S
MERGE 16872 [(4,2),(5,2)] D [16863] [] [] [] [((4,2),(5,2))] [16872,16873,16874,16875] CONDITIONAL_S
Y_MEAS 16873 [(5,2)] HALF_D_PLUS_2 [16863] [] [] [] [] [16872,16873,16874,16875] CONDITIONAL_S
IDLE 16874 [(4,2)] HALF_D_PLUS_2 [16863] [] [] [] [] [16872,16873,16874,16875] CONDITIONAL_S
DISCARD 16875 [(5,2)] 0 [16863] [] [] [] [] [16872,16873,16874,16875] CONDITIONAL_S
MERGE 16876 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16876,16877,16878,16879] CONDITIONAL_S
Y_MEAS 16877 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16876,16877,16878,16879] CONDITIONAL_S
IDLE 16878 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16876,16877,16878,16879] CONDITIONAL_S
DISCARD 16879 [(5,4)] 0 [] [] [] [] [] [16876,16877,16878,16879] CONDITIONAL_S
INJECT_T 16880 [(0,4)] D [] [] [] [] [] [] none
MERGE 16881 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16898,16899,16900,16901] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16882 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16883 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16884 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16885 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16886 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16887 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16888 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16888,16889,16890,16891] CONDITIONAL_S
Y_MEAS 16889 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16888,16889,16890,16891] CONDITIONAL_S
IDLE 16890 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16888,16889,16890,16891] CONDITIONAL_S
DISCARD 16891 [(5,2)] 0 [] [] [] [] [] [16888,16889,16890,16891] CONDITIONAL_S
INJECT_T 16892 [(4,0)] D [] [] [] [] [] [] none
MERGE 16893 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16904,16905,16902,16903] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16894 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16895 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16896 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16897 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16898 [(4,4),(5,4)] D [16881] [] [] [] [((4,4),(5,4))] [16898,16899,16900,16901] CONDITIONAL_S
Y_MEAS 16899 [(5,4)] HALF_D_PLUS_2 [16881] [] [] [] [] [16898,16899,16900,16901] CONDITIONAL_S
IDLE 16900 [(4,4)] HALF_D_PLUS_2 [16881] [] [] [] [] [16898,16899,16900,16901] CONDITIONAL_S
DISCARD 16901 [(5,4)] 0 [16881] [] [] [] [] [16898,16899,16900,16901] CONDITIONAL_S
MERGE 16902 [(4,2),(5,2)] D [16893] [] [] [] [((4,2),(5,2))] [16904,16905,16902,16903] CONDITIONAL_S
Y_MEAS 16903 [(5,2)] HALF_D_PLUS_2 [16893] [] [] [] [] [16904,16905,16902,16903] CONDITIONAL_S
IDLE 16904 [(4,2)] HALF_D_PLUS_2 [16893] [] [] [] [] [16904,16905,16902,16903] CONDITIONAL_S
DISCARD 16905 [(5,2)] 0 [16893] [] [] [] [] [16904,16905,16902,16903] CONDITIONAL_S
INJECT_T 16906 [(0,4)] D [] [] [] [] [] [] none
MERGE 16907 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16920,16921,16922,16923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16908 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16909 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16910 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16911 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16912 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16913 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16914 [(4,0)] D [] [] [] [] [] [] none
MERGE 16915 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16924,16925,16926,16927] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16916 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16917 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16918 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16919 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16920 [(4,4),(5,4)] D [16907] [] [] [] [((4,4),(5,4))] [16920,16921,16922,16923] CONDITIONAL_S
Y_MEAS 16921 [(5,4)] HALF_D_PLUS_2 [16907] [] [] [] [] [16920,16921,16922,16923] CONDITIONAL_S
IDLE 16922 [(4,4)] HALF_D_PLUS_2 [16907] [] [] [] [] [16920,16921,16922,16923] CONDITIONAL_S
DISCARD 16923 [(5,4)] 0 [16907] [] [] [] [] [16920,16921,16922,16923] CONDITIONAL_S
MERGE 16924 [(4,2),(5,2)] D [16915] [] [] [] [((4,2),(5,2))] [16924,16925,16926,16927] CONDITIONAL_S
Y_MEAS 16925 [(5,2)] HALF_D_PLUS_2 [16915] [] [] [] [] [16924,16925,16926,16927] CONDITIONAL_S
IDLE 16926 [(4,2)] HALF_D_PLUS_2 [16915] [] [] [] [] [16924,16925,16926,16927] CONDITIONAL_S
DISCARD 16927 [(5,2)] 0 [16915] [] [] [] [] [16924,16925,16926,16927] CONDITIONAL_S
MERGE 16928 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16928,16929,16930,16931] CONDITIONAL_S
Y_MEAS 16929 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16928,16929,16930,16931] CONDITIONAL_S
IDLE 16930 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16928,16929,16930,16931] CONDITIONAL_S
DISCARD 16931 [(5,4)] 0 [] [] [] [] [] [16928,16929,16930,16931] CONDITIONAL_S
INJECT_T 16932 [(0,4)] D [] [] [] [] [] [] none
MERGE 16933 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16952,16953,16950,16951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16934 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16935 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16936 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16937 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16938 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16939 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16940 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16940,16941,16942,16943] CONDITIONAL_S
Y_MEAS 16941 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16940,16941,16942,16943] CONDITIONAL_S
IDLE 16942 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16940,16941,16942,16943] CONDITIONAL_S
DISCARD 16943 [(5,2)] 0 [] [] [] [] [] [16940,16941,16942,16943] CONDITIONAL_S
INJECT_T 16944 [(4,0)] D [] [] [] [] [] [] none
MERGE 16945 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16954,16955,16956,16957] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16946 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16947 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16948 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16949 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16950 [(4,4),(5,4)] D [16933] [] [] [] [((4,4),(5,4))] [16952,16953,16950,16951] CONDITIONAL_S
Y_MEAS 16951 [(5,4)] HALF_D_PLUS_2 [16933] [] [] [] [] [16952,16953,16950,16951] CONDITIONAL_S
IDLE 16952 [(4,4)] HALF_D_PLUS_2 [16933] [] [] [] [] [16952,16953,16950,16951] CONDITIONAL_S
DISCARD 16953 [(5,4)] 0 [16933] [] [] [] [] [16952,16953,16950,16951] CONDITIONAL_S
MERGE 16954 [(4,2),(5,2)] D [16945] [] [] [] [((4,2),(5,2))] [16954,16955,16956,16957] CONDITIONAL_S
Y_MEAS 16955 [(5,2)] HALF_D_PLUS_2 [16945] [] [] [] [] [16954,16955,16956,16957] CONDITIONAL_S
IDLE 16956 [(4,2)] HALF_D_PLUS_2 [16945] [] [] [] [] [16954,16955,16956,16957] CONDITIONAL_S
DISCARD 16957 [(5,2)] 0 [16945] [] [] [] [] [16954,16955,16956,16957] CONDITIONAL_S
INJECT_T 16958 [(0,4)] D [] [] [] [] [] [] none
MERGE 16959 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16972,16973,16974,16975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16960 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16961 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16962 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16963 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16964 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16965 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16966 [(4,0)] D [] [] [] [] [] [] none
MERGE 16967 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16976,16977,16978,16979] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16968 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16969 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16970 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16971 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16972 [(4,4),(5,4)] D [16959] [] [] [] [((4,4),(5,4))] [16972,16973,16974,16975] CONDITIONAL_S
Y_MEAS 16973 [(5,4)] HALF_D_PLUS_2 [16959] [] [] [] [] [16972,16973,16974,16975] CONDITIONAL_S
IDLE 16974 [(4,4)] HALF_D_PLUS_2 [16959] [] [] [] [] [16972,16973,16974,16975] CONDITIONAL_S
DISCARD 16975 [(5,4)] 0 [16959] [] [] [] [] [16972,16973,16974,16975] CONDITIONAL_S
MERGE 16976 [(4,2),(5,2)] D [16967] [] [] [] [((4,2),(5,2))] [16976,16977,16978,16979] CONDITIONAL_S
Y_MEAS 16977 [(5,2)] HALF_D_PLUS_2 [16967] [] [] [] [] [16976,16977,16978,16979] CONDITIONAL_S
IDLE 16978 [(4,2)] HALF_D_PLUS_2 [16967] [] [] [] [] [16976,16977,16978,16979] CONDITIONAL_S
DISCARD 16979 [(5,2)] 0 [16967] [] [] [] [] [16976,16977,16978,16979] CONDITIONAL_S
INJECT_T 16980 [(0,4)] D [] [] [] [] [] [] none
MERGE 16981 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16994,16995,16996,16997] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16982 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16983 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16984 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16985 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16986 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16987 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16988 [(4,0)] D [] [] [] [] [] [] none
MERGE 16989 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17000,17001,16998,16999] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16990 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16991 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16992 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16993 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16994 [(4,4),(5,4)] D [16981] [] [] [] [((4,4),(5,4))] [16994,16995,16996,16997] CONDITIONAL_S
Y_MEAS 16995 [(5,4)] HALF_D_PLUS_2 [16981] [] [] [] [] [16994,16995,16996,16997] CONDITIONAL_S
IDLE 16996 [(4,4)] HALF_D_PLUS_2 [16981] [] [] [] [] [16994,16995,16996,16997] CONDITIONAL_S
DISCARD 16997 [(5,4)] 0 [16981] [] [] [] [] [16994,16995,16996,16997] CONDITIONAL_S
MERGE 16998 [(4,2),(5,2)] D [16989] [] [] [] [((4,2),(5,2))] [17000,17001,16998,16999] CONDITIONAL_S
Y_MEAS 16999 [(5,2)] HALF_D_PLUS_2 [16989] [] [] [] [] [17000,17001,16998,16999] CONDITIONAL_S
IDLE 17000 [(4,2)] HALF_D_PLUS_2 [16989] [] [] [] [] [17000,17001,16998,16999] CONDITIONAL_S
DISCARD 17001 [(5,2)] 0 [16989] [] [] [] [] [17000,17001,16998,16999] CONDITIONAL_S
INJECT_T 17002 [(0,4)] D [] [] [] [] [] [] none
MERGE 17003 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17010,17011,17012,17013] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17004 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17005 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17006 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17007 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17008 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17009 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17010 [(4,4),(5,4)] D [17003] [] [] [] [((4,4),(5,4))] [17010,17011,17012,17013] CONDITIONAL_S
Y_MEAS 17011 [(5,4)] HALF_D_PLUS_2 [17003] [] [] [] [] [17010,17011,17012,17013] CONDITIONAL_S
IDLE 17012 [(4,4)] HALF_D_PLUS_2 [17003] [] [] [] [] [17010,17011,17012,17013] CONDITIONAL_S
DISCARD 17013 [(5,4)] 0 [17003] [] [] [] [] [17010,17011,17012,17013] CONDITIONAL_S
MERGE 17014 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17016,17017,17014,17015] CONDITIONAL_S
Y_MEAS 17015 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17016,17017,17014,17015] CONDITIONAL_S
IDLE 17016 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17016,17017,17014,17015] CONDITIONAL_S
DISCARD 17017 [(5,2)] 0 [] [] [] [] [] [17016,17017,17014,17015] CONDITIONAL_S
INJECT_T 17018 [(4,0)] D [] [] [] [] [] [] none
MERGE 17019 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17024,17025,17026,17027] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17020 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17021 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17022 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17023 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17024 [(4,2),(5,2)] D [17019] [] [] [] [((4,2),(5,2))] [17024,17025,17026,17027] CONDITIONAL_S
Y_MEAS 17025 [(5,2)] HALF_D_PLUS_2 [17019] [] [] [] [] [17024,17025,17026,17027] CONDITIONAL_S
IDLE 17026 [(4,2)] HALF_D_PLUS_2 [17019] [] [] [] [] [17024,17025,17026,17027] CONDITIONAL_S
DISCARD 17027 [(5,2)] 0 [17019] [] [] [] [] [17024,17025,17026,17027] CONDITIONAL_S
MERGE 17028 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17028,17029,17030,17031] CONDITIONAL_S
Y_MEAS 17029 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17028,17029,17030,17031] CONDITIONAL_S
IDLE 17030 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17028,17029,17030,17031] CONDITIONAL_S
DISCARD 17031 [(5,4)] 0 [] [] [] [] [] [17028,17029,17030,17031] CONDITIONAL_S
INJECT_T 17032 [(0,4)] D [] [] [] [] [] [] none
MERGE 17033 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17048,17049,17046,17047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17034 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17035 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17036 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17037 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17038 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17039 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17040 [(4,0)] D [] [] [] [] [] [] none
MERGE 17041 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17050,17051,17052,17053] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17042 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17043 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17044 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17045 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17046 [(4,4),(5,4)] D [17033] [] [] [] [((4,4),(5,4))] [17048,17049,17046,17047] CONDITIONAL_S
Y_MEAS 17047 [(5,4)] HALF_D_PLUS_2 [17033] [] [] [] [] [17048,17049,17046,17047] CONDITIONAL_S
IDLE 17048 [(4,4)] HALF_D_PLUS_2 [17033] [] [] [] [] [17048,17049,17046,17047] CONDITIONAL_S
DISCARD 17049 [(5,4)] 0 [17033] [] [] [] [] [17048,17049,17046,17047] CONDITIONAL_S
MERGE 17050 [(4,2),(5,2)] D [17041] [] [] [] [((4,2),(5,2))] [17050,17051,17052,17053] CONDITIONAL_S
Y_MEAS 17051 [(5,2)] HALF_D_PLUS_2 [17041] [] [] [] [] [17050,17051,17052,17053] CONDITIONAL_S
IDLE 17052 [(4,2)] HALF_D_PLUS_2 [17041] [] [] [] [] [17050,17051,17052,17053] CONDITIONAL_S
DISCARD 17053 [(5,2)] 0 [17041] [] [] [] [] [17050,17051,17052,17053] CONDITIONAL_S
INJECT_T 17054 [(4,0)] D [] [] [] [] [] [] none
MERGE 17055 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17072,17073,17074,17075] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17056 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17057 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17058 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17059 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17060 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17060,17061,17062,17063] CONDITIONAL_S
Y_MEAS 17061 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17060,17061,17062,17063] CONDITIONAL_S
IDLE 17062 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17060,17061,17062,17063] CONDITIONAL_S
DISCARD 17063 [(5,4)] 0 [] [] [] [] [] [17060,17061,17062,17063] CONDITIONAL_S
INJECT_T 17064 [(0,4)] D [] [] [] [] [] [] none
MERGE 17065 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17076,17077,17078,17079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17066 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17067 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17068 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17069 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17071 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17072 [(4,2),(5,2)] D [17055] [] [] [] [((4,2),(5,2))] [17072,17073,17074,17075] CONDITIONAL_S
Y_MEAS 17073 [(5,2)] HALF_D_PLUS_2 [17055] [] [] [] [] [17072,17073,17074,17075] CONDITIONAL_S
IDLE 17074 [(4,2)] HALF_D_PLUS_2 [17055] [] [] [] [] [17072,17073,17074,17075] CONDITIONAL_S
DISCARD 17075 [(5,2)] 0 [17055] [] [] [] [] [17072,17073,17074,17075] CONDITIONAL_S
MERGE 17076 [(4,4),(5,4)] D [17065] [] [] [] [((4,4),(5,4))] [17076,17077,17078,17079] CONDITIONAL_S
Y_MEAS 17077 [(5,4)] HALF_D_PLUS_2 [17065] [] [] [] [] [17076,17077,17078,17079] CONDITIONAL_S
IDLE 17078 [(4,4)] HALF_D_PLUS_2 [17065] [] [] [] [] [17076,17077,17078,17079] CONDITIONAL_S
DISCARD 17079 [(5,4)] 0 [17065] [] [] [] [] [17076,17077,17078,17079] CONDITIONAL_S
INJECT_T 17080 [(4,0)] D [] [] [] [] [] [] none
MERGE 17081 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17096,17097,17094,17095] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17082 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17083 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17084 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17085 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17086 [(0,4)] D [] [] [] [] [] [] none
MERGE 17087 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17098,17099,17100,17101] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17088 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17089 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17090 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17091 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17092 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17093 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17094 [(4,2),(5,2)] D [17081] [] [] [] [((4,2),(5,2))] [17096,17097,17094,17095] CONDITIONAL_S
Y_MEAS 17095 [(5,2)] HALF_D_PLUS_2 [17081] [] [] [] [] [17096,17097,17094,17095] CONDITIONAL_S
IDLE 17096 [(4,2)] HALF_D_PLUS_2 [17081] [] [] [] [] [17096,17097,17094,17095] CONDITIONAL_S
DISCARD 17097 [(5,2)] 0 [17081] [] [] [] [] [17096,17097,17094,17095] CONDITIONAL_S
MERGE 17098 [(4,4),(5,4)] D [17087] [] [] [] [((4,4),(5,4))] [17098,17099,17100,17101] CONDITIONAL_S
Y_MEAS 17099 [(5,4)] HALF_D_PLUS_2 [17087] [] [] [] [] [17098,17099,17100,17101] CONDITIONAL_S
IDLE 17100 [(4,4)] HALF_D_PLUS_2 [17087] [] [] [] [] [17098,17099,17100,17101] CONDITIONAL_S
DISCARD 17101 [(5,4)] 0 [17087] [] [] [] [] [17098,17099,17100,17101] CONDITIONAL_S
MERGE 17102 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17104,17105,17102,17103] CONDITIONAL_S
Y_MEAS 17103 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17104,17105,17102,17103] CONDITIONAL_S
IDLE 17104 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17104,17105,17102,17103] CONDITIONAL_S
DISCARD 17105 [(5,2)] 0 [] [] [] [] [] [17104,17105,17102,17103] CONDITIONAL_S
INJECT_T 17106 [(4,0)] D [] [] [] [] [] [] none
MERGE 17107 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17124,17125,17126,17127] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17108 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17109 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17110 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17111 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17112 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17112,17113,17114,17115] CONDITIONAL_S
Y_MEAS 17113 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17112,17113,17114,17115] CONDITIONAL_S
IDLE 17114 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17112,17113,17114,17115] CONDITIONAL_S
DISCARD 17115 [(5,4)] 0 [] [] [] [] [] [17112,17113,17114,17115] CONDITIONAL_S
INJECT_T 17116 [(0,4)] D [] [] [] [] [] [] none
MERGE 17117 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17128,17129,17130,17131] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17118 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17119 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17120 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17121 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17122 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17123 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17124 [(4,2),(5,2)] D [17107] [] [] [] [((4,2),(5,2))] [17124,17125,17126,17127] CONDITIONAL_S
Y_MEAS 17125 [(5,2)] HALF_D_PLUS_2 [17107] [] [] [] [] [17124,17125,17126,17127] CONDITIONAL_S
IDLE 17126 [(4,2)] HALF_D_PLUS_2 [17107] [] [] [] [] [17124,17125,17126,17127] CONDITIONAL_S
DISCARD 17127 [(5,2)] 0 [17107] [] [] [] [] [17124,17125,17126,17127] CONDITIONAL_S
MERGE 17128 [(4,4),(5,4)] D [17117] [] [] [] [((4,4),(5,4))] [17128,17129,17130,17131] CONDITIONAL_S
Y_MEAS 17129 [(5,4)] HALF_D_PLUS_2 [17117] [] [] [] [] [17128,17129,17130,17131] CONDITIONAL_S
IDLE 17130 [(4,4)] HALF_D_PLUS_2 [17117] [] [] [] [] [17128,17129,17130,17131] CONDITIONAL_S
DISCARD 17131 [(5,4)] 0 [17117] [] [] [] [] [17128,17129,17130,17131] CONDITIONAL_S
INJECT_T 17132 [(4,0)] D [] [] [] [] [] [] none
MERGE 17133 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17146,17147,17148,17149] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17134 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17135 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17136 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17137 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17138 [(0,4)] D [] [] [] [] [] [] none
MERGE 17139 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17152,17153,17150,17151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17140 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17141 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17142 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17143 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17144 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17145 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17146 [(4,2),(5,2)] D [17133] [] [] [] [((4,2),(5,2))] [17146,17147,17148,17149] CONDITIONAL_S
Y_MEAS 17147 [(5,2)] HALF_D_PLUS_2 [17133] [] [] [] [] [17146,17147,17148,17149] CONDITIONAL_S
IDLE 17148 [(4,2)] HALF_D_PLUS_2 [17133] [] [] [] [] [17146,17147,17148,17149] CONDITIONAL_S
DISCARD 17149 [(5,2)] 0 [17133] [] [] [] [] [17146,17147,17148,17149] CONDITIONAL_S
MERGE 17150 [(4,4),(5,4)] D [17139] [] [] [] [((4,4),(5,4))] [17152,17153,17150,17151] CONDITIONAL_S
Y_MEAS 17151 [(5,4)] HALF_D_PLUS_2 [17139] [] [] [] [] [17152,17153,17150,17151] CONDITIONAL_S
IDLE 17152 [(4,4)] HALF_D_PLUS_2 [17139] [] [] [] [] [17152,17153,17150,17151] CONDITIONAL_S
DISCARD 17153 [(5,4)] 0 [17139] [] [] [] [] [17152,17153,17150,17151] CONDITIONAL_S
INJECT_T 17154 [(4,0)] D [] [] [] [] [] [] none
MERGE 17155 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17160,17161,17162,17163] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17156 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17157 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17158 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17159 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17160 [(4,2),(5,2)] D [17155] [] [] [] [((4,2),(5,2))] [17160,17161,17162,17163] CONDITIONAL_S
Y_MEAS 17161 [(5,2)] HALF_D_PLUS_2 [17155] [] [] [] [] [17160,17161,17162,17163] CONDITIONAL_S
IDLE 17162 [(4,2)] HALF_D_PLUS_2 [17155] [] [] [] [] [17160,17161,17162,17163] CONDITIONAL_S
DISCARD 17163 [(5,2)] 0 [17155] [] [] [] [] [17160,17161,17162,17163] CONDITIONAL_S
MERGE 17164 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17164,17165,17166,17167] CONDITIONAL_S
Y_MEAS 17165 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17164,17165,17166,17167] CONDITIONAL_S
IDLE 17166 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17164,17165,17166,17167] CONDITIONAL_S
DISCARD 17167 [(5,4)] 0 [] [] [] [] [] [17164,17165,17166,17167] CONDITIONAL_S
INJECT_T 17168 [(0,4)] D [] [] [] [] [] [] none
MERGE 17169 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17176,17177,17178,17179] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17170 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17171 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17172 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17173 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17174 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17175 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17176 [(4,4),(5,4)] D [17169] [] [] [] [((4,4),(5,4))] [17176,17177,17178,17179] CONDITIONAL_S
Y_MEAS 17177 [(5,4)] HALF_D_PLUS_2 [17169] [] [] [] [] [17176,17177,17178,17179] CONDITIONAL_S
IDLE 17178 [(4,4)] HALF_D_PLUS_2 [17169] [] [] [] [] [17176,17177,17178,17179] CONDITIONAL_S
DISCARD 17179 [(5,4)] 0 [17169] [] [] [] [] [17176,17177,17178,17179] CONDITIONAL_S
INJECT_T 17180 [(4,0)] D [] [] [] [] [] [] none
MERGE 17181 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17186,17187,17188,17189] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17182 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17183 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17184 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17185 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17186 [(4,2),(5,2)] D [17181] [] [] [] [((4,2),(5,2))] [17186,17187,17188,17189] CONDITIONAL_S
Y_MEAS 17187 [(5,2)] HALF_D_PLUS_2 [17181] [] [] [] [] [17186,17187,17188,17189] CONDITIONAL_S
IDLE 17188 [(4,2)] HALF_D_PLUS_2 [17181] [] [] [] [] [17186,17187,17188,17189] CONDITIONAL_S
DISCARD 17189 [(5,2)] 0 [17181] [] [] [] [] [17186,17187,17188,17189] CONDITIONAL_S
MERGE 17190 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17192,17193,17190,17191] CONDITIONAL_S
Y_MEAS 17191 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17192,17193,17190,17191] CONDITIONAL_S
IDLE 17192 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17192,17193,17190,17191] CONDITIONAL_S
DISCARD 17193 [(5,4)] 0 [] [] [] [] [] [17192,17193,17190,17191] CONDITIONAL_S
INJECT_T 17194 [(0,4)] D [] [] [] [] [] [] none
MERGE 17195 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17208,17209,17210,17211] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17196 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17197 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17198 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17199 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17200 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17201 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17202 [(4,0)] D [] [] [] [] [] [] none
MERGE 17203 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17212,17213,17214,17215] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17204 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17205 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17206 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17207 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17208 [(4,4),(5,4)] D [17195] [] [] [] [((4,4),(5,4))] [17208,17209,17210,17211] CONDITIONAL_S
Y_MEAS 17209 [(5,4)] HALF_D_PLUS_2 [17195] [] [] [] [] [17208,17209,17210,17211] CONDITIONAL_S
IDLE 17210 [(4,4)] HALF_D_PLUS_2 [17195] [] [] [] [] [17208,17209,17210,17211] CONDITIONAL_S
DISCARD 17211 [(5,4)] 0 [17195] [] [] [] [] [17208,17209,17210,17211] CONDITIONAL_S
MERGE 17212 [(4,2),(5,2)] D [17203] [] [] [] [((4,2),(5,2))] [17212,17213,17214,17215] CONDITIONAL_S
Y_MEAS 17213 [(5,2)] HALF_D_PLUS_2 [17203] [] [] [] [] [17212,17213,17214,17215] CONDITIONAL_S
IDLE 17214 [(4,2)] HALF_D_PLUS_2 [17203] [] [] [] [] [17212,17213,17214,17215] CONDITIONAL_S
DISCARD 17215 [(5,2)] 0 [17203] [] [] [] [] [17212,17213,17214,17215] CONDITIONAL_S
INJECT_T 17216 [(0,4)] D [] [] [] [] [] [] none
MERGE 17217 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17224,17225,17226,17227] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17219 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17220 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17221 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17223 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17224 [(4,4),(5,4)] D [17217] [] [] [] [((4,4),(5,4))] [17224,17225,17226,17227] CONDITIONAL_S
Y_MEAS 17225 [(5,4)] HALF_D_PLUS_2 [17217] [] [] [] [] [17224,17225,17226,17227] CONDITIONAL_S
IDLE 17226 [(4,4)] HALF_D_PLUS_2 [17217] [] [] [] [] [17224,17225,17226,17227] CONDITIONAL_S
DISCARD 17227 [(5,4)] 0 [17217] [] [] [] [] [17224,17225,17226,17227] CONDITIONAL_S
MERGE 17228 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17228,17229,17230,17231] CONDITIONAL_S
Y_MEAS 17229 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17228,17229,17230,17231] CONDITIONAL_S
IDLE 17230 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17228,17229,17230,17231] CONDITIONAL_S
DISCARD 17231 [(5,2)] 0 [] [] [] [] [] [17228,17229,17230,17231] CONDITIONAL_S
INJECT_T 17232 [(4,0)] D [] [] [] [] [] [] none
MERGE 17233 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17240,17241,17238,17239] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17234 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17235 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17236 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17237 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17238 [(4,2),(5,2)] D [17233] [] [] [] [((4,2),(5,2))] [17240,17241,17238,17239] CONDITIONAL_S
Y_MEAS 17239 [(5,2)] HALF_D_PLUS_2 [17233] [] [] [] [] [17240,17241,17238,17239] CONDITIONAL_S
IDLE 17240 [(4,2)] HALF_D_PLUS_2 [17233] [] [] [] [] [17240,17241,17238,17239] CONDITIONAL_S
DISCARD 17241 [(5,2)] 0 [17233] [] [] [] [] [17240,17241,17238,17239] CONDITIONAL_S
MERGE 17242 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17242,17243,17244,17245] CONDITIONAL_S
Y_MEAS 17243 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17242,17243,17244,17245] CONDITIONAL_S
IDLE 17244 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17242,17243,17244,17245] CONDITIONAL_S
DISCARD 17245 [(5,4)] 0 [] [] [] [] [] [17242,17243,17244,17245] CONDITIONAL_S
INJECT_T 17246 [(0,4)] D [] [] [] [] [] [] none
MERGE 17247 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17256,17257,17254,17255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17248 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17249 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17250 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17251 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17252 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17253 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17254 [(4,4),(5,4)] D [17247] [] [] [] [((4,4),(5,4))] [17256,17257,17254,17255] CONDITIONAL_S
Y_MEAS 17255 [(5,4)] HALF_D_PLUS_2 [17247] [] [] [] [] [17256,17257,17254,17255] CONDITIONAL_S
IDLE 17256 [(4,4)] HALF_D_PLUS_2 [17247] [] [] [] [] [17256,17257,17254,17255] CONDITIONAL_S
DISCARD 17257 [(5,4)] 0 [17247] [] [] [] [] [17256,17257,17254,17255] CONDITIONAL_S
MERGE 17258 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17258,17259,17260,17261] CONDITIONAL_S
Y_MEAS 17259 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17258,17259,17260,17261] CONDITIONAL_S
IDLE 17260 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17258,17259,17260,17261] CONDITIONAL_S
DISCARD 17261 [(5,2)] 0 [] [] [] [] [] [17258,17259,17260,17261] CONDITIONAL_S
INJECT_T 17262 [(4,0)] D [] [] [] [] [] [] none
MERGE 17263 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17268,17269,17270,17271] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17264 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17265 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17266 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17267 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17268 [(4,2),(5,2)] D [17263] [] [] [] [((4,2),(5,2))] [17268,17269,17270,17271] CONDITIONAL_S
Y_MEAS 17269 [(5,2)] HALF_D_PLUS_2 [17263] [] [] [] [] [17268,17269,17270,17271] CONDITIONAL_S
IDLE 17270 [(4,2)] HALF_D_PLUS_2 [17263] [] [] [] [] [17268,17269,17270,17271] CONDITIONAL_S
DISCARD 17271 [(5,2)] 0 [17263] [] [] [] [] [17268,17269,17270,17271] CONDITIONAL_S
MERGE 17272 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17272,17273,17274,17275] CONDITIONAL_S
Y_MEAS 17273 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17272,17273,17274,17275] CONDITIONAL_S
IDLE 17274 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17272,17273,17274,17275] CONDITIONAL_S
DISCARD 17275 [(5,4)] 0 [] [] [] [] [] [17272,17273,17274,17275] CONDITIONAL_S
INJECT_T 17276 [(0,4)] D [] [] [] [] [] [] none
MERGE 17277 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17290,17291,17292,17293] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17278 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17279 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17280 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17281 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17282 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17283 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17284 [(4,0)] D [] [] [] [] [] [] none
MERGE 17285 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17296,17297,17294,17295] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17286 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17287 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17288 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17289 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17290 [(4,4),(5,4)] D [17277] [] [] [] [((4,4),(5,4))] [17290,17291,17292,17293] CONDITIONAL_S
Y_MEAS 17291 [(5,4)] HALF_D_PLUS_2 [17277] [] [] [] [] [17290,17291,17292,17293] CONDITIONAL_S
IDLE 17292 [(4,4)] HALF_D_PLUS_2 [17277] [] [] [] [] [17290,17291,17292,17293] CONDITIONAL_S
DISCARD 17293 [(5,4)] 0 [17277] [] [] [] [] [17290,17291,17292,17293] CONDITIONAL_S
MERGE 17294 [(4,2),(5,2)] D [17285] [] [] [] [((4,2),(5,2))] [17296,17297,17294,17295] CONDITIONAL_S
Y_MEAS 17295 [(5,2)] HALF_D_PLUS_2 [17285] [] [] [] [] [17296,17297,17294,17295] CONDITIONAL_S
IDLE 17296 [(4,2)] HALF_D_PLUS_2 [17285] [] [] [] [] [17296,17297,17294,17295] CONDITIONAL_S
DISCARD 17297 [(5,2)] 0 [17285] [] [] [] [] [17296,17297,17294,17295] CONDITIONAL_S
INJECT_T 17298 [(4,0)] D [] [] [] [] [] [] none
MERGE 17299 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17316,17317,17318,17319] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17300 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17301 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17302 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17303 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17304 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17304,17305,17306,17307] CONDITIONAL_S
Y_MEAS 17305 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17304,17305,17306,17307] CONDITIONAL_S
IDLE 17306 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17304,17305,17306,17307] CONDITIONAL_S
DISCARD 17307 [(5,4)] 0 [] [] [] [] [] [17304,17305,17306,17307] CONDITIONAL_S
INJECT_T 17308 [(0,4)] D [] [] [] [] [] [] none
MERGE 17309 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17320,17321,17322,17323] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17311 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17312 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17313 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17314 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17315 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17316 [(4,2),(5,2)] D [17299] [] [] [] [((4,2),(5,2))] [17316,17317,17318,17319] CONDITIONAL_S
Y_MEAS 17317 [(5,2)] HALF_D_PLUS_2 [17299] [] [] [] [] [17316,17317,17318,17319] CONDITIONAL_S
IDLE 17318 [(4,2)] HALF_D_PLUS_2 [17299] [] [] [] [] [17316,17317,17318,17319] CONDITIONAL_S
DISCARD 17319 [(5,2)] 0 [17299] [] [] [] [] [17316,17317,17318,17319] CONDITIONAL_S
MERGE 17320 [(4,4),(5,4)] D [17309] [] [] [] [((4,4),(5,4))] [17320,17321,17322,17323] CONDITIONAL_S
Y_MEAS 17321 [(5,4)] HALF_D_PLUS_2 [17309] [] [] [] [] [17320,17321,17322,17323] CONDITIONAL_S
IDLE 17322 [(4,4)] HALF_D_PLUS_2 [17309] [] [] [] [] [17320,17321,17322,17323] CONDITIONAL_S
DISCARD 17323 [(5,4)] 0 [17309] [] [] [] [] [17320,17321,17322,17323] CONDITIONAL_S
INJECT_T 17324 [(4,0)] D [] [] [] [] [] [] none
MERGE 17325 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17338,17339,17340,17341] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17326 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17327 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17328 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17329 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17330 [(0,4)] D [] [] [] [] [] [] none
MERGE 17331 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17344,17345,17342,17343] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17332 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17333 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17334 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17335 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17336 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17337 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17338 [(4,2),(5,2)] D [17325] [] [] [] [((4,2),(5,2))] [17338,17339,17340,17341] CONDITIONAL_S
Y_MEAS 17339 [(5,2)] HALF_D_PLUS_2 [17325] [] [] [] [] [17338,17339,17340,17341] CONDITIONAL_S
IDLE 17340 [(4,2)] HALF_D_PLUS_2 [17325] [] [] [] [] [17338,17339,17340,17341] CONDITIONAL_S
DISCARD 17341 [(5,2)] 0 [17325] [] [] [] [] [17338,17339,17340,17341] CONDITIONAL_S
MERGE 17342 [(4,4),(5,4)] D [17331] [] [] [] [((4,4),(5,4))] [17344,17345,17342,17343] CONDITIONAL_S
Y_MEAS 17343 [(5,4)] HALF_D_PLUS_2 [17331] [] [] [] [] [17344,17345,17342,17343] CONDITIONAL_S
IDLE 17344 [(4,4)] HALF_D_PLUS_2 [17331] [] [] [] [] [17344,17345,17342,17343] CONDITIONAL_S
DISCARD 17345 [(5,4)] 0 [17331] [] [] [] [] [17344,17345,17342,17343] CONDITIONAL_S
INJECT_T 17346 [(0,4)] D [] [] [] [] [] [] none
MERGE 17347 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17364,17365,17366,17367] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17348 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17349 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17350 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17351 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17352 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17353 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17354 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17354,17355,17356,17357] CONDITIONAL_S
Y_MEAS 17355 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17354,17355,17356,17357] CONDITIONAL_S
IDLE 17356 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17354,17355,17356,17357] CONDITIONAL_S
DISCARD 17357 [(5,2)] 0 [] [] [] [] [] [17354,17355,17356,17357] CONDITIONAL_S
INJECT_T 17358 [(4,0)] D [] [] [] [] [] [] none
MERGE 17359 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17368,17369,17370,17371] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17360 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17361 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17362 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17363 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17364 [(4,4),(5,4)] D [17347] [] [] [] [((4,4),(5,4))] [17364,17365,17366,17367] CONDITIONAL_S
Y_MEAS 17365 [(5,4)] HALF_D_PLUS_2 [17347] [] [] [] [] [17364,17365,17366,17367] CONDITIONAL_S
IDLE 17366 [(4,4)] HALF_D_PLUS_2 [17347] [] [] [] [] [17364,17365,17366,17367] CONDITIONAL_S
DISCARD 17367 [(5,4)] 0 [17347] [] [] [] [] [17364,17365,17366,17367] CONDITIONAL_S
MERGE 17368 [(4,2),(5,2)] D [17359] [] [] [] [((4,2),(5,2))] [17368,17369,17370,17371] CONDITIONAL_S
Y_MEAS 17369 [(5,2)] HALF_D_PLUS_2 [17359] [] [] [] [] [17368,17369,17370,17371] CONDITIONAL_S
IDLE 17370 [(4,2)] HALF_D_PLUS_2 [17359] [] [] [] [] [17368,17369,17370,17371] CONDITIONAL_S
DISCARD 17371 [(5,2)] 0 [17359] [] [] [] [] [17368,17369,17370,17371] CONDITIONAL_S
INJECT_T 17372 [(4,0)] D [] [] [] [] [] [] none
MERGE 17373 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17392,17393,17390,17391] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17374 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17375 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17376 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17377 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17378 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17378,17379,17380,17381] CONDITIONAL_S
Y_MEAS 17379 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17378,17379,17380,17381] CONDITIONAL_S
IDLE 17380 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17378,17379,17380,17381] CONDITIONAL_S
DISCARD 17381 [(5,4)] 0 [] [] [] [] [] [17378,17379,17380,17381] CONDITIONAL_S
INJECT_T 17382 [(0,4)] D [] [] [] [] [] [] none
MERGE 17383 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17394,17395,17396,17397] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17384 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17385 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17386 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17387 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17388 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17389 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17390 [(4,2),(5,2)] D [17373] [] [] [] [((4,2),(5,2))] [17392,17393,17390,17391] CONDITIONAL_S
Y_MEAS 17391 [(5,2)] HALF_D_PLUS_2 [17373] [] [] [] [] [17392,17393,17390,17391] CONDITIONAL_S
IDLE 17392 [(4,2)] HALF_D_PLUS_2 [17373] [] [] [] [] [17392,17393,17390,17391] CONDITIONAL_S
DISCARD 17393 [(5,2)] 0 [17373] [] [] [] [] [17392,17393,17390,17391] CONDITIONAL_S
MERGE 17394 [(4,4),(5,4)] D [17383] [] [] [] [((4,4),(5,4))] [17394,17395,17396,17397] CONDITIONAL_S
Y_MEAS 17395 [(5,4)] HALF_D_PLUS_2 [17383] [] [] [] [] [17394,17395,17396,17397] CONDITIONAL_S
IDLE 17396 [(4,4)] HALF_D_PLUS_2 [17383] [] [] [] [] [17394,17395,17396,17397] CONDITIONAL_S
DISCARD 17397 [(5,4)] 0 [17383] [] [] [] [] [17394,17395,17396,17397] CONDITIONAL_S
MERGE 17398 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17400,17401,17398,17399] CONDITIONAL_S
Y_MEAS 17399 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17400,17401,17398,17399] CONDITIONAL_S
IDLE 17400 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17400,17401,17398,17399] CONDITIONAL_S
DISCARD 17401 [(5,2)] 0 [] [] [] [] [] [17400,17401,17398,17399] CONDITIONAL_S
INJECT_T 17402 [(4,0)] D [] [] [] [] [] [] none
MERGE 17403 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17420,17421,17422,17423] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17404 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17405 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17406 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17407 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17408 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17408,17409,17410,17411] CONDITIONAL_S
Y_MEAS 17409 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17408,17409,17410,17411] CONDITIONAL_S
IDLE 17410 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17408,17409,17410,17411] CONDITIONAL_S
DISCARD 17411 [(5,4)] 0 [] [] [] [] [] [17408,17409,17410,17411] CONDITIONAL_S
INJECT_T 17412 [(0,4)] D [] [] [] [] [] [] none
MERGE 17413 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17424,17425,17426,17427] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17414 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17415 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17416 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17417 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17418 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17419 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17420 [(4,2),(5,2)] D [17403] [] [] [] [((4,2),(5,2))] [17420,17421,17422,17423] CONDITIONAL_S
Y_MEAS 17421 [(5,2)] HALF_D_PLUS_2 [17403] [] [] [] [] [17420,17421,17422,17423] CONDITIONAL_S
IDLE 17422 [(4,2)] HALF_D_PLUS_2 [17403] [] [] [] [] [17420,17421,17422,17423] CONDITIONAL_S
DISCARD 17423 [(5,2)] 0 [17403] [] [] [] [] [17420,17421,17422,17423] CONDITIONAL_S
MERGE 17424 [(4,4),(5,4)] D [17413] [] [] [] [((4,4),(5,4))] [17424,17425,17426,17427] CONDITIONAL_S
Y_MEAS 17425 [(5,4)] HALF_D_PLUS_2 [17413] [] [] [] [] [17424,17425,17426,17427] CONDITIONAL_S
IDLE 17426 [(4,4)] HALF_D_PLUS_2 [17413] [] [] [] [] [17424,17425,17426,17427] CONDITIONAL_S
DISCARD 17427 [(5,4)] 0 [17413] [] [] [] [] [17424,17425,17426,17427] CONDITIONAL_S
INJECT_T 17428 [(4,0)] D [] [] [] [] [] [] none
MERGE 17429 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17434,17435,17436,17437] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17430 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17431 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17432 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17433 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17434 [(4,2),(5,2)] D [17429] [] [] [] [((4,2),(5,2))] [17434,17435,17436,17437] CONDITIONAL_S
Y_MEAS 17435 [(5,2)] HALF_D_PLUS_2 [17429] [] [] [] [] [17434,17435,17436,17437] CONDITIONAL_S
IDLE 17436 [(4,2)] HALF_D_PLUS_2 [17429] [] [] [] [] [17434,17435,17436,17437] CONDITIONAL_S
DISCARD 17437 [(5,2)] 0 [17429] [] [] [] [] [17434,17435,17436,17437] CONDITIONAL_S
MERGE 17438 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17440,17441,17438,17439] CONDITIONAL_S
Y_MEAS 17439 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17440,17441,17438,17439] CONDITIONAL_S
IDLE 17440 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17440,17441,17438,17439] CONDITIONAL_S
DISCARD 17441 [(5,4)] 0 [] [] [] [] [] [17440,17441,17438,17439] CONDITIONAL_S
INJECT_T 17442 [(0,4)] D [] [] [] [] [] [] none
MERGE 17443 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17450,17451,17452,17453] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17444 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17445 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17446 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17447 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17448 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17449 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17450 [(4,4),(5,4)] D [17443] [] [] [] [((4,4),(5,4))] [17450,17451,17452,17453] CONDITIONAL_S
Y_MEAS 17451 [(5,4)] HALF_D_PLUS_2 [17443] [] [] [] [] [17450,17451,17452,17453] CONDITIONAL_S
IDLE 17452 [(4,4)] HALF_D_PLUS_2 [17443] [] [] [] [] [17450,17451,17452,17453] CONDITIONAL_S
DISCARD 17453 [(5,4)] 0 [17443] [] [] [] [] [17450,17451,17452,17453] CONDITIONAL_S
MERGE 17454 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17456,17457,17454,17455] CONDITIONAL_S
Y_MEAS 17455 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17456,17457,17454,17455] CONDITIONAL_S
IDLE 17456 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17456,17457,17454,17455] CONDITIONAL_S
DISCARD 17457 [(5,2)] 0 [] [] [] [] [] [17456,17457,17454,17455] CONDITIONAL_S
INJECT_T 17458 [(4,0)] D [] [] [] [] [] [] none
MERGE 17459 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17464,17465,17466,17467] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17460 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17461 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17462 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17463 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17464 [(4,2),(5,2)] D [17459] [] [] [] [((4,2),(5,2))] [17464,17465,17466,17467] CONDITIONAL_S
Y_MEAS 17465 [(5,2)] HALF_D_PLUS_2 [17459] [] [] [] [] [17464,17465,17466,17467] CONDITIONAL_S
IDLE 17466 [(4,2)] HALF_D_PLUS_2 [17459] [] [] [] [] [17464,17465,17466,17467] CONDITIONAL_S
DISCARD 17467 [(5,2)] 0 [17459] [] [] [] [] [17464,17465,17466,17467] CONDITIONAL_S
MERGE 17468 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17468,17469,17470,17471] CONDITIONAL_S
Y_MEAS 17469 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17468,17469,17470,17471] CONDITIONAL_S
IDLE 17470 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17468,17469,17470,17471] CONDITIONAL_S
DISCARD 17471 [(5,4)] 0 [] [] [] [] [] [17468,17469,17470,17471] CONDITIONAL_S
INJECT_T 17472 [(0,4)] D [] [] [] [] [] [] none
MERGE 17473 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17480,17481,17482,17483] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17475 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17476 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17477 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17479 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17480 [(4,4),(5,4)] D [17473] [] [] [] [((4,4),(5,4))] [17480,17481,17482,17483] CONDITIONAL_S
Y_MEAS 17481 [(5,4)] HALF_D_PLUS_2 [17473] [] [] [] [] [17480,17481,17482,17483] CONDITIONAL_S
IDLE 17482 [(4,4)] HALF_D_PLUS_2 [17473] [] [] [] [] [17480,17481,17482,17483] CONDITIONAL_S
DISCARD 17483 [(5,4)] 0 [17473] [] [] [] [] [17480,17481,17482,17483] CONDITIONAL_S
INJECT_T 17484 [(4,0)] D [] [] [] [] [] [] none
MERGE 17485 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17490,17491,17492,17493] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17486 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17487 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17488 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17489 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17490 [(4,2),(5,2)] D [17485] [] [] [] [((4,2),(5,2))] [17490,17491,17492,17493] CONDITIONAL_S
Y_MEAS 17491 [(5,2)] HALF_D_PLUS_2 [17485] [] [] [] [] [17490,17491,17492,17493] CONDITIONAL_S
IDLE 17492 [(4,2)] HALF_D_PLUS_2 [17485] [] [] [] [] [17490,17491,17492,17493] CONDITIONAL_S
DISCARD 17493 [(5,2)] 0 [17485] [] [] [] [] [17490,17491,17492,17493] CONDITIONAL_S
INJECT_T 17494 [(0,4)] D [] [] [] [] [] [] none
MERGE 17495 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17504,17505,17502,17503] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17496 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17497 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17498 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17499 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17500 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17501 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17502 [(4,4),(5,4)] D [17495] [] [] [] [((4,4),(5,4))] [17504,17505,17502,17503] CONDITIONAL_S
Y_MEAS 17503 [(5,4)] HALF_D_PLUS_2 [17495] [] [] [] [] [17504,17505,17502,17503] CONDITIONAL_S
IDLE 17504 [(4,4)] HALF_D_PLUS_2 [17495] [] [] [] [] [17504,17505,17502,17503] CONDITIONAL_S
DISCARD 17505 [(5,4)] 0 [17495] [] [] [] [] [17504,17505,17502,17503] CONDITIONAL_S
MERGE 17506 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17506,17507,17508,17509] CONDITIONAL_S
Y_MEAS 17507 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17506,17507,17508,17509] CONDITIONAL_S
IDLE 17508 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17506,17507,17508,17509] CONDITIONAL_S
DISCARD 17509 [(5,2)] 0 [] [] [] [] [] [17506,17507,17508,17509] CONDITIONAL_S
INJECT_T 17510 [(4,0)] D [] [] [] [] [] [] none
MERGE 17511 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17524,17525,17526,17527] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17512 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17513 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17514 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17515 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17516 [(0,4)] D [] [] [] [] [] [] none
MERGE 17517 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17528,17529,17530,17531] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17518 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17519 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17520 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17521 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17522 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17523 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17524 [(4,2),(5,2)] D [17511] [] [] [] [((4,2),(5,2))] [17524,17525,17526,17527] CONDITIONAL_S
Y_MEAS 17525 [(5,2)] HALF_D_PLUS_2 [17511] [] [] [] [] [17524,17525,17526,17527] CONDITIONAL_S
IDLE 17526 [(4,2)] HALF_D_PLUS_2 [17511] [] [] [] [] [17524,17525,17526,17527] CONDITIONAL_S
DISCARD 17527 [(5,2)] 0 [17511] [] [] [] [] [17524,17525,17526,17527] CONDITIONAL_S
MERGE 17528 [(4,4),(5,4)] D [17517] [] [] [] [((4,4),(5,4))] [17528,17529,17530,17531] CONDITIONAL_S
Y_MEAS 17529 [(5,4)] HALF_D_PLUS_2 [17517] [] [] [] [] [17528,17529,17530,17531] CONDITIONAL_S
IDLE 17530 [(4,4)] HALF_D_PLUS_2 [17517] [] [] [] [] [17528,17529,17530,17531] CONDITIONAL_S
DISCARD 17531 [(5,4)] 0 [17517] [] [] [] [] [17528,17529,17530,17531] CONDITIONAL_S
INJECT_T 17532 [(4,0)] D [] [] [] [] [] [] none
MERGE 17533 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17538,17539,17540,17541] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17534 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17535 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17536 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17537 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17538 [(4,2),(5,2)] D [17533] [] [] [] [((4,2),(5,2))] [17538,17539,17540,17541] CONDITIONAL_S
Y_MEAS 17539 [(5,2)] HALF_D_PLUS_2 [17533] [] [] [] [] [17538,17539,17540,17541] CONDITIONAL_S
IDLE 17540 [(4,2)] HALF_D_PLUS_2 [17533] [] [] [] [] [17538,17539,17540,17541] CONDITIONAL_S
DISCARD 17541 [(5,2)] 0 [17533] [] [] [] [] [17538,17539,17540,17541] CONDITIONAL_S
MERGE 17542 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17544,17545,17542,17543] CONDITIONAL_S
Y_MEAS 17543 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17544,17545,17542,17543] CONDITIONAL_S
IDLE 17544 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17544,17545,17542,17543] CONDITIONAL_S
DISCARD 17545 [(5,4)] 0 [] [] [] [] [] [17544,17545,17542,17543] CONDITIONAL_S
INJECT_T 17546 [(0,4)] D [] [] [] [] [] [] none
MERGE 17547 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17554,17555,17556,17557] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17548 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17549 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17550 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17551 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17552 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17553 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17554 [(4,4),(5,4)] D [17547] [] [] [] [((4,4),(5,4))] [17554,17555,17556,17557] CONDITIONAL_S
Y_MEAS 17555 [(5,4)] HALF_D_PLUS_2 [17547] [] [] [] [] [17554,17555,17556,17557] CONDITIONAL_S
IDLE 17556 [(4,4)] HALF_D_PLUS_2 [17547] [] [] [] [] [17554,17555,17556,17557] CONDITIONAL_S
DISCARD 17557 [(5,4)] 0 [17547] [] [] [] [] [17554,17555,17556,17557] CONDITIONAL_S
INJECT_T 17558 [(4,0)] D [] [] [] [] [] [] none
MERGE 17559 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17564,17565,17566,17567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17560 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17561 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17562 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17563 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17564 [(4,2),(5,2)] D [17559] [] [] [] [((4,2),(5,2))] [17564,17565,17566,17567] CONDITIONAL_S
Y_MEAS 17565 [(5,2)] HALF_D_PLUS_2 [17559] [] [] [] [] [17564,17565,17566,17567] CONDITIONAL_S
IDLE 17566 [(4,2)] HALF_D_PLUS_2 [17559] [] [] [] [] [17564,17565,17566,17567] CONDITIONAL_S
DISCARD 17567 [(5,2)] 0 [17559] [] [] [] [] [17564,17565,17566,17567] CONDITIONAL_S
INJECT_T 17568 [(0,4)] D [] [] [] [] [] [] none
MERGE 17569 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17576,17577,17578,17579] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17570 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17571 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17572 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17573 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17574 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17575 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17576 [(4,4),(5,4)] D [17569] [] [] [] [((4,4),(5,4))] [17576,17577,17578,17579] CONDITIONAL_S
Y_MEAS 17577 [(5,4)] HALF_D_PLUS_2 [17569] [] [] [] [] [17576,17577,17578,17579] CONDITIONAL_S
IDLE 17578 [(4,4)] HALF_D_PLUS_2 [17569] [] [] [] [] [17576,17577,17578,17579] CONDITIONAL_S
DISCARD 17579 [(5,4)] 0 [17569] [] [] [] [] [17576,17577,17578,17579] CONDITIONAL_S
MERGE 17580 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17580,17581,17582,17583] CONDITIONAL_S
Y_MEAS 17581 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17580,17581,17582,17583] CONDITIONAL_S
IDLE 17582 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17580,17581,17582,17583] CONDITIONAL_S
DISCARD 17583 [(5,2)] 0 [] [] [] [] [] [17580,17581,17582,17583] CONDITIONAL_S
INJECT_T 17584 [(4,0)] D [] [] [] [] [] [] none
MERGE 17585 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17592,17593,17590,17591] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17586 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17587 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17588 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17589 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17590 [(4,2),(5,2)] D [17585] [] [] [] [((4,2),(5,2))] [17592,17593,17590,17591] CONDITIONAL_S
Y_MEAS 17591 [(5,2)] HALF_D_PLUS_2 [17585] [] [] [] [] [17592,17593,17590,17591] CONDITIONAL_S
IDLE 17592 [(4,2)] HALF_D_PLUS_2 [17585] [] [] [] [] [17592,17593,17590,17591] CONDITIONAL_S
DISCARD 17593 [(5,2)] 0 [17585] [] [] [] [] [17592,17593,17590,17591] CONDITIONAL_S
MERGE 17594 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17594,17595,17596,17597] CONDITIONAL_S
Y_MEAS 17595 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17594,17595,17596,17597] CONDITIONAL_S
IDLE 17596 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17594,17595,17596,17597] CONDITIONAL_S
DISCARD 17597 [(5,4)] 0 [] [] [] [] [] [17594,17595,17596,17597] CONDITIONAL_S
INJECT_T 17598 [(0,4)] D [] [] [] [] [] [] none
MERGE 17599 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17608,17609,17606,17607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17600 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17601 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17602 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17603 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17604 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17605 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17606 [(4,4),(5,4)] D [17599] [] [] [] [((4,4),(5,4))] [17608,17609,17606,17607] CONDITIONAL_S
Y_MEAS 17607 [(5,4)] HALF_D_PLUS_2 [17599] [] [] [] [] [17608,17609,17606,17607] CONDITIONAL_S
IDLE 17608 [(4,4)] HALF_D_PLUS_2 [17599] [] [] [] [] [17608,17609,17606,17607] CONDITIONAL_S
DISCARD 17609 [(5,4)] 0 [17599] [] [] [] [] [17608,17609,17606,17607] CONDITIONAL_S
INJECT_T 17610 [(4,0)] D [] [] [] [] [] [] none
MERGE 17611 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17616,17617,17618,17619] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17612 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17613 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17614 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17615 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17616 [(4,2),(5,2)] D [17611] [] [] [] [((4,2),(5,2))] [17616,17617,17618,17619] CONDITIONAL_S
Y_MEAS 17617 [(5,2)] HALF_D_PLUS_2 [17611] [] [] [] [] [17616,17617,17618,17619] CONDITIONAL_S
IDLE 17618 [(4,2)] HALF_D_PLUS_2 [17611] [] [] [] [] [17616,17617,17618,17619] CONDITIONAL_S
DISCARD 17619 [(5,2)] 0 [17611] [] [] [] [] [17616,17617,17618,17619] CONDITIONAL_S
MERGE 17620 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17620,17621,17622,17623] CONDITIONAL_S
Y_MEAS 17621 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17620,17621,17622,17623] CONDITIONAL_S
IDLE 17622 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17620,17621,17622,17623] CONDITIONAL_S
DISCARD 17623 [(5,4)] 0 [] [] [] [] [] [17620,17621,17622,17623] CONDITIONAL_S
INJECT_T 17624 [(0,4)] D [] [] [] [] [] [] none
MERGE 17625 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17632,17633,17634,17635] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17626 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17627 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17628 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17629 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17630 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17631 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17632 [(4,4),(5,4)] D [17625] [] [] [] [((4,4),(5,4))] [17632,17633,17634,17635] CONDITIONAL_S
Y_MEAS 17633 [(5,4)] HALF_D_PLUS_2 [17625] [] [] [] [] [17632,17633,17634,17635] CONDITIONAL_S
IDLE 17634 [(4,4)] HALF_D_PLUS_2 [17625] [] [] [] [] [17632,17633,17634,17635] CONDITIONAL_S
DISCARD 17635 [(5,4)] 0 [17625] [] [] [] [] [17632,17633,17634,17635] CONDITIONAL_S
MERGE 17636 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17636,17637,17638,17639] CONDITIONAL_S
Y_MEAS 17637 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17636,17637,17638,17639] CONDITIONAL_S
IDLE 17638 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17636,17637,17638,17639] CONDITIONAL_S
DISCARD 17639 [(5,2)] 0 [] [] [] [] [] [17636,17637,17638,17639] CONDITIONAL_S
INJECT_T 17640 [(4,0)] D [] [] [] [] [] [] none
MERGE 17641 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17648,17649,17646,17647] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17642 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17643 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17644 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17645 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17646 [(4,2),(5,2)] D [17641] [] [] [] [((4,2),(5,2))] [17648,17649,17646,17647] CONDITIONAL_S
Y_MEAS 17647 [(5,2)] HALF_D_PLUS_2 [17641] [] [] [] [] [17648,17649,17646,17647] CONDITIONAL_S
IDLE 17648 [(4,2)] HALF_D_PLUS_2 [17641] [] [] [] [] [17648,17649,17646,17647] CONDITIONAL_S
DISCARD 17649 [(5,2)] 0 [17641] [] [] [] [] [17648,17649,17646,17647] CONDITIONAL_S
MERGE 17650 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17650,17651,17652,17653] CONDITIONAL_S
Y_MEAS 17651 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17650,17651,17652,17653] CONDITIONAL_S
IDLE 17652 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17650,17651,17652,17653] CONDITIONAL_S
DISCARD 17653 [(5,4)] 0 [] [] [] [] [] [17650,17651,17652,17653] CONDITIONAL_S
INJECT_T 17654 [(0,4)] D [] [] [] [] [] [] none
MERGE 17655 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17664,17665,17662,17663] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17656 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17657 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17658 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17659 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17660 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17661 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17662 [(4,4),(5,4)] D [17655] [] [] [] [((4,4),(5,4))] [17664,17665,17662,17663] CONDITIONAL_S
Y_MEAS 17663 [(5,4)] HALF_D_PLUS_2 [17655] [] [] [] [] [17664,17665,17662,17663] CONDITIONAL_S
IDLE 17664 [(4,4)] HALF_D_PLUS_2 [17655] [] [] [] [] [17664,17665,17662,17663] CONDITIONAL_S
DISCARD 17665 [(5,4)] 0 [17655] [] [] [] [] [17664,17665,17662,17663] CONDITIONAL_S
MERGE 17666 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17666,17667,17668,17669] CONDITIONAL_S
Y_MEAS 17667 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17666,17667,17668,17669] CONDITIONAL_S
IDLE 17668 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17666,17667,17668,17669] CONDITIONAL_S
DISCARD 17669 [(5,2)] 0 [] [] [] [] [] [17666,17667,17668,17669] CONDITIONAL_S
INJECT_T 17670 [(4,0)] D [] [] [] [] [] [] none
MERGE 17671 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17676,17677,17678,17679] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17672 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17673 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17674 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17675 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17676 [(4,2),(5,2)] D [17671] [] [] [] [((4,2),(5,2))] [17676,17677,17678,17679] CONDITIONAL_S
Y_MEAS 17677 [(5,2)] HALF_D_PLUS_2 [17671] [] [] [] [] [17676,17677,17678,17679] CONDITIONAL_S
IDLE 17678 [(4,2)] HALF_D_PLUS_2 [17671] [] [] [] [] [17676,17677,17678,17679] CONDITIONAL_S
DISCARD 17679 [(5,2)] 0 [17671] [] [] [] [] [17676,17677,17678,17679] CONDITIONAL_S
INJECT_T 17680 [(0,4)] D [] [] [] [] [] [] none
MERGE 17681 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17688,17689,17690,17691] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17682 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17683 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17684 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17685 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17686 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17687 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17688 [(4,4),(5,4)] D [17681] [] [] [] [((4,4),(5,4))] [17688,17689,17690,17691] CONDITIONAL_S
Y_MEAS 17689 [(5,4)] HALF_D_PLUS_2 [17681] [] [] [] [] [17688,17689,17690,17691] CONDITIONAL_S
IDLE 17690 [(4,4)] HALF_D_PLUS_2 [17681] [] [] [] [] [17688,17689,17690,17691] CONDITIONAL_S
DISCARD 17691 [(5,4)] 0 [17681] [] [] [] [] [17688,17689,17690,17691] CONDITIONAL_S
INJECT_T 17692 [(4,0)] D [] [] [] [] [] [] none
MERGE 17693 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17698,17699,17700,17701] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17694 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17695 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17696 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17697 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17698 [(4,2),(5,2)] D [17693] [] [] [] [((4,2),(5,2))] [17698,17699,17700,17701] CONDITIONAL_S
Y_MEAS 17699 [(5,2)] HALF_D_PLUS_2 [17693] [] [] [] [] [17698,17699,17700,17701] CONDITIONAL_S
IDLE 17700 [(4,2)] HALF_D_PLUS_2 [17693] [] [] [] [] [17698,17699,17700,17701] CONDITIONAL_S
DISCARD 17701 [(5,2)] 0 [17693] [] [] [] [] [17698,17699,17700,17701] CONDITIONAL_S
INJECT_T 17702 [(0,4)] D [] [] [] [] [] [] none
MERGE 17703 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17712,17713,17710,17711] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17704 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17705 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17706 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17707 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17708 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17709 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17710 [(4,4),(5,4)] D [17703] [] [] [] [((4,4),(5,4))] [17712,17713,17710,17711] CONDITIONAL_S
Y_MEAS 17711 [(5,4)] HALF_D_PLUS_2 [17703] [] [] [] [] [17712,17713,17710,17711] CONDITIONAL_S
IDLE 17712 [(4,4)] HALF_D_PLUS_2 [17703] [] [] [] [] [17712,17713,17710,17711] CONDITIONAL_S
DISCARD 17713 [(5,4)] 0 [17703] [] [] [] [] [17712,17713,17710,17711] CONDITIONAL_S
MERGE 17714 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17714,17715,17716,17717] CONDITIONAL_S
Y_MEAS 17715 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17714,17715,17716,17717] CONDITIONAL_S
IDLE 17716 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17714,17715,17716,17717] CONDITIONAL_S
DISCARD 17717 [(5,2)] 0 [] [] [] [] [] [17714,17715,17716,17717] CONDITIONAL_S
INJECT_T 17718 [(4,0)] D [] [] [] [] [] [] none
MERGE 17719 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17732,17733,17734,17735] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17720 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17721 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17722 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17723 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17724 [(0,4)] D [] [] [] [] [] [] none
MERGE 17725 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17736,17737,17738,17739] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17726 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17727 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17728 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17729 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17730 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17731 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17732 [(4,2),(5,2)] D [17719] [] [] [] [((4,2),(5,2))] [17732,17733,17734,17735] CONDITIONAL_S
Y_MEAS 17733 [(5,2)] HALF_D_PLUS_2 [17719] [] [] [] [] [17732,17733,17734,17735] CONDITIONAL_S
IDLE 17734 [(4,2)] HALF_D_PLUS_2 [17719] [] [] [] [] [17732,17733,17734,17735] CONDITIONAL_S
DISCARD 17735 [(5,2)] 0 [17719] [] [] [] [] [17732,17733,17734,17735] CONDITIONAL_S
MERGE 17736 [(4,4),(5,4)] D [17725] [] [] [] [((4,4),(5,4))] [17736,17737,17738,17739] CONDITIONAL_S
Y_MEAS 17737 [(5,4)] HALF_D_PLUS_2 [17725] [] [] [] [] [17736,17737,17738,17739] CONDITIONAL_S
IDLE 17738 [(4,4)] HALF_D_PLUS_2 [17725] [] [] [] [] [17736,17737,17738,17739] CONDITIONAL_S
DISCARD 17739 [(5,4)] 0 [17725] [] [] [] [] [17736,17737,17738,17739] CONDITIONAL_S
INJECT_T 17740 [(4,0)] D [] [] [] [] [] [] none
MERGE 17741 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17746,17747,17748,17749] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17742 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17743 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17744 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17745 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17746 [(4,2),(5,2)] D [17741] [] [] [] [((4,2),(5,2))] [17746,17747,17748,17749] CONDITIONAL_S
Y_MEAS 17747 [(5,2)] HALF_D_PLUS_2 [17741] [] [] [] [] [17746,17747,17748,17749] CONDITIONAL_S
IDLE 17748 [(4,2)] HALF_D_PLUS_2 [17741] [] [] [] [] [17746,17747,17748,17749] CONDITIONAL_S
DISCARD 17749 [(5,2)] 0 [17741] [] [] [] [] [17746,17747,17748,17749] CONDITIONAL_S
MERGE 17750 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17752,17753,17750,17751] CONDITIONAL_S
Y_MEAS 17751 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17752,17753,17750,17751] CONDITIONAL_S
IDLE 17752 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17752,17753,17750,17751] CONDITIONAL_S
DISCARD 17753 [(5,4)] 0 [] [] [] [] [] [17752,17753,17750,17751] CONDITIONAL_S
INJECT_T 17754 [(0,4)] D [] [] [] [] [] [] none
MERGE 17755 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17762,17763,17764,17765] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17756 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17757 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17758 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17759 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17760 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17761 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17762 [(4,4),(5,4)] D [17755] [] [] [] [((4,4),(5,4))] [17762,17763,17764,17765] CONDITIONAL_S
Y_MEAS 17763 [(5,4)] HALF_D_PLUS_2 [17755] [] [] [] [] [17762,17763,17764,17765] CONDITIONAL_S
IDLE 17764 [(4,4)] HALF_D_PLUS_2 [17755] [] [] [] [] [17762,17763,17764,17765] CONDITIONAL_S
DISCARD 17765 [(5,4)] 0 [17755] [] [] [] [] [17762,17763,17764,17765] CONDITIONAL_S
INJECT_T 17766 [(4,0)] D [] [] [] [] [] [] none
MERGE 17767 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17772,17773,17774,17775] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17768 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17769 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17770 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17771 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17772 [(4,2),(5,2)] D [17767] [] [] [] [((4,2),(5,2))] [17772,17773,17774,17775] CONDITIONAL_S
Y_MEAS 17773 [(5,2)] HALF_D_PLUS_2 [17767] [] [] [] [] [17772,17773,17774,17775] CONDITIONAL_S
IDLE 17774 [(4,2)] HALF_D_PLUS_2 [17767] [] [] [] [] [17772,17773,17774,17775] CONDITIONAL_S
DISCARD 17775 [(5,2)] 0 [17767] [] [] [] [] [17772,17773,17774,17775] CONDITIONAL_S
INJECT_T 17776 [(0,4)] D [] [] [] [] [] [] none
MERGE 17777 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17784,17785,17786,17787] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17778 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17779 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17780 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17781 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17782 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17783 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17784 [(4,4),(5,4)] D [17777] [] [] [] [((4,4),(5,4))] [17784,17785,17786,17787] CONDITIONAL_S
Y_MEAS 17785 [(5,4)] HALF_D_PLUS_2 [17777] [] [] [] [] [17784,17785,17786,17787] CONDITIONAL_S
IDLE 17786 [(4,4)] HALF_D_PLUS_2 [17777] [] [] [] [] [17784,17785,17786,17787] CONDITIONAL_S
DISCARD 17787 [(5,4)] 0 [17777] [] [] [] [] [17784,17785,17786,17787] CONDITIONAL_S
INJECT_T 17788 [(4,0)] D [] [] [] [] [] [] none
MERGE 17789 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17794,17795,17796,17797] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17790 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17791 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17792 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17793 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17794 [(4,2),(5,2)] D [17789] [] [] [] [((4,2),(5,2))] [17794,17795,17796,17797] CONDITIONAL_S
Y_MEAS 17795 [(5,2)] HALF_D_PLUS_2 [17789] [] [] [] [] [17794,17795,17796,17797] CONDITIONAL_S
IDLE 17796 [(4,2)] HALF_D_PLUS_2 [17789] [] [] [] [] [17794,17795,17796,17797] CONDITIONAL_S
DISCARD 17797 [(5,2)] 0 [17789] [] [] [] [] [17794,17795,17796,17797] CONDITIONAL_S
MERGE 17798 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17800,17801,17798,17799] CONDITIONAL_S
Y_MEAS 17799 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17800,17801,17798,17799] CONDITIONAL_S
IDLE 17800 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17800,17801,17798,17799] CONDITIONAL_S
DISCARD 17801 [(5,4)] 0 [] [] [] [] [] [17800,17801,17798,17799] CONDITIONAL_S
INJECT_T 17802 [(0,4)] D [] [] [] [] [] [] none
MERGE 17803 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17816,17817,17818,17819] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17804 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17805 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17806 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17807 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17808 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17809 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17810 [(4,0)] D [] [] [] [] [] [] none
MERGE 17811 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17820,17821,17822,17823] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17812 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17813 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17814 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17815 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17816 [(4,4),(5,4)] D [17803] [] [] [] [((4,4),(5,4))] [17816,17817,17818,17819] CONDITIONAL_S
Y_MEAS 17817 [(5,4)] HALF_D_PLUS_2 [17803] [] [] [] [] [17816,17817,17818,17819] CONDITIONAL_S
IDLE 17818 [(4,4)] HALF_D_PLUS_2 [17803] [] [] [] [] [17816,17817,17818,17819] CONDITIONAL_S
DISCARD 17819 [(5,4)] 0 [17803] [] [] [] [] [17816,17817,17818,17819] CONDITIONAL_S
MERGE 17820 [(4,2),(5,2)] D [17811] [] [] [] [((4,2),(5,2))] [17820,17821,17822,17823] CONDITIONAL_S
Y_MEAS 17821 [(5,2)] HALF_D_PLUS_2 [17811] [] [] [] [] [17820,17821,17822,17823] CONDITIONAL_S
IDLE 17822 [(4,2)] HALF_D_PLUS_2 [17811] [] [] [] [] [17820,17821,17822,17823] CONDITIONAL_S
DISCARD 17823 [(5,2)] 0 [17811] [] [] [] [] [17820,17821,17822,17823] CONDITIONAL_S
INJECT_T 17824 [(4,0)] D [] [] [] [] [] [] none
MERGE 17825 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17842,17843,17844,17845] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17826 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17827 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17828 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17829 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17830 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17832,17833,17830,17831] CONDITIONAL_S
Y_MEAS 17831 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17832,17833,17830,17831] CONDITIONAL_S
IDLE 17832 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17832,17833,17830,17831] CONDITIONAL_S
DISCARD 17833 [(5,4)] 0 [] [] [] [] [] [17832,17833,17830,17831] CONDITIONAL_S
INJECT_T 17834 [(0,4)] D [] [] [] [] [] [] none
MERGE 17835 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17848,17849,17846,17847] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17836 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17837 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17838 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17839 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17840 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17841 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17842 [(4,2),(5,2)] D [17825] [] [] [] [((4,2),(5,2))] [17842,17843,17844,17845] CONDITIONAL_S
Y_MEAS 17843 [(5,2)] HALF_D_PLUS_2 [17825] [] [] [] [] [17842,17843,17844,17845] CONDITIONAL_S
IDLE 17844 [(4,2)] HALF_D_PLUS_2 [17825] [] [] [] [] [17842,17843,17844,17845] CONDITIONAL_S
DISCARD 17845 [(5,2)] 0 [17825] [] [] [] [] [17842,17843,17844,17845] CONDITIONAL_S
MERGE 17846 [(4,4),(5,4)] D [17835] [] [] [] [((4,4),(5,4))] [17848,17849,17846,17847] CONDITIONAL_S
Y_MEAS 17847 [(5,4)] HALF_D_PLUS_2 [17835] [] [] [] [] [17848,17849,17846,17847] CONDITIONAL_S
IDLE 17848 [(4,4)] HALF_D_PLUS_2 [17835] [] [] [] [] [17848,17849,17846,17847] CONDITIONAL_S
DISCARD 17849 [(5,4)] 0 [17835] [] [] [] [] [17848,17849,17846,17847] CONDITIONAL_S
INJECT_T 17850 [(4,0)] D [] [] [] [] [] [] none
MERGE 17851 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17864,17865,17866,17867] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17852 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17853 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17854 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17855 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17856 [(0,4)] D [] [] [] [] [] [] none
MERGE 17857 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17868,17869,17870,17871] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17858 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17859 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17860 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17861 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17862 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17863 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17864 [(4,2),(5,2)] D [17851] [] [] [] [((4,2),(5,2))] [17864,17865,17866,17867] CONDITIONAL_S
Y_MEAS 17865 [(5,2)] HALF_D_PLUS_2 [17851] [] [] [] [] [17864,17865,17866,17867] CONDITIONAL_S
IDLE 17866 [(4,2)] HALF_D_PLUS_2 [17851] [] [] [] [] [17864,17865,17866,17867] CONDITIONAL_S
DISCARD 17867 [(5,2)] 0 [17851] [] [] [] [] [17864,17865,17866,17867] CONDITIONAL_S
MERGE 17868 [(4,4),(5,4)] D [17857] [] [] [] [((4,4),(5,4))] [17868,17869,17870,17871] CONDITIONAL_S
Y_MEAS 17869 [(5,4)] HALF_D_PLUS_2 [17857] [] [] [] [] [17868,17869,17870,17871] CONDITIONAL_S
IDLE 17870 [(4,4)] HALF_D_PLUS_2 [17857] [] [] [] [] [17868,17869,17870,17871] CONDITIONAL_S
DISCARD 17871 [(5,4)] 0 [17857] [] [] [] [] [17868,17869,17870,17871] CONDITIONAL_S
INJECT_T 17872 [(4,0)] D [] [] [] [] [] [] none
MERGE 17873 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17888,17889,17886,17887] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17874 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17875 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17876 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17877 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17878 [(0,4)] D [] [] [] [] [] [] none
MERGE 17879 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17890,17891,17892,17893] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17880 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17881 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17882 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17883 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17884 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17885 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17886 [(4,2),(5,2)] D [17873] [] [] [] [((4,2),(5,2))] [17888,17889,17886,17887] CONDITIONAL_S
Y_MEAS 17887 [(5,2)] HALF_D_PLUS_2 [17873] [] [] [] [] [17888,17889,17886,17887] CONDITIONAL_S
IDLE 17888 [(4,2)] HALF_D_PLUS_2 [17873] [] [] [] [] [17888,17889,17886,17887] CONDITIONAL_S
DISCARD 17889 [(5,2)] 0 [17873] [] [] [] [] [17888,17889,17886,17887] CONDITIONAL_S
MERGE 17890 [(4,4),(5,4)] D [17879] [] [] [] [((4,4),(5,4))] [17890,17891,17892,17893] CONDITIONAL_S
Y_MEAS 17891 [(5,4)] HALF_D_PLUS_2 [17879] [] [] [] [] [17890,17891,17892,17893] CONDITIONAL_S
IDLE 17892 [(4,4)] HALF_D_PLUS_2 [17879] [] [] [] [] [17890,17891,17892,17893] CONDITIONAL_S
DISCARD 17893 [(5,4)] 0 [17879] [] [] [] [] [17890,17891,17892,17893] CONDITIONAL_S
MERGE 17894 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17896,17897,17894,17895] CONDITIONAL_S
Y_MEAS 17895 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17896,17897,17894,17895] CONDITIONAL_S
IDLE 17896 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17896,17897,17894,17895] CONDITIONAL_S
DISCARD 17897 [(5,2)] 0 [] [] [] [] [] [17896,17897,17894,17895] CONDITIONAL_S
INJECT_T 17898 [(4,0)] D [] [] [] [] [] [] none
MERGE 17899 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17916,17917,17918,17919] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17900 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17901 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17902 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17903 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17904 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17904,17905,17906,17907] CONDITIONAL_S
Y_MEAS 17905 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17904,17905,17906,17907] CONDITIONAL_S
IDLE 17906 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17904,17905,17906,17907] CONDITIONAL_S
DISCARD 17907 [(5,4)] 0 [] [] [] [] [] [17904,17905,17906,17907] CONDITIONAL_S
INJECT_T 17908 [(0,4)] D [] [] [] [] [] [] none
MERGE 17909 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17920,17921,17922,17923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17910 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17911 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17912 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17913 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17914 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17915 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17916 [(4,2),(5,2)] D [17899] [] [] [] [((4,2),(5,2))] [17916,17917,17918,17919] CONDITIONAL_S
Y_MEAS 17917 [(5,2)] HALF_D_PLUS_2 [17899] [] [] [] [] [17916,17917,17918,17919] CONDITIONAL_S
IDLE 17918 [(4,2)] HALF_D_PLUS_2 [17899] [] [] [] [] [17916,17917,17918,17919] CONDITIONAL_S
DISCARD 17919 [(5,2)] 0 [17899] [] [] [] [] [17916,17917,17918,17919] CONDITIONAL_S
MERGE 17920 [(4,4),(5,4)] D [17909] [] [] [] [((4,4),(5,4))] [17920,17921,17922,17923] CONDITIONAL_S
Y_MEAS 17921 [(5,4)] HALF_D_PLUS_2 [17909] [] [] [] [] [17920,17921,17922,17923] CONDITIONAL_S
IDLE 17922 [(4,4)] HALF_D_PLUS_2 [17909] [] [] [] [] [17920,17921,17922,17923] CONDITIONAL_S
DISCARD 17923 [(5,4)] 0 [17909] [] [] [] [] [17920,17921,17922,17923] CONDITIONAL_S
MERGE 17924 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17924,17925,17926,17927] CONDITIONAL_S
Y_MEAS 17925 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17924,17925,17926,17927] CONDITIONAL_S
IDLE 17926 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17924,17925,17926,17927] CONDITIONAL_S
DISCARD 17927 [(5,2)] 0 [] [] [] [] [] [17924,17925,17926,17927] CONDITIONAL_S
INJECT_T 17928 [(4,0)] D [] [] [] [] [] [] none
MERGE 17929 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17946,17947,17948,17949] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17930 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17931 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17932 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17933 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17934 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17936,17937,17934,17935] CONDITIONAL_S
Y_MEAS 17935 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17936,17937,17934,17935] CONDITIONAL_S
IDLE 17936 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17936,17937,17934,17935] CONDITIONAL_S
DISCARD 17937 [(5,4)] 0 [] [] [] [] [] [17936,17937,17934,17935] CONDITIONAL_S
INJECT_T 17938 [(0,4)] D [] [] [] [] [] [] none
MERGE 17939 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17952,17953,17950,17951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17940 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17941 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17942 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17943 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17944 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17945 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17946 [(4,2),(5,2)] D [17929] [] [] [] [((4,2),(5,2))] [17946,17947,17948,17949] CONDITIONAL_S
Y_MEAS 17947 [(5,2)] HALF_D_PLUS_2 [17929] [] [] [] [] [17946,17947,17948,17949] CONDITIONAL_S
IDLE 17948 [(4,2)] HALF_D_PLUS_2 [17929] [] [] [] [] [17946,17947,17948,17949] CONDITIONAL_S
DISCARD 17949 [(5,2)] 0 [17929] [] [] [] [] [17946,17947,17948,17949] CONDITIONAL_S
MERGE 17950 [(4,4),(5,4)] D [17939] [] [] [] [((4,4),(5,4))] [17952,17953,17950,17951] CONDITIONAL_S
Y_MEAS 17951 [(5,4)] HALF_D_PLUS_2 [17939] [] [] [] [] [17952,17953,17950,17951] CONDITIONAL_S
IDLE 17952 [(4,4)] HALF_D_PLUS_2 [17939] [] [] [] [] [17952,17953,17950,17951] CONDITIONAL_S
DISCARD 17953 [(5,4)] 0 [17939] [] [] [] [] [17952,17953,17950,17951] CONDITIONAL_S
INJECT_T 17954 [(4,0)] D [] [] [] [] [] [] none
MERGE 17955 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17968,17969,17970,17971] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17956 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17957 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17958 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17959 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17960 [(0,4)] D [] [] [] [] [] [] none
MERGE 17961 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17972,17973,17974,17975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17962 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17963 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17964 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17965 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17966 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17967 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17968 [(4,2),(5,2)] D [17955] [] [] [] [((4,2),(5,2))] [17968,17969,17970,17971] CONDITIONAL_S
Y_MEAS 17969 [(5,2)] HALF_D_PLUS_2 [17955] [] [] [] [] [17968,17969,17970,17971] CONDITIONAL_S
IDLE 17970 [(4,2)] HALF_D_PLUS_2 [17955] [] [] [] [] [17968,17969,17970,17971] CONDITIONAL_S
DISCARD 17971 [(5,2)] 0 [17955] [] [] [] [] [17968,17969,17970,17971] CONDITIONAL_S
MERGE 17972 [(4,4),(5,4)] D [17961] [] [] [] [((4,4),(5,4))] [17972,17973,17974,17975] CONDITIONAL_S
Y_MEAS 17973 [(5,4)] HALF_D_PLUS_2 [17961] [] [] [] [] [17972,17973,17974,17975] CONDITIONAL_S
IDLE 17974 [(4,4)] HALF_D_PLUS_2 [17961] [] [] [] [] [17972,17973,17974,17975] CONDITIONAL_S
DISCARD 17975 [(5,4)] 0 [17961] [] [] [] [] [17972,17973,17974,17975] CONDITIONAL_S
INJECT_T 17976 [(4,0)] D [] [] [] [] [] [] none
MERGE 17977 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17992,17993,17990,17991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17978 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17979 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17980 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17981 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17982 [(0,4)] D [] [] [] [] [] [] none
MERGE 17983 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17994,17995,17996,17997] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17984 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17985 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17986 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17987 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17988 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17989 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17990 [(4,2),(5,2)] D [17977] [] [] [] [((4,2),(5,2))] [17992,17993,17990,17991] CONDITIONAL_S
Y_MEAS 17991 [(5,2)] HALF_D_PLUS_2 [17977] [] [] [] [] [17992,17993,17990,17991] CONDITIONAL_S
IDLE 17992 [(4,2)] HALF_D_PLUS_2 [17977] [] [] [] [] [17992,17993,17990,17991] CONDITIONAL_S
DISCARD 17993 [(5,2)] 0 [17977] [] [] [] [] [17992,17993,17990,17991] CONDITIONAL_S
MERGE 17994 [(4,4),(5,4)] D [17983] [] [] [] [((4,4),(5,4))] [17994,17995,17996,17997] CONDITIONAL_S
Y_MEAS 17995 [(5,4)] HALF_D_PLUS_2 [17983] [] [] [] [] [17994,17995,17996,17997] CONDITIONAL_S
IDLE 17996 [(4,4)] HALF_D_PLUS_2 [17983] [] [] [] [] [17994,17995,17996,17997] CONDITIONAL_S
DISCARD 17997 [(5,4)] 0 [17983] [] [] [] [] [17994,17995,17996,17997] CONDITIONAL_S
INJECT_T 17998 [(4,0)] D [] [] [] [] [] [] none
MERGE 17999 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18004,18005,18006,18007] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18000 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18001 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18002 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18003 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18004 [(4,2),(5,2)] D [17999] [] [] [] [((4,2),(5,2))] [18004,18005,18006,18007] CONDITIONAL_S
Y_MEAS 18005 [(5,2)] HALF_D_PLUS_2 [17999] [] [] [] [] [18004,18005,18006,18007] CONDITIONAL_S
IDLE 18006 [(4,2)] HALF_D_PLUS_2 [17999] [] [] [] [] [18004,18005,18006,18007] CONDITIONAL_S
DISCARD 18007 [(5,2)] 0 [17999] [] [] [] [] [18004,18005,18006,18007] CONDITIONAL_S
MERGE 18008 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18008,18009,18010,18011] CONDITIONAL_S
Y_MEAS 18009 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18008,18009,18010,18011] CONDITIONAL_S
IDLE 18010 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18008,18009,18010,18011] CONDITIONAL_S
DISCARD 18011 [(5,4)] 0 [] [] [] [] [] [18008,18009,18010,18011] CONDITIONAL_S
INJECT_T 18012 [(0,4)] D [] [] [] [] [] [] none
MERGE 18013 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18020,18021,18022,18023] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18014 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18015 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18016 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18017 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18018 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18019 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18020 [(4,4),(5,4)] D [18013] [] [] [] [((4,4),(5,4))] [18020,18021,18022,18023] CONDITIONAL_S
Y_MEAS 18021 [(5,4)] HALF_D_PLUS_2 [18013] [] [] [] [] [18020,18021,18022,18023] CONDITIONAL_S
IDLE 18022 [(4,4)] HALF_D_PLUS_2 [18013] [] [] [] [] [18020,18021,18022,18023] CONDITIONAL_S
DISCARD 18023 [(5,4)] 0 [18013] [] [] [] [] [18020,18021,18022,18023] CONDITIONAL_S
INJECT_T 18024 [(4,0)] D [] [] [] [] [] [] none
MERGE 18025 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18032,18033,18030,18031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18026 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18027 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18028 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18029 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18030 [(4,2),(5,2)] D [18025] [] [] [] [((4,2),(5,2))] [18032,18033,18030,18031] CONDITIONAL_S
Y_MEAS 18031 [(5,2)] HALF_D_PLUS_2 [18025] [] [] [] [] [18032,18033,18030,18031] CONDITIONAL_S
IDLE 18032 [(4,2)] HALF_D_PLUS_2 [18025] [] [] [] [] [18032,18033,18030,18031] CONDITIONAL_S
DISCARD 18033 [(5,2)] 0 [18025] [] [] [] [] [18032,18033,18030,18031] CONDITIONAL_S
INJECT_T 18034 [(0,4)] D [] [] [] [] [] [] none
MERGE 18035 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18042,18043,18044,18045] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18036 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18037 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18038 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18039 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18040 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18041 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18042 [(4,4),(5,4)] D [18035] [] [] [] [((4,4),(5,4))] [18042,18043,18044,18045] CONDITIONAL_S
Y_MEAS 18043 [(5,4)] HALF_D_PLUS_2 [18035] [] [] [] [] [18042,18043,18044,18045] CONDITIONAL_S
IDLE 18044 [(4,4)] HALF_D_PLUS_2 [18035] [] [] [] [] [18042,18043,18044,18045] CONDITIONAL_S
DISCARD 18045 [(5,4)] 0 [18035] [] [] [] [] [18042,18043,18044,18045] CONDITIONAL_S
INJECT_T 18046 [(4,0)] D [] [] [] [] [] [] none
MERGE 18047 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18052,18053,18054,18055] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18048 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18049 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18050 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18051 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18052 [(4,2),(5,2)] D [18047] [] [] [] [((4,2),(5,2))] [18052,18053,18054,18055] CONDITIONAL_S
Y_MEAS 18053 [(5,2)] HALF_D_PLUS_2 [18047] [] [] [] [] [18052,18053,18054,18055] CONDITIONAL_S
IDLE 18054 [(4,2)] HALF_D_PLUS_2 [18047] [] [] [] [] [18052,18053,18054,18055] CONDITIONAL_S
DISCARD 18055 [(5,2)] 0 [18047] [] [] [] [] [18052,18053,18054,18055] CONDITIONAL_S
INJECT_T 18056 [(0,4)] D [] [] [] [] [] [] none
MERGE 18057 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18064,18065,18066,18067] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18058 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18059 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18060 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18061 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18062 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18063 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18064 [(4,4),(5,4)] D [18057] [] [] [] [((4,4),(5,4))] [18064,18065,18066,18067] CONDITIONAL_S
Y_MEAS 18065 [(5,4)] HALF_D_PLUS_2 [18057] [] [] [] [] [18064,18065,18066,18067] CONDITIONAL_S
IDLE 18066 [(4,4)] HALF_D_PLUS_2 [18057] [] [] [] [] [18064,18065,18066,18067] CONDITIONAL_S
DISCARD 18067 [(5,4)] 0 [18057] [] [] [] [] [18064,18065,18066,18067] CONDITIONAL_S
INJECT_T 18068 [(4,0)] D [] [] [] [] [] [] none
MERGE 18069 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18074,18075,18076,18077] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18070 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18071 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18072 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18073 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18074 [(4,2),(5,2)] D [18069] [] [] [] [((4,2),(5,2))] [18074,18075,18076,18077] CONDITIONAL_S
Y_MEAS 18075 [(5,2)] HALF_D_PLUS_2 [18069] [] [] [] [] [18074,18075,18076,18077] CONDITIONAL_S
IDLE 18076 [(4,2)] HALF_D_PLUS_2 [18069] [] [] [] [] [18074,18075,18076,18077] CONDITIONAL_S
DISCARD 18077 [(5,2)] 0 [18069] [] [] [] [] [18074,18075,18076,18077] CONDITIONAL_S
INJECT_T 18078 [(0,4)] D [] [] [] [] [] [] none
MERGE 18079 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18088,18089,18086,18087] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18080 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18081 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18082 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18083 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18084 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18085 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18086 [(4,4),(5,4)] D [18079] [] [] [] [((4,4),(5,4))] [18088,18089,18086,18087] CONDITIONAL_S
Y_MEAS 18087 [(5,4)] HALF_D_PLUS_2 [18079] [] [] [] [] [18088,18089,18086,18087] CONDITIONAL_S
IDLE 18088 [(4,4)] HALF_D_PLUS_2 [18079] [] [] [] [] [18088,18089,18086,18087] CONDITIONAL_S
DISCARD 18089 [(5,4)] 0 [18079] [] [] [] [] [18088,18089,18086,18087] CONDITIONAL_S
MERGE 18090 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18090,18091,18092,18093] CONDITIONAL_S
Y_MEAS 18091 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18090,18091,18092,18093] CONDITIONAL_S
IDLE 18092 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18090,18091,18092,18093] CONDITIONAL_S
DISCARD 18093 [(5,2)] 0 [] [] [] [] [] [18090,18091,18092,18093] CONDITIONAL_S
INJECT_T 18094 [(4,0)] D [] [] [] [] [] [] none
MERGE 18095 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18100,18101,18102,18103] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18096 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18097 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18098 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18099 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18100 [(4,2),(5,2)] D [18095] [] [] [] [((4,2),(5,2))] [18100,18101,18102,18103] CONDITIONAL_S
Y_MEAS 18101 [(5,2)] HALF_D_PLUS_2 [18095] [] [] [] [] [18100,18101,18102,18103] CONDITIONAL_S
IDLE 18102 [(4,2)] HALF_D_PLUS_2 [18095] [] [] [] [] [18100,18101,18102,18103] CONDITIONAL_S
DISCARD 18103 [(5,2)] 0 [18095] [] [] [] [] [18100,18101,18102,18103] CONDITIONAL_S
MERGE 18104 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18104,18105,18106,18107] CONDITIONAL_S
Y_MEAS 18105 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18104,18105,18106,18107] CONDITIONAL_S
IDLE 18106 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18104,18105,18106,18107] CONDITIONAL_S
DISCARD 18107 [(5,4)] 0 [] [] [] [] [] [18104,18105,18106,18107] CONDITIONAL_S
INJECT_T 18108 [(0,4)] D [] [] [] [] [] [] none
MERGE 18109 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18116,18117,18118,18119] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18110 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18111 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18112 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18113 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18114 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18115 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18116 [(4,4),(5,4)] D [18109] [] [] [] [((4,4),(5,4))] [18116,18117,18118,18119] CONDITIONAL_S
Y_MEAS 18117 [(5,4)] HALF_D_PLUS_2 [18109] [] [] [] [] [18116,18117,18118,18119] CONDITIONAL_S
IDLE 18118 [(4,4)] HALF_D_PLUS_2 [18109] [] [] [] [] [18116,18117,18118,18119] CONDITIONAL_S
DISCARD 18119 [(5,4)] 0 [18109] [] [] [] [] [18116,18117,18118,18119] CONDITIONAL_S
MERGE 18120 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18120,18121,18122,18123] CONDITIONAL_S
Y_MEAS 18121 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18120,18121,18122,18123] CONDITIONAL_S
IDLE 18122 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18120,18121,18122,18123] CONDITIONAL_S
DISCARD 18123 [(5,2)] 0 [] [] [] [] [] [18120,18121,18122,18123] CONDITIONAL_S
INJECT_T 18124 [(4,0)] D [] [] [] [] [] [] none
MERGE 18125 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18130,18131,18132,18133] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18126 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18127 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18128 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18129 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18130 [(4,2),(5,2)] D [18125] [] [] [] [((4,2),(5,2))] [18130,18131,18132,18133] CONDITIONAL_S
Y_MEAS 18131 [(5,2)] HALF_D_PLUS_2 [18125] [] [] [] [] [18130,18131,18132,18133] CONDITIONAL_S
IDLE 18132 [(4,2)] HALF_D_PLUS_2 [18125] [] [] [] [] [18130,18131,18132,18133] CONDITIONAL_S
DISCARD 18133 [(5,2)] 0 [18125] [] [] [] [] [18130,18131,18132,18133] CONDITIONAL_S
MERGE 18134 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18136,18137,18134,18135] CONDITIONAL_S
Y_MEAS 18135 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18136,18137,18134,18135] CONDITIONAL_S
IDLE 18136 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18136,18137,18134,18135] CONDITIONAL_S
DISCARD 18137 [(5,4)] 0 [] [] [] [] [] [18136,18137,18134,18135] CONDITIONAL_S
INJECT_T 18138 [(0,4)] D [] [] [] [] [] [] none
MERGE 18139 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18146,18147,18148,18149] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18140 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18141 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18142 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18143 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18144 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18145 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18146 [(4,4),(5,4)] D [18139] [] [] [] [((4,4),(5,4))] [18146,18147,18148,18149] CONDITIONAL_S
Y_MEAS 18147 [(5,4)] HALF_D_PLUS_2 [18139] [] [] [] [] [18146,18147,18148,18149] CONDITIONAL_S
IDLE 18148 [(4,4)] HALF_D_PLUS_2 [18139] [] [] [] [] [18146,18147,18148,18149] CONDITIONAL_S
DISCARD 18149 [(5,4)] 0 [18139] [] [] [] [] [18146,18147,18148,18149] CONDITIONAL_S
MERGE 18150 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18152,18153,18150,18151] CONDITIONAL_S
Y_MEAS 18151 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18152,18153,18150,18151] CONDITIONAL_S
IDLE 18152 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18152,18153,18150,18151] CONDITIONAL_S
DISCARD 18153 [(5,2)] 0 [] [] [] [] [] [18152,18153,18150,18151] CONDITIONAL_S
INJECT_T 18154 [(4,0)] D [] [] [] [] [] [] none
MERGE 18155 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18160,18161,18162,18163] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18156 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18157 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18158 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18159 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18160 [(4,2),(5,2)] D [18155] [] [] [] [((4,2),(5,2))] [18160,18161,18162,18163] CONDITIONAL_S
Y_MEAS 18161 [(5,2)] HALF_D_PLUS_2 [18155] [] [] [] [] [18160,18161,18162,18163] CONDITIONAL_S
IDLE 18162 [(4,2)] HALF_D_PLUS_2 [18155] [] [] [] [] [18160,18161,18162,18163] CONDITIONAL_S
DISCARD 18163 [(5,2)] 0 [18155] [] [] [] [] [18160,18161,18162,18163] CONDITIONAL_S
MERGE 18164 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18164,18165,18166,18167] CONDITIONAL_S
Y_MEAS 18165 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18164,18165,18166,18167] CONDITIONAL_S
IDLE 18166 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18164,18165,18166,18167] CONDITIONAL_S
DISCARD 18167 [(5,4)] 0 [] [] [] [] [] [18164,18165,18166,18167] CONDITIONAL_S
INJECT_T 18168 [(0,4)] D [] [] [] [] [] [] none
MERGE 18169 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18176,18177,18178,18179] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18170 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18171 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18172 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18173 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18174 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18175 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18176 [(4,4),(5,4)] D [18169] [] [] [] [((4,4),(5,4))] [18176,18177,18178,18179] CONDITIONAL_S
Y_MEAS 18177 [(5,4)] HALF_D_PLUS_2 [18169] [] [] [] [] [18176,18177,18178,18179] CONDITIONAL_S
IDLE 18178 [(4,4)] HALF_D_PLUS_2 [18169] [] [] [] [] [18176,18177,18178,18179] CONDITIONAL_S
DISCARD 18179 [(5,4)] 0 [18169] [] [] [] [] [18176,18177,18178,18179] CONDITIONAL_S
MERGE 18180 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18180,18181,18182,18183] CONDITIONAL_S
Y_MEAS 18181 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18180,18181,18182,18183] CONDITIONAL_S
IDLE 18182 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18180,18181,18182,18183] CONDITIONAL_S
DISCARD 18183 [(5,2)] 0 [] [] [] [] [] [18180,18181,18182,18183] CONDITIONAL_S
INJECT_T 18184 [(4,0)] D [] [] [] [] [] [] none
MERGE 18185 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18192,18193,18190,18191] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18186 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18187 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18188 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18189 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18190 [(4,2),(5,2)] D [18185] [] [] [] [((4,2),(5,2))] [18192,18193,18190,18191] CONDITIONAL_S
Y_MEAS 18191 [(5,2)] HALF_D_PLUS_2 [18185] [] [] [] [] [18192,18193,18190,18191] CONDITIONAL_S
IDLE 18192 [(4,2)] HALF_D_PLUS_2 [18185] [] [] [] [] [18192,18193,18190,18191] CONDITIONAL_S
DISCARD 18193 [(5,2)] 0 [18185] [] [] [] [] [18192,18193,18190,18191] CONDITIONAL_S
MERGE 18194 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18194,18195,18196,18197] CONDITIONAL_S
Y_MEAS 18195 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18194,18195,18196,18197] CONDITIONAL_S
IDLE 18196 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18194,18195,18196,18197] CONDITIONAL_S
DISCARD 18197 [(5,4)] 0 [] [] [] [] [] [18194,18195,18196,18197] CONDITIONAL_S
INJECT_T 18198 [(0,4)] D [] [] [] [] [] [] none
MERGE 18199 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18208,18209,18206,18207] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18200 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18201 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18202 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18203 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18204 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18205 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18206 [(4,4),(5,4)] D [18199] [] [] [] [((4,4),(5,4))] [18208,18209,18206,18207] CONDITIONAL_S
Y_MEAS 18207 [(5,4)] HALF_D_PLUS_2 [18199] [] [] [] [] [18208,18209,18206,18207] CONDITIONAL_S
IDLE 18208 [(4,4)] HALF_D_PLUS_2 [18199] [] [] [] [] [18208,18209,18206,18207] CONDITIONAL_S
DISCARD 18209 [(5,4)] 0 [18199] [] [] [] [] [18208,18209,18206,18207] CONDITIONAL_S
INJECT_T 18210 [(4,0)] D [] [] [] [] [] [] none
MERGE 18211 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18216,18217,18218,18219] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18212 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18213 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18214 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18215 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18216 [(4,2),(5,2)] D [18211] [] [] [] [((4,2),(5,2))] [18216,18217,18218,18219] CONDITIONAL_S
Y_MEAS 18217 [(5,2)] HALF_D_PLUS_2 [18211] [] [] [] [] [18216,18217,18218,18219] CONDITIONAL_S
IDLE 18218 [(4,2)] HALF_D_PLUS_2 [18211] [] [] [] [] [18216,18217,18218,18219] CONDITIONAL_S
DISCARD 18219 [(5,2)] 0 [18211] [] [] [] [] [18216,18217,18218,18219] CONDITIONAL_S
INJECT_T 18220 [(0,4)] D [] [] [] [] [] [] none
MERGE 18221 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18228,18229,18230,18231] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18222 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18223 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18224 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18225 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18226 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18227 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18228 [(4,4),(5,4)] D [18221] [] [] [] [((4,4),(5,4))] [18228,18229,18230,18231] CONDITIONAL_S
Y_MEAS 18229 [(5,4)] HALF_D_PLUS_2 [18221] [] [] [] [] [18228,18229,18230,18231] CONDITIONAL_S
IDLE 18230 [(4,4)] HALF_D_PLUS_2 [18221] [] [] [] [] [18228,18229,18230,18231] CONDITIONAL_S
DISCARD 18231 [(5,4)] 0 [18221] [] [] [] [] [18228,18229,18230,18231] CONDITIONAL_S
MERGE 18232 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18232,18233,18234,18235] CONDITIONAL_S
Y_MEAS 18233 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18232,18233,18234,18235] CONDITIONAL_S
IDLE 18234 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18232,18233,18234,18235] CONDITIONAL_S
DISCARD 18235 [(5,2)] 0 [] [] [] [] [] [18232,18233,18234,18235] CONDITIONAL_S
INJECT_T 18236 [(4,0)] D [] [] [] [] [] [] none
MERGE 18237 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18250,18251,18252,18253] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18238 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18239 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18240 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18241 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 18242 [(0,4)] D [] [] [] [] [] [] none
MERGE 18243 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18256,18257,18254,18255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18244 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18245 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18246 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18247 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18248 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18249 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18250 [(4,2),(5,2)] D [18237] [] [] [] [((4,2),(5,2))] [18250,18251,18252,18253] CONDITIONAL_S
Y_MEAS 18251 [(5,2)] HALF_D_PLUS_2 [18237] [] [] [] [] [18250,18251,18252,18253] CONDITIONAL_S
IDLE 18252 [(4,2)] HALF_D_PLUS_2 [18237] [] [] [] [] [18250,18251,18252,18253] CONDITIONAL_S
DISCARD 18253 [(5,2)] 0 [18237] [] [] [] [] [18250,18251,18252,18253] CONDITIONAL_S
MERGE 18254 [(4,4),(5,4)] D [18243] [] [] [] [((4,4),(5,4))] [18256,18257,18254,18255] CONDITIONAL_S
Y_MEAS 18255 [(5,4)] HALF_D_PLUS_2 [18243] [] [] [] [] [18256,18257,18254,18255] CONDITIONAL_S
IDLE 18256 [(4,4)] HALF_D_PLUS_2 [18243] [] [] [] [] [18256,18257,18254,18255] CONDITIONAL_S
DISCARD 18257 [(5,4)] 0 [18243] [] [] [] [] [18256,18257,18254,18255] CONDITIONAL_S
INJECT_T 18258 [(0,4)] D [] [] [] [] [] [] none
MERGE 18259 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18276,18277,18278,18279] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18260 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18261 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18262 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18263 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18264 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18265 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18266 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18266,18267,18268,18269] CONDITIONAL_S
Y_MEAS 18267 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18266,18267,18268,18269] CONDITIONAL_S
IDLE 18268 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18266,18267,18268,18269] CONDITIONAL_S
DISCARD 18269 [(5,2)] 0 [] [] [] [] [] [18266,18267,18268,18269] CONDITIONAL_S
INJECT_T 18270 [(4,0)] D [] [] [] [] [] [] none
MERGE 18271 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18280,18281,18282,18283] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18272 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18273 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18274 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18275 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18276 [(4,4),(5,4)] D [18259] [] [] [] [((4,4),(5,4))] [18276,18277,18278,18279] CONDITIONAL_S
Y_MEAS 18277 [(5,4)] HALF_D_PLUS_2 [18259] [] [] [] [] [18276,18277,18278,18279] CONDITIONAL_S
IDLE 18278 [(4,4)] HALF_D_PLUS_2 [18259] [] [] [] [] [18276,18277,18278,18279] CONDITIONAL_S
DISCARD 18279 [(5,4)] 0 [18259] [] [] [] [] [18276,18277,18278,18279] CONDITIONAL_S
MERGE 18280 [(4,2),(5,2)] D [18271] [] [] [] [((4,2),(5,2))] [18280,18281,18282,18283] CONDITIONAL_S
Y_MEAS 18281 [(5,2)] HALF_D_PLUS_2 [18271] [] [] [] [] [18280,18281,18282,18283] CONDITIONAL_S
IDLE 18282 [(4,2)] HALF_D_PLUS_2 [18271] [] [] [] [] [18280,18281,18282,18283] CONDITIONAL_S
DISCARD 18283 [(5,2)] 0 [18271] [] [] [] [] [18280,18281,18282,18283] CONDITIONAL_S
INJECT_T 18284 [(4,0)] D [] [] [] [] [] [] none
MERGE 18285 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18304,18305,18302,18303] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18286 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18287 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18288 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18289 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18290 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18290,18291,18292,18293] CONDITIONAL_S
Y_MEAS 18291 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18290,18291,18292,18293] CONDITIONAL_S
IDLE 18292 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18290,18291,18292,18293] CONDITIONAL_S
DISCARD 18293 [(5,4)] 0 [] [] [] [] [] [18290,18291,18292,18293] CONDITIONAL_S
INJECT_T 18294 [(0,4)] D [] [] [] [] [] [] none
MERGE 18295 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18306,18307,18308,18309] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18296 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18297 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18298 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18299 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18300 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18301 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18302 [(4,2),(5,2)] D [18285] [] [] [] [((4,2),(5,2))] [18304,18305,18302,18303] CONDITIONAL_S
Y_MEAS 18303 [(5,2)] HALF_D_PLUS_2 [18285] [] [] [] [] [18304,18305,18302,18303] CONDITIONAL_S
IDLE 18304 [(4,2)] HALF_D_PLUS_2 [18285] [] [] [] [] [18304,18305,18302,18303] CONDITIONAL_S
DISCARD 18305 [(5,2)] 0 [18285] [] [] [] [] [18304,18305,18302,18303] CONDITIONAL_S
MERGE 18306 [(4,4),(5,4)] D [18295] [] [] [] [((4,4),(5,4))] [18306,18307,18308,18309] CONDITIONAL_S
Y_MEAS 18307 [(5,4)] HALF_D_PLUS_2 [18295] [] [] [] [] [18306,18307,18308,18309] CONDITIONAL_S
IDLE 18308 [(4,4)] HALF_D_PLUS_2 [18295] [] [] [] [] [18306,18307,18308,18309] CONDITIONAL_S
DISCARD 18309 [(5,4)] 0 [18295] [] [] [] [] [18306,18307,18308,18309] CONDITIONAL_S
INJECT_T 18310 [(4,0)] D [] [] [] [] [] [] none
MERGE 18311 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18324,18325,18326,18327] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18312 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18313 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18314 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18315 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 18316 [(0,4)] D [] [] [] [] [] [] none
MERGE 18317 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18328,18329,18330,18331] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18318 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18319 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18320 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18321 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18322 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18323 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18324 [(4,2),(5,2)] D [18311] [] [] [] [((4,2),(5,2))] [18324,18325,18326,18327] CONDITIONAL_S
Y_MEAS 18325 [(5,2)] HALF_D_PLUS_2 [18311] [] [] [] [] [18324,18325,18326,18327] CONDITIONAL_S
IDLE 18326 [(4,2)] HALF_D_PLUS_2 [18311] [] [] [] [] [18324,18325,18326,18327] CONDITIONAL_S
DISCARD 18327 [(5,2)] 0 [18311] [] [] [] [] [18324,18325,18326,18327] CONDITIONAL_S
MERGE 18328 [(4,4),(5,4)] D [18317] [] [] [] [((4,4),(5,4))] [18328,18329,18330,18331] CONDITIONAL_S
Y_MEAS 18329 [(5,4)] HALF_D_PLUS_2 [18317] [] [] [] [] [18328,18329,18330,18331] CONDITIONAL_S
IDLE 18330 [(4,4)] HALF_D_PLUS_2 [18317] [] [] [] [] [18328,18329,18330,18331] CONDITIONAL_S
DISCARD 18331 [(5,4)] 0 [18317] [] [] [] [] [18328,18329,18330,18331] CONDITIONAL_S
INJECT_T 18332 [(4,0)] D [] [] [] [] [] [] none
MERGE 18333 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18338,18339,18340,18341] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18334 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18335 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18336 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18337 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18338 [(4,2),(5,2)] D [18333] [] [] [] [((4,2),(5,2))] [18338,18339,18340,18341] CONDITIONAL_S
Y_MEAS 18339 [(5,2)] HALF_D_PLUS_2 [18333] [] [] [] [] [18338,18339,18340,18341] CONDITIONAL_S
IDLE 18340 [(4,2)] HALF_D_PLUS_2 [18333] [] [] [] [] [18338,18339,18340,18341] CONDITIONAL_S
DISCARD 18341 [(5,2)] 0 [18333] [] [] [] [] [18338,18339,18340,18341] CONDITIONAL_S
MERGE 18342 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18344,18345,18342,18343] CONDITIONAL_S
Y_MEAS 18343 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18344,18345,18342,18343] CONDITIONAL_S
IDLE 18344 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18344,18345,18342,18343] CONDITIONAL_S
DISCARD 18345 [(5,4)] 0 [] [] [] [] [] [18344,18345,18342,18343] CONDITIONAL_S
INJECT_T 18346 [(0,4)] D [] [] [] [] [] [] none
MERGE 18347 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18354,18355,18356,18357] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18348 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18349 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18350 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18351 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18352 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18353 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18354 [(4,4),(5,4)] D [18347] [] [] [] [((4,4),(5,4))] [18354,18355,18356,18357] CONDITIONAL_S
Y_MEAS 18355 [(5,4)] HALF_D_PLUS_2 [18347] [] [] [] [] [18354,18355,18356,18357] CONDITIONAL_S
IDLE 18356 [(4,4)] HALF_D_PLUS_2 [18347] [] [] [] [] [18354,18355,18356,18357] CONDITIONAL_S
DISCARD 18357 [(5,4)] 0 [18347] [] [] [] [] [18354,18355,18356,18357] CONDITIONAL_S
MERGE 18358 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18360,18361,18358,18359] CONDITIONAL_S
Y_MEAS 18359 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18360,18361,18358,18359] CONDITIONAL_S
IDLE 18360 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18360,18361,18358,18359] CONDITIONAL_S
DISCARD 18361 [(5,2)] 0 [] [] [] [] [] [18360,18361,18358,18359] CONDITIONAL_S
INJECT_T 18362 [(4,0)] D [] [] [] [] [] [] none
MERGE 18363 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18368,18369,18370,18371] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18364 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18365 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18366 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18367 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18368 [(4,2),(5,2)] D [18363] [] [] [] [((4,2),(5,2))] [18368,18369,18370,18371] CONDITIONAL_S
Y_MEAS 18369 [(5,2)] HALF_D_PLUS_2 [18363] [] [] [] [] [18368,18369,18370,18371] CONDITIONAL_S
IDLE 18370 [(4,2)] HALF_D_PLUS_2 [18363] [] [] [] [] [18368,18369,18370,18371] CONDITIONAL_S
DISCARD 18371 [(5,2)] 0 [18363] [] [] [] [] [18368,18369,18370,18371] CONDITIONAL_S
MERGE 18372 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18372,18373,18374,18375] CONDITIONAL_S
Y_MEAS 18373 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18372,18373,18374,18375] CONDITIONAL_S
IDLE 18374 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18372,18373,18374,18375] CONDITIONAL_S
DISCARD 18375 [(5,4)] 0 [] [] [] [] [] [18372,18373,18374,18375] CONDITIONAL_S
INJECT_T 18376 [(0,4)] D [] [] [] [] [] [] none
MERGE 18377 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18384,18385,18386,18387] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18378 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18379 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18380 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18381 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18382 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18383 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18384 [(4,4),(5,4)] D [18377] [] [] [] [((4,4),(5,4))] [18384,18385,18386,18387] CONDITIONAL_S
Y_MEAS 18385 [(5,4)] HALF_D_PLUS_2 [18377] [] [] [] [] [18384,18385,18386,18387] CONDITIONAL_S
IDLE 18386 [(4,4)] HALF_D_PLUS_2 [18377] [] [] [] [] [18384,18385,18386,18387] CONDITIONAL_S
DISCARD 18387 [(5,4)] 0 [18377] [] [] [] [] [18384,18385,18386,18387] CONDITIONAL_S
MERGE 18388 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18388,18389,18390,18391] CONDITIONAL_S
Y_MEAS 18389 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18388,18389,18390,18391] CONDITIONAL_S
IDLE 18390 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18388,18389,18390,18391] CONDITIONAL_S
DISCARD 18391 [(5,2)] 0 [] [] [] [] [] [18388,18389,18390,18391] CONDITIONAL_S
INJECT_T 18392 [(4,0)] D [] [] [] [] [] [] none
MERGE 18393 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18400,18401,18398,18399] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18394 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18395 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18396 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18397 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18398 [(4,2),(5,2)] D [18393] [] [] [] [((4,2),(5,2))] [18400,18401,18398,18399] CONDITIONAL_S
Y_MEAS 18399 [(5,2)] HALF_D_PLUS_2 [18393] [] [] [] [] [18400,18401,18398,18399] CONDITIONAL_S
IDLE 18400 [(4,2)] HALF_D_PLUS_2 [18393] [] [] [] [] [18400,18401,18398,18399] CONDITIONAL_S
DISCARD 18401 [(5,2)] 0 [18393] [] [] [] [] [18400,18401,18398,18399] CONDITIONAL_S
MERGE 18402 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18402,18403,18404,18405] CONDITIONAL_S
Y_MEAS 18403 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18402,18403,18404,18405] CONDITIONAL_S
IDLE 18404 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18402,18403,18404,18405] CONDITIONAL_S
DISCARD 18405 [(5,4)] 0 [] [] [] [] [] [18402,18403,18404,18405] CONDITIONAL_S
INJECT_T 18406 [(0,4)] D [] [] [] [] [] [] none
MERGE 18407 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18416,18417,18414,18415] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18408 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18409 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18410 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18411 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18412 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18413 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18414 [(4,4),(5,4)] D [18407] [] [] [] [((4,4),(5,4))] [18416,18417,18414,18415] CONDITIONAL_S
Y_MEAS 18415 [(5,4)] HALF_D_PLUS_2 [18407] [] [] [] [] [18416,18417,18414,18415] CONDITIONAL_S
IDLE 18416 [(4,4)] HALF_D_PLUS_2 [18407] [] [] [] [] [18416,18417,18414,18415] CONDITIONAL_S
DISCARD 18417 [(5,4)] 0 [18407] [] [] [] [] [18416,18417,18414,18415] CONDITIONAL_S
MERGE 18418 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18418,18419,18420,18421] CONDITIONAL_S
Y_MEAS 18419 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18418,18419,18420,18421] CONDITIONAL_S
IDLE 18420 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18418,18419,18420,18421] CONDITIONAL_S
DISCARD 18421 [(5,2)] 0 [] [] [] [] [] [18418,18419,18420,18421] CONDITIONAL_S
INJECT_T 18422 [(4,0)] D [] [] [] [] [] [] none
MERGE 18423 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18436,18437,18438,18439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18424 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18425 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18426 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18427 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 18428 [(0,4)] D [] [] [] [] [] [] none
MERGE 18429 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18440,18441,18442,18443] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18430 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18431 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18432 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18433 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18434 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18435 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18436 [(4,2),(5,2)] D [18423] [] [] [] [((4,2),(5,2))] [18436,18437,18438,18439] CONDITIONAL_S
Y_MEAS 18437 [(5,2)] HALF_D_PLUS_2 [18423] [] [] [] [] [18436,18437,18438,18439] CONDITIONAL_S
IDLE 18438 [(4,2)] HALF_D_PLUS_2 [18423] [] [] [] [] [18436,18437,18438,18439] CONDITIONAL_S
DISCARD 18439 [(5,2)] 0 [18423] [] [] [] [] [18436,18437,18438,18439] CONDITIONAL_S
MERGE 18440 [(4,4),(5,4)] D [18429] [] [] [] [((4,4),(5,4))] [18440,18441,18442,18443] CONDITIONAL_S
Y_MEAS 18441 [(5,4)] HALF_D_PLUS_2 [18429] [] [] [] [] [18440,18441,18442,18443] CONDITIONAL_S
IDLE 18442 [(4,4)] HALF_D_PLUS_2 [18429] [] [] [] [] [18440,18441,18442,18443] CONDITIONAL_S
DISCARD 18443 [(5,4)] 0 [18429] [] [] [] [] [18440,18441,18442,18443] CONDITIONAL_S
MERGE 18444 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18444,18445,18446,18447] CONDITIONAL_S
Y_MEAS 18445 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18444,18445,18446,18447] CONDITIONAL_S
IDLE 18446 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18444,18445,18446,18447] CONDITIONAL_S
DISCARD 18447 [(5,2)] 0 [] [] [] [] [] [18444,18445,18446,18447] CONDITIONAL_S
INJECT_T 18448 [(4,0)] D [] [] [] [] [] [] none
MERGE 18449 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18466,18467,18468,18469] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18450 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18451 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18452 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18453 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18454 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18456,18457,18454,18455] CONDITIONAL_S
Y_MEAS 18455 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18456,18457,18454,18455] CONDITIONAL_S
IDLE 18456 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18456,18457,18454,18455] CONDITIONAL_S
DISCARD 18457 [(5,4)] 0 [] [] [] [] [] [18456,18457,18454,18455] CONDITIONAL_S
INJECT_T 18458 [(0,4)] D [] [] [] [] [] [] none
MERGE 18459 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18472,18473,18470,18471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18460 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18461 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18462 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18463 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18464 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18465 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18466 [(4,2),(5,2)] D [18449] [] [] [] [((4,2),(5,2))] [18466,18467,18468,18469] CONDITIONAL_S
Y_MEAS 18467 [(5,2)] HALF_D_PLUS_2 [18449] [] [] [] [] [18466,18467,18468,18469] CONDITIONAL_S
IDLE 18468 [(4,2)] HALF_D_PLUS_2 [18449] [] [] [] [] [18466,18467,18468,18469] CONDITIONAL_S
DISCARD 18469 [(5,2)] 0 [18449] [] [] [] [] [18466,18467,18468,18469] CONDITIONAL_S
MERGE 18470 [(4,4),(5,4)] D [18459] [] [] [] [((4,4),(5,4))] [18472,18473,18470,18471] CONDITIONAL_S
Y_MEAS 18471 [(5,4)] HALF_D_PLUS_2 [18459] [] [] [] [] [18472,18473,18470,18471] CONDITIONAL_S
IDLE 18472 [(4,4)] HALF_D_PLUS_2 [18459] [] [] [] [] [18472,18473,18470,18471] CONDITIONAL_S
DISCARD 18473 [(5,4)] 0 [18459] [] [] [] [] [18472,18473,18470,18471] CONDITIONAL_S
INJECT_T 18474 [(4,0)] D [] [] [] [] [] [] none
MERGE 18475 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18488,18489,18490,18491] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18476 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18477 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18478 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18479 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 18480 [(0,4)] D [] [] [] [] [] [] none
MERGE 18481 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18492,18493,18494,18495] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18482 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18483 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18484 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18485 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18486 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18487 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18488 [(4,2),(5,2)] D [18475] [] [] [] [((4,2),(5,2))] [18488,18489,18490,18491] CONDITIONAL_S
Y_MEAS 18489 [(5,2)] HALF_D_PLUS_2 [18475] [] [] [] [] [18488,18489,18490,18491] CONDITIONAL_S
IDLE 18490 [(4,2)] HALF_D_PLUS_2 [18475] [] [] [] [] [18488,18489,18490,18491] CONDITIONAL_S
DISCARD 18491 [(5,2)] 0 [18475] [] [] [] [] [18488,18489,18490,18491] CONDITIONAL_S
MERGE 18492 [(4,4),(5,4)] D [18481] [] [] [] [((4,4),(5,4))] [18492,18493,18494,18495] CONDITIONAL_S
Y_MEAS 18493 [(5,4)] HALF_D_PLUS_2 [18481] [] [] [] [] [18492,18493,18494,18495] CONDITIONAL_S
IDLE 18494 [(4,4)] HALF_D_PLUS_2 [18481] [] [] [] [] [18492,18493,18494,18495] CONDITIONAL_S
DISCARD 18495 [(5,4)] 0 [18481] [] [] [] [] [18492,18493,18494,18495] CONDITIONAL_S
INJECT_T 18496 [(0,4)] D [] [] [] [] [] [] none
MERGE 18497 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18514,18515,18516,18517] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18498 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18499 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18500 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18501 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18502 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18503 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18504 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18504,18505,18506,18507] CONDITIONAL_S
Y_MEAS 18505 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18504,18505,18506,18507] CONDITIONAL_S
IDLE 18506 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18504,18505,18506,18507] CONDITIONAL_S
DISCARD 18507 [(5,2)] 0 [] [] [] [] [] [18504,18505,18506,18507] CONDITIONAL_S
INJECT_T 18508 [(4,0)] D [] [] [] [] [] [] none
MERGE 18509 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18520,18521,18518,18519] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18510 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18511 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18512 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18513 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18514 [(4,4),(5,4)] D [18497] [] [] [] [((4,4),(5,4))] [18514,18515,18516,18517] CONDITIONAL_S
Y_MEAS 18515 [(5,4)] HALF_D_PLUS_2 [18497] [] [] [] [] [18514,18515,18516,18517] CONDITIONAL_S
IDLE 18516 [(4,4)] HALF_D_PLUS_2 [18497] [] [] [] [] [18514,18515,18516,18517] CONDITIONAL_S
DISCARD 18517 [(5,4)] 0 [18497] [] [] [] [] [18514,18515,18516,18517] CONDITIONAL_S
MERGE 18518 [(4,2),(5,2)] D [18509] [] [] [] [((4,2),(5,2))] [18520,18521,18518,18519] CONDITIONAL_S
Y_MEAS 18519 [(5,2)] HALF_D_PLUS_2 [18509] [] [] [] [] [18520,18521,18518,18519] CONDITIONAL_S
IDLE 18520 [(4,2)] HALF_D_PLUS_2 [18509] [] [] [] [] [18520,18521,18518,18519] CONDITIONAL_S
DISCARD 18521 [(5,2)] 0 [18509] [] [] [] [] [18520,18521,18518,18519] CONDITIONAL_S
INJECT_T 18522 [(0,4)] D [] [] [] [] [] [] none
MERGE 18523 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18530,18531,18532,18533] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18524 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18525 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18526 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18527 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18528 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18529 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18530 [(4,4),(5,4)] D [18523] [] [] [] [((4,4),(5,4))] [18530,18531,18532,18533] CONDITIONAL_S
Y_MEAS 18531 [(5,4)] HALF_D_PLUS_2 [18523] [] [] [] [] [18530,18531,18532,18533] CONDITIONAL_S
IDLE 18532 [(4,4)] HALF_D_PLUS_2 [18523] [] [] [] [] [18530,18531,18532,18533] CONDITIONAL_S
DISCARD 18533 [(5,4)] 0 [18523] [] [] [] [] [18530,18531,18532,18533] CONDITIONAL_S
MERGE 18534 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18536,18537,18534,18535] CONDITIONAL_S
Y_MEAS 18535 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18536,18537,18534,18535] CONDITIONAL_S
IDLE 18536 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18536,18537,18534,18535] CONDITIONAL_S
DISCARD 18537 [(5,2)] 0 [] [] [] [] [] [18536,18537,18534,18535] CONDITIONAL_S
INJECT_T 18538 [(4,0)] D [] [] [] [] [] [] none
MERGE 18539 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18544,18545,18546,18547] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18540 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18541 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18542 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18543 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18544 [(4,2),(5,2)] D [18539] [] [] [] [((4,2),(5,2))] [18544,18545,18546,18547] CONDITIONAL_S
Y_MEAS 18545 [(5,2)] HALF_D_PLUS_2 [18539] [] [] [] [] [18544,18545,18546,18547] CONDITIONAL_S
IDLE 18546 [(4,2)] HALF_D_PLUS_2 [18539] [] [] [] [] [18544,18545,18546,18547] CONDITIONAL_S
DISCARD 18547 [(5,2)] 0 [18539] [] [] [] [] [18544,18545,18546,18547] CONDITIONAL_S
MERGE 18548 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18548,18549,18550,18551] CONDITIONAL_S
Y_MEAS 18549 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18548,18549,18550,18551] CONDITIONAL_S
IDLE 18550 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18548,18549,18550,18551] CONDITIONAL_S
DISCARD 18551 [(5,4)] 0 [] [] [] [] [] [18548,18549,18550,18551] CONDITIONAL_S
INJECT_T 18552 [(0,4)] D [] [] [] [] [] [] none
MERGE 18553 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18568,18569,18566,18567] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18554 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18555 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18556 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18557 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18558 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18559 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18560 [(4,0)] D [] [] [] [] [] [] none
MERGE 18561 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18570,18571,18572,18573] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18562 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18563 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18564 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18565 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18566 [(4,4),(5,4)] D [18553] [] [] [] [((4,4),(5,4))] [18568,18569,18566,18567] CONDITIONAL_S
Y_MEAS 18567 [(5,4)] HALF_D_PLUS_2 [18553] [] [] [] [] [18568,18569,18566,18567] CONDITIONAL_S
IDLE 18568 [(4,4)] HALF_D_PLUS_2 [18553] [] [] [] [] [18568,18569,18566,18567] CONDITIONAL_S
DISCARD 18569 [(5,4)] 0 [18553] [] [] [] [] [18568,18569,18566,18567] CONDITIONAL_S
MERGE 18570 [(4,2),(5,2)] D [18561] [] [] [] [((4,2),(5,2))] [18570,18571,18572,18573] CONDITIONAL_S
Y_MEAS 18571 [(5,2)] HALF_D_PLUS_2 [18561] [] [] [] [] [18570,18571,18572,18573] CONDITIONAL_S
IDLE 18572 [(4,2)] HALF_D_PLUS_2 [18561] [] [] [] [] [18570,18571,18572,18573] CONDITIONAL_S
DISCARD 18573 [(5,2)] 0 [18561] [] [] [] [] [18570,18571,18572,18573] CONDITIONAL_S
MERGE 18574 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18576,18577,18574,18575] CONDITIONAL_S
Y_MEAS 18575 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18576,18577,18574,18575] CONDITIONAL_S
IDLE 18576 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18576,18577,18574,18575] CONDITIONAL_S
DISCARD 18577 [(5,4)] 0 [] [] [] [] [] [18576,18577,18574,18575] CONDITIONAL_S
INJECT_T 18578 [(0,4)] D [] [] [] [] [] [] none
MERGE 18579 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18596,18597,18598,18599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18580 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18581 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18582 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18583 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18584 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18585 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18586 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18586,18587,18588,18589] CONDITIONAL_S
Y_MEAS 18587 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18586,18587,18588,18589] CONDITIONAL_S
IDLE 18588 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18586,18587,18588,18589] CONDITIONAL_S
DISCARD 18589 [(5,2)] 0 [] [] [] [] [] [18586,18587,18588,18589] CONDITIONAL_S
INJECT_T 18590 [(4,0)] D [] [] [] [] [] [] none
MERGE 18591 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18600,18601,18602,18603] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18592 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18593 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18594 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18595 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18596 [(4,4),(5,4)] D [18579] [] [] [] [((4,4),(5,4))] [18596,18597,18598,18599] CONDITIONAL_S
Y_MEAS 18597 [(5,4)] HALF_D_PLUS_2 [18579] [] [] [] [] [18596,18597,18598,18599] CONDITIONAL_S
IDLE 18598 [(4,4)] HALF_D_PLUS_2 [18579] [] [] [] [] [18596,18597,18598,18599] CONDITIONAL_S
DISCARD 18599 [(5,4)] 0 [18579] [] [] [] [] [18596,18597,18598,18599] CONDITIONAL_S
MERGE 18600 [(4,2),(5,2)] D [18591] [] [] [] [((4,2),(5,2))] [18600,18601,18602,18603] CONDITIONAL_S
Y_MEAS 18601 [(5,2)] HALF_D_PLUS_2 [18591] [] [] [] [] [18600,18601,18602,18603] CONDITIONAL_S
IDLE 18602 [(4,2)] HALF_D_PLUS_2 [18591] [] [] [] [] [18600,18601,18602,18603] CONDITIONAL_S
DISCARD 18603 [(5,2)] 0 [18591] [] [] [] [] [18600,18601,18602,18603] CONDITIONAL_S
INJECT_T 18604 [(0,4)] D [] [] [] [] [] [] none
MERGE 18605 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18618,18619,18620,18621] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18606 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18607 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18608 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18609 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18610 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18611 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18612 [(4,0)] D [] [] [] [] [] [] none
MERGE 18613 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18624,18625,18622,18623] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18614 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18615 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18616 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18617 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18618 [(4,4),(5,4)] D [18605] [] [] [] [((4,4),(5,4))] [18618,18619,18620,18621] CONDITIONAL_S
Y_MEAS 18619 [(5,4)] HALF_D_PLUS_2 [18605] [] [] [] [] [18618,18619,18620,18621] CONDITIONAL_S
IDLE 18620 [(4,4)] HALF_D_PLUS_2 [18605] [] [] [] [] [18618,18619,18620,18621] CONDITIONAL_S
DISCARD 18621 [(5,4)] 0 [18605] [] [] [] [] [18618,18619,18620,18621] CONDITIONAL_S
MERGE 18622 [(4,2),(5,2)] D [18613] [] [] [] [((4,2),(5,2))] [18624,18625,18622,18623] CONDITIONAL_S
Y_MEAS 18623 [(5,2)] HALF_D_PLUS_2 [18613] [] [] [] [] [18624,18625,18622,18623] CONDITIONAL_S
IDLE 18624 [(4,2)] HALF_D_PLUS_2 [18613] [] [] [] [] [18624,18625,18622,18623] CONDITIONAL_S
DISCARD 18625 [(5,2)] 0 [18613] [] [] [] [] [18624,18625,18622,18623] CONDITIONAL_S
MERGE 18626 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18626,18627,18628,18629] CONDITIONAL_S
Y_MEAS 18627 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18626,18627,18628,18629] CONDITIONAL_S
IDLE 18628 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18626,18627,18628,18629] CONDITIONAL_S
DISCARD 18629 [(5,4)] 0 [] [] [] [] [] [18626,18627,18628,18629] CONDITIONAL_S
INJECT_T 18630 [(0,4)] D [] [] [] [] [] [] none
MERGE 18631 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18640,18641,18638,18639] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18632 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18633 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18634 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18635 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18636 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18637 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18638 [(4,4),(5,4)] D [18631] [] [] [] [((4,4),(5,4))] [18640,18641,18638,18639] CONDITIONAL_S
Y_MEAS 18639 [(5,4)] HALF_D_PLUS_2 [18631] [] [] [] [] [18640,18641,18638,18639] CONDITIONAL_S
IDLE 18640 [(4,4)] HALF_D_PLUS_2 [18631] [] [] [] [] [18640,18641,18638,18639] CONDITIONAL_S
DISCARD 18641 [(5,4)] 0 [18631] [] [] [] [] [18640,18641,18638,18639] CONDITIONAL_S
MERGE 18642 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18642,18643,18644,18645] CONDITIONAL_S
Y_MEAS 18643 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18642,18643,18644,18645] CONDITIONAL_S
IDLE 18644 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18642,18643,18644,18645] CONDITIONAL_S
DISCARD 18645 [(5,2)] 0 [] [] [] [] [] [18642,18643,18644,18645] CONDITIONAL_S
MERGE 18646 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18648,18649,18646,18647] CONDITIONAL_S
Y_MEAS 18647 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18648,18649,18646,18647] CONDITIONAL_S
IDLE 18648 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18648,18649,18646,18647] CONDITIONAL_S
DISCARD 18649 [(5,4)] 0 [] [] [] [] [] [18648,18649,18646,18647] CONDITIONAL_S
INJECT_T 18650 [(0,4)] D [] [] [] [] [] [] none
MERGE 18651 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18658,18659,18660,18661] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18652 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18653 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18654 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18655 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18656 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18657 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18658 [(4,4),(5,4)] D [18651] [] [] [] [((4,4),(5,4))] [18658,18659,18660,18661] CONDITIONAL_S
Y_MEAS 18659 [(5,4)] HALF_D_PLUS_2 [18651] [] [] [] [] [18658,18659,18660,18661] CONDITIONAL_S
IDLE 18660 [(4,4)] HALF_D_PLUS_2 [18651] [] [] [] [] [18658,18659,18660,18661] CONDITIONAL_S
DISCARD 18661 [(5,4)] 0 [18651] [] [] [] [] [18658,18659,18660,18661] CONDITIONAL_S
INJECT_T 18662 [(0,4)] D [] [] [] [] [] [] none
MERGE 18663 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18672,18673,18670,18671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18664 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18665 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18666 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18667 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18668 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18669 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18670 [(4,4),(5,4)] D [18663] [] [] [] [((4,4),(5,4))] [18672,18673,18670,18671] CONDITIONAL_S
Y_MEAS 18671 [(5,4)] HALF_D_PLUS_2 [18663] [] [] [] [] [18672,18673,18670,18671] CONDITIONAL_S
IDLE 18672 [(4,4)] HALF_D_PLUS_2 [18663] [] [] [] [] [18672,18673,18670,18671] CONDITIONAL_S
DISCARD 18673 [(5,4)] 0 [18663] [] [] [] [] [18672,18673,18670,18671] CONDITIONAL_S
INJECT_T 18674 [(0,4)] D [] [] [] [] [] [] none
MERGE 18675 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18682,18683,18684,18685] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18676 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18677 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18678 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18679 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18680 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18681 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18682 [(4,4),(5,4)] D [18675] [] [] [] [((4,4),(5,4))] [18682,18683,18684,18685] CONDITIONAL_S
Y_MEAS 18683 [(5,4)] HALF_D_PLUS_2 [18675] [] [] [] [] [18682,18683,18684,18685] CONDITIONAL_S
IDLE 18684 [(4,4)] HALF_D_PLUS_2 [18675] [] [] [] [] [18682,18683,18684,18685] CONDITIONAL_S
DISCARD 18685 [(5,4)] 0 [18675] [] [] [] [] [18682,18683,18684,18685] CONDITIONAL_S
MERGE 18686 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18688,18689,18686,18687] CONDITIONAL_S
Y_MEAS 18687 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18688,18689,18686,18687] CONDITIONAL_S
IDLE 18688 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18688,18689,18686,18687] CONDITIONAL_S
DISCARD 18689 [(5,4)] 0 [] [] [] [] [] [18688,18689,18686,18687] CONDITIONAL_S
INJECT_T 18690 [(0,4)] D [] [] [] [] [] [] none
MERGE 18691 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18698,18699,18700,18701] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18692 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18693 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18694 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18695 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18696 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18697 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18698 [(4,4),(5,4)] D [18691] [] [] [] [((4,4),(5,4))] [18698,18699,18700,18701] CONDITIONAL_S
Y_MEAS 18699 [(5,4)] HALF_D_PLUS_2 [18691] [] [] [] [] [18698,18699,18700,18701] CONDITIONAL_S
IDLE 18700 [(4,4)] HALF_D_PLUS_2 [18691] [] [] [] [] [18698,18699,18700,18701] CONDITIONAL_S
DISCARD 18701 [(5,4)] 0 [18691] [] [] [] [] [18698,18699,18700,18701] CONDITIONAL_S
INJECT_T 18702 [(0,4)] D [] [] [] [] [] [] none
MERGE 18703 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18712,18713,18710,18711] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18704 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18705 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18706 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18707 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18708 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18709 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18710 [(4,4),(5,4)] D [18703] [] [] [] [((4,4),(5,4))] [18712,18713,18710,18711] CONDITIONAL_S
Y_MEAS 18711 [(5,4)] HALF_D_PLUS_2 [18703] [] [] [] [] [18712,18713,18710,18711] CONDITIONAL_S
IDLE 18712 [(4,4)] HALF_D_PLUS_2 [18703] [] [] [] [] [18712,18713,18710,18711] CONDITIONAL_S
DISCARD 18713 [(5,4)] 0 [18703] [] [] [] [] [18712,18713,18710,18711] CONDITIONAL_S
MERGE 18714 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18714,18715,18716,18717] CONDITIONAL_S
Y_MEAS 18715 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18714,18715,18716,18717] CONDITIONAL_S
IDLE 18716 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18714,18715,18716,18717] CONDITIONAL_S
DISCARD 18717 [(5,4)] 0 [] [] [] [] [] [18714,18715,18716,18717] CONDITIONAL_S
INJECT_T 18718 [(0,4)] D [] [] [] [] [] [] none
MERGE 18719 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18728,18729,18726,18727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18720 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18721 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18722 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18723 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18724 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18725 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18726 [(4,4),(5,4)] D [18719] [] [] [] [((4,4),(5,4))] [18728,18729,18726,18727] CONDITIONAL_S
Y_MEAS 18727 [(5,4)] HALF_D_PLUS_2 [18719] [] [] [] [] [18728,18729,18726,18727] CONDITIONAL_S
IDLE 18728 [(4,4)] HALF_D_PLUS_2 [18719] [] [] [] [] [18728,18729,18726,18727] CONDITIONAL_S
DISCARD 18729 [(5,4)] 0 [18719] [] [] [] [] [18728,18729,18726,18727] CONDITIONAL_S
INJECT_T 18730 [(0,4)] D [] [] [] [] [] [] none
MERGE 18731 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18738,18739,18740,18741] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18732 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18733 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18734 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18735 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18736 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18737 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18738 [(4,4),(5,4)] D [18731] [] [] [] [((4,4),(5,4))] [18738,18739,18740,18741] CONDITIONAL_S
Y_MEAS 18739 [(5,4)] HALF_D_PLUS_2 [18731] [] [] [] [] [18738,18739,18740,18741] CONDITIONAL_S
IDLE 18740 [(4,4)] HALF_D_PLUS_2 [18731] [] [] [] [] [18738,18739,18740,18741] CONDITIONAL_S
DISCARD 18741 [(5,4)] 0 [18731] [] [] [] [] [18738,18739,18740,18741] CONDITIONAL_S
INJECT_T 18742 [(0,4)] D [] [] [] [] [] [] none
MERGE 18743 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18752,18753,18750,18751] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18744 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18745 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18746 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18747 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18748 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18749 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18750 [(4,4),(5,4)] D [18743] [] [] [] [((4,4),(5,4))] [18752,18753,18750,18751] CONDITIONAL_S
Y_MEAS 18751 [(5,4)] HALF_D_PLUS_2 [18743] [] [] [] [] [18752,18753,18750,18751] CONDITIONAL_S
IDLE 18752 [(4,4)] HALF_D_PLUS_2 [18743] [] [] [] [] [18752,18753,18750,18751] CONDITIONAL_S
DISCARD 18753 [(5,4)] 0 [18743] [] [] [] [] [18752,18753,18750,18751] CONDITIONAL_S
MERGE 18754 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18754,18755,18756,18757] CONDITIONAL_S
Y_MEAS 18755 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18754,18755,18756,18757] CONDITIONAL_S
IDLE 18756 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18754,18755,18756,18757] CONDITIONAL_S
DISCARD 18757 [(5,4)] 0 [] [] [] [] [] [18754,18755,18756,18757] CONDITIONAL_S
INJECT_T 18758 [(0,4)] D [] [] [] [] [] [] none
MERGE 18759 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18768,18769,18766,18767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18760 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18761 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18762 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18763 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18764 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18765 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18766 [(4,4),(5,4)] D [18759] [] [] [] [((4,4),(5,4))] [18768,18769,18766,18767] CONDITIONAL_S
Y_MEAS 18767 [(5,4)] HALF_D_PLUS_2 [18759] [] [] [] [] [18768,18769,18766,18767] CONDITIONAL_S
IDLE 18768 [(4,4)] HALF_D_PLUS_2 [18759] [] [] [] [] [18768,18769,18766,18767] CONDITIONAL_S
DISCARD 18769 [(5,4)] 0 [18759] [] [] [] [] [18768,18769,18766,18767] CONDITIONAL_S
MERGE 18770 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18770,18771,18772,18773] CONDITIONAL_S
Y_MEAS 18771 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18770,18771,18772,18773] CONDITIONAL_S
IDLE 18772 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18770,18771,18772,18773] CONDITIONAL_S
DISCARD 18773 [(5,4)] 0 [] [] [] [] [] [18770,18771,18772,18773] CONDITIONAL_S
INJECT_T 18774 [(0,4)] D [] [] [] [] [] [] none
MERGE 18775 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18784,18785,18782,18783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18776 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18777 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18778 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18779 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18780 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18781 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18782 [(4,4),(5,4)] D [18775] [] [] [] [((4,4),(5,4))] [18784,18785,18782,18783] CONDITIONAL_S
Y_MEAS 18783 [(5,4)] HALF_D_PLUS_2 [18775] [] [] [] [] [18784,18785,18782,18783] CONDITIONAL_S
IDLE 18784 [(4,4)] HALF_D_PLUS_2 [18775] [] [] [] [] [18784,18785,18782,18783] CONDITIONAL_S
DISCARD 18785 [(5,4)] 0 [18775] [] [] [] [] [18784,18785,18782,18783] CONDITIONAL_S
INJECT_T 18786 [(0,4)] D [] [] [] [] [] [] none
MERGE 18787 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18794,18795,18796,18797] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18788 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18789 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18790 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18791 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18792 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18793 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18794 [(4,4),(5,4)] D [18787] [] [] [] [((4,4),(5,4))] [18794,18795,18796,18797] CONDITIONAL_S
Y_MEAS 18795 [(5,4)] HALF_D_PLUS_2 [18787] [] [] [] [] [18794,18795,18796,18797] CONDITIONAL_S
IDLE 18796 [(4,4)] HALF_D_PLUS_2 [18787] [] [] [] [] [18794,18795,18796,18797] CONDITIONAL_S
DISCARD 18797 [(5,4)] 0 [18787] [] [] [] [] [18794,18795,18796,18797] CONDITIONAL_S
MERGE 18798 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18800,18801,18798,18799] CONDITIONAL_S
Y_MEAS 18799 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18800,18801,18798,18799] CONDITIONAL_S
IDLE 18800 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18800,18801,18798,18799] CONDITIONAL_S
DISCARD 18801 [(5,4)] 0 [] [] [] [] [] [18800,18801,18798,18799] CONDITIONAL_S
INJECT_T 18802 [(0,4)] D [] [] [] [] [] [] none
MERGE 18803 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18810,18811,18812,18813] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18804 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18805 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18806 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18807 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18808 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18809 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18810 [(4,4),(5,4)] D [18803] [] [] [] [((4,4),(5,4))] [18810,18811,18812,18813] CONDITIONAL_S
Y_MEAS 18811 [(5,4)] HALF_D_PLUS_2 [18803] [] [] [] [] [18810,18811,18812,18813] CONDITIONAL_S
IDLE 18812 [(4,4)] HALF_D_PLUS_2 [18803] [] [] [] [] [18810,18811,18812,18813] CONDITIONAL_S
DISCARD 18813 [(5,4)] 0 [18803] [] [] [] [] [18810,18811,18812,18813] CONDITIONAL_S
MERGE 18814 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18816,18817,18814,18815] CONDITIONAL_S
Y_MEAS 18815 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18816,18817,18814,18815] CONDITIONAL_S
IDLE 18816 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18816,18817,18814,18815] CONDITIONAL_S
DISCARD 18817 [(5,4)] 0 [] [] [] [] [] [18816,18817,18814,18815] CONDITIONAL_S
INJECT_T 18818 [(0,4)] D [] [] [] [] [] [] none
MERGE 18819 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18826,18827,18828,18829] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18820 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18821 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18822 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18823 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18824 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18825 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18826 [(4,4),(5,4)] D [18819] [] [] [] [((4,4),(5,4))] [18826,18827,18828,18829] CONDITIONAL_S
Y_MEAS 18827 [(5,4)] HALF_D_PLUS_2 [18819] [] [] [] [] [18826,18827,18828,18829] CONDITIONAL_S
IDLE 18828 [(4,4)] HALF_D_PLUS_2 [18819] [] [] [] [] [18826,18827,18828,18829] CONDITIONAL_S
DISCARD 18829 [(5,4)] 0 [18819] [] [] [] [] [18826,18827,18828,18829] CONDITIONAL_S
INJECT_T 18830 [(0,4)] D [] [] [] [] [] [] none
MERGE 18831 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18840,18841,18838,18839] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18832 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18833 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18834 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18835 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18836 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18837 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18838 [(4,4),(5,4)] D [18831] [] [] [] [((4,4),(5,4))] [18840,18841,18838,18839] CONDITIONAL_S
Y_MEAS 18839 [(5,4)] HALF_D_PLUS_2 [18831] [] [] [] [] [18840,18841,18838,18839] CONDITIONAL_S
IDLE 18840 [(4,4)] HALF_D_PLUS_2 [18831] [] [] [] [] [18840,18841,18838,18839] CONDITIONAL_S
DISCARD 18841 [(5,4)] 0 [18831] [] [] [] [] [18840,18841,18838,18839] CONDITIONAL_S
MERGE 18842 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18842,18843,18844,18845] CONDITIONAL_S
Y_MEAS 18843 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18842,18843,18844,18845] CONDITIONAL_S
IDLE 18844 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18842,18843,18844,18845] CONDITIONAL_S
DISCARD 18845 [(5,4)] 0 [] [] [] [] [] [18842,18843,18844,18845] CONDITIONAL_S
INJECT_T 18846 [(0,4)] D [] [] [] [] [] [] none
MERGE 18847 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18856,18857,18854,18855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18848 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18849 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18850 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18851 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18852 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18853 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18854 [(4,4),(5,4)] D [18847] [] [] [] [((4,4),(5,4))] [18856,18857,18854,18855] CONDITIONAL_S
Y_MEAS 18855 [(5,4)] HALF_D_PLUS_2 [18847] [] [] [] [] [18856,18857,18854,18855] CONDITIONAL_S
IDLE 18856 [(4,4)] HALF_D_PLUS_2 [18847] [] [] [] [] [18856,18857,18854,18855] CONDITIONAL_S
DISCARD 18857 [(5,4)] 0 [18847] [] [] [] [] [18856,18857,18854,18855] CONDITIONAL_S
INJECT_T 18858 [(0,4)] D [] [] [] [] [] [] none
MERGE 18859 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18866,18867,18868,18869] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18860 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18861 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18862 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18863 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18864 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18865 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18866 [(4,4),(5,4)] D [18859] [] [] [] [((4,4),(5,4))] [18866,18867,18868,18869] CONDITIONAL_S
Y_MEAS 18867 [(5,4)] HALF_D_PLUS_2 [18859] [] [] [] [] [18866,18867,18868,18869] CONDITIONAL_S
IDLE 18868 [(4,4)] HALF_D_PLUS_2 [18859] [] [] [] [] [18866,18867,18868,18869] CONDITIONAL_S
DISCARD 18869 [(5,4)] 0 [18859] [] [] [] [] [18866,18867,18868,18869] CONDITIONAL_S
MERGE 18870 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18872,18873,18870,18871] CONDITIONAL_S
Y_MEAS 18871 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18872,18873,18870,18871] CONDITIONAL_S
IDLE 18872 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18872,18873,18870,18871] CONDITIONAL_S
DISCARD 18873 [(5,4)] 0 [] [] [] [] [] [18872,18873,18870,18871] CONDITIONAL_S
INJECT_T 18874 [(0,4)] D [] [] [] [] [] [] none
MERGE 18875 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18882,18883,18884,18885] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18876 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18877 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18878 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18879 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18880 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18881 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18882 [(4,4),(5,4)] D [18875] [] [] [] [((4,4),(5,4))] [18882,18883,18884,18885] CONDITIONAL_S
Y_MEAS 18883 [(5,4)] HALF_D_PLUS_2 [18875] [] [] [] [] [18882,18883,18884,18885] CONDITIONAL_S
IDLE 18884 [(4,4)] HALF_D_PLUS_2 [18875] [] [] [] [] [18882,18883,18884,18885] CONDITIONAL_S
DISCARD 18885 [(5,4)] 0 [18875] [] [] [] [] [18882,18883,18884,18885] CONDITIONAL_S
MERGE 18886 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18888,18889,18886,18887] CONDITIONAL_S
Y_MEAS 18887 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18888,18889,18886,18887] CONDITIONAL_S
IDLE 18888 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18888,18889,18886,18887] CONDITIONAL_S
DISCARD 18889 [(5,4)] 0 [] [] [] [] [] [18888,18889,18886,18887] CONDITIONAL_S
INJECT_T 18890 [(0,4)] D [] [] [] [] [] [] none
MERGE 18891 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18898,18899,18900,18901] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18892 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18893 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18894 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18895 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18896 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18897 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18898 [(4,4),(5,4)] D [18891] [] [] [] [((4,4),(5,4))] [18898,18899,18900,18901] CONDITIONAL_S
Y_MEAS 18899 [(5,4)] HALF_D_PLUS_2 [18891] [] [] [] [] [18898,18899,18900,18901] CONDITIONAL_S
IDLE 18900 [(4,4)] HALF_D_PLUS_2 [18891] [] [] [] [] [18898,18899,18900,18901] CONDITIONAL_S
DISCARD 18901 [(5,4)] 0 [18891] [] [] [] [] [18898,18899,18900,18901] CONDITIONAL_S
MERGE 18902 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18904,18905,18902,18903] CONDITIONAL_S
Y_MEAS 18903 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18904,18905,18902,18903] CONDITIONAL_S
IDLE 18904 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18904,18905,18902,18903] CONDITIONAL_S
DISCARD 18905 [(5,4)] 0 [] [] [] [] [] [18904,18905,18902,18903] CONDITIONAL_S
INJECT_T 18906 [(0,4)] D [] [] [] [] [] [] none
MERGE 18907 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18914,18915,18916,18917] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18908 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18909 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18910 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18911 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18912 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18913 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18914 [(4,4),(5,4)] D [18907] [] [] [] [((4,4),(5,4))] [18914,18915,18916,18917] CONDITIONAL_S
Y_MEAS 18915 [(5,4)] HALF_D_PLUS_2 [18907] [] [] [] [] [18914,18915,18916,18917] CONDITIONAL_S
IDLE 18916 [(4,4)] HALF_D_PLUS_2 [18907] [] [] [] [] [18914,18915,18916,18917] CONDITIONAL_S
DISCARD 18917 [(5,4)] 0 [18907] [] [] [] [] [18914,18915,18916,18917] CONDITIONAL_S
INJECT_T 18918 [(0,4)] D [] [] [] [] [] [] none
MERGE 18919 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18928,18929,18926,18927] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18920 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18921 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18922 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18923 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18924 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18925 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18926 [(4,4),(5,4)] D [18919] [] [] [] [((4,4),(5,4))] [18928,18929,18926,18927] CONDITIONAL_S
Y_MEAS 18927 [(5,4)] HALF_D_PLUS_2 [18919] [] [] [] [] [18928,18929,18926,18927] CONDITIONAL_S
IDLE 18928 [(4,4)] HALF_D_PLUS_2 [18919] [] [] [] [] [18928,18929,18926,18927] CONDITIONAL_S
DISCARD 18929 [(5,4)] 0 [18919] [] [] [] [] [18928,18929,18926,18927] CONDITIONAL_S
INJECT_T 18930 [(0,4)] D [] [] [] [] [] [] none
MERGE 18931 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18938,18939,18940,18941] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18932 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18933 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18934 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18935 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18936 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18937 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18938 [(4,4),(5,4)] D [18931] [] [] [] [((4,4),(5,4))] [18938,18939,18940,18941] CONDITIONAL_S
Y_MEAS 18939 [(5,4)] HALF_D_PLUS_2 [18931] [] [] [] [] [18938,18939,18940,18941] CONDITIONAL_S
IDLE 18940 [(4,4)] HALF_D_PLUS_2 [18931] [] [] [] [] [18938,18939,18940,18941] CONDITIONAL_S
DISCARD 18941 [(5,4)] 0 [18931] [] [] [] [] [18938,18939,18940,18941] CONDITIONAL_S
MERGE 18942 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18944,18945,18942,18943] CONDITIONAL_S
Y_MEAS 18943 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18944,18945,18942,18943] CONDITIONAL_S
IDLE 18944 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18944,18945,18942,18943] CONDITIONAL_S
DISCARD 18945 [(5,4)] 0 [] [] [] [] [] [18944,18945,18942,18943] CONDITIONAL_S
INJECT_T 18946 [(0,4)] D [] [] [] [] [] [] none
MERGE 18947 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18954,18955,18956,18957] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18948 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18949 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18950 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18951 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18952 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18953 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18954 [(4,4),(5,4)] D [18947] [] [] [] [((4,4),(5,4))] [18954,18955,18956,18957] CONDITIONAL_S
Y_MEAS 18955 [(5,4)] HALF_D_PLUS_2 [18947] [] [] [] [] [18954,18955,18956,18957] CONDITIONAL_S
IDLE 18956 [(4,4)] HALF_D_PLUS_2 [18947] [] [] [] [] [18954,18955,18956,18957] CONDITIONAL_S
DISCARD 18957 [(5,4)] 0 [18947] [] [] [] [] [18954,18955,18956,18957] CONDITIONAL_S
MERGE 18958 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18960,18961,18958,18959] CONDITIONAL_S
Y_MEAS 18959 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18960,18961,18958,18959] CONDITIONAL_S
IDLE 18960 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18960,18961,18958,18959] CONDITIONAL_S
DISCARD 18961 [(5,4)] 0 [] [] [] [] [] [18960,18961,18958,18959] CONDITIONAL_S
INJECT_T 18962 [(0,4)] D [] [] [] [] [] [] none
MERGE 18963 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18970,18971,18972,18973] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18964 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18965 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18966 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18967 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18968 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18969 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18970 [(4,4),(5,4)] D [18963] [] [] [] [((4,4),(5,4))] [18970,18971,18972,18973] CONDITIONAL_S
Y_MEAS 18971 [(5,4)] HALF_D_PLUS_2 [18963] [] [] [] [] [18970,18971,18972,18973] CONDITIONAL_S
IDLE 18972 [(4,4)] HALF_D_PLUS_2 [18963] [] [] [] [] [18970,18971,18972,18973] CONDITIONAL_S
DISCARD 18973 [(5,4)] 0 [18963] [] [] [] [] [18970,18971,18972,18973] CONDITIONAL_S
INJECT_T 18974 [(0,4)] D [] [] [] [] [] [] none
MERGE 18975 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18984,18985,18982,18983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18976 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18977 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18978 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18979 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18980 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18981 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18982 [(4,4),(5,4)] D [18975] [] [] [] [((4,4),(5,4))] [18984,18985,18982,18983] CONDITIONAL_S
Y_MEAS 18983 [(5,4)] HALF_D_PLUS_2 [18975] [] [] [] [] [18984,18985,18982,18983] CONDITIONAL_S
IDLE 18984 [(4,4)] HALF_D_PLUS_2 [18975] [] [] [] [] [18984,18985,18982,18983] CONDITIONAL_S
DISCARD 18985 [(5,4)] 0 [18975] [] [] [] [] [18984,18985,18982,18983] CONDITIONAL_S
MERGE 18986 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18986,18987,18988,18989] CONDITIONAL_S
Y_MEAS 18987 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18986,18987,18988,18989] CONDITIONAL_S
IDLE 18988 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18986,18987,18988,18989] CONDITIONAL_S
DISCARD 18989 [(5,4)] 0 [] [] [] [] [] [18986,18987,18988,18989] CONDITIONAL_S
INJECT_T 18990 [(0,4)] D [] [] [] [] [] [] none
MERGE 18991 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19000,19001,18998,18999] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18992 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18993 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18994 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18995 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18996 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18997 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18998 [(4,4),(5,4)] D [18991] [] [] [] [((4,4),(5,4))] [19000,19001,18998,18999] CONDITIONAL_S
Y_MEAS 18999 [(5,4)] HALF_D_PLUS_2 [18991] [] [] [] [] [19000,19001,18998,18999] CONDITIONAL_S
IDLE 19000 [(4,4)] HALF_D_PLUS_2 [18991] [] [] [] [] [19000,19001,18998,18999] CONDITIONAL_S
DISCARD 19001 [(5,4)] 0 [18991] [] [] [] [] [19000,19001,18998,18999] CONDITIONAL_S
MERGE 19002 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19002,19003,19004,19005] CONDITIONAL_S
Y_MEAS 19003 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19002,19003,19004,19005] CONDITIONAL_S
IDLE 19004 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19002,19003,19004,19005] CONDITIONAL_S
DISCARD 19005 [(5,4)] 0 [] [] [] [] [] [19002,19003,19004,19005] CONDITIONAL_S
MERGE 19006 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19008,19009,19006,19007] CONDITIONAL_S
Y_MEAS 19007 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19008,19009,19006,19007] CONDITIONAL_S
IDLE 19008 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19008,19009,19006,19007] CONDITIONAL_S
DISCARD 19009 [(5,4)] 0 [] [] [] [] [] [19008,19009,19006,19007] CONDITIONAL_S
MERGE 19010 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19010,19011,19012,19013] CONDITIONAL_S
Y_MEAS 19011 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19010,19011,19012,19013] CONDITIONAL_S
IDLE 19012 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19010,19011,19012,19013] CONDITIONAL_S
DISCARD 19013 [(5,4)] 0 [] [] [] [] [] [19010,19011,19012,19013] CONDITIONAL_S
MERGE 19014 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19016,19017,19014,19015] CONDITIONAL_S
Y_MEAS 19015 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19016,19017,19014,19015] CONDITIONAL_S
IDLE 19016 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19016,19017,19014,19015] CONDITIONAL_S
DISCARD 19017 [(5,4)] 0 [] [] [] [] [] [19016,19017,19014,19015] CONDITIONAL_S
INJECT_T 19018 [(0,4)] D [] [] [] [] [] [] none
MERGE 19019 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19026,19027,19028,19029] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19020 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19021 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19022 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19023 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19024 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19025 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19026 [(4,4),(5,4)] D [19019] [] [] [] [((4,4),(5,4))] [19026,19027,19028,19029] CONDITIONAL_S
Y_MEAS 19027 [(5,4)] HALF_D_PLUS_2 [19019] [] [] [] [] [19026,19027,19028,19029] CONDITIONAL_S
IDLE 19028 [(4,4)] HALF_D_PLUS_2 [19019] [] [] [] [] [19026,19027,19028,19029] CONDITIONAL_S
DISCARD 19029 [(5,4)] 0 [19019] [] [] [] [] [19026,19027,19028,19029] CONDITIONAL_S
MERGE 19030 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19032,19033,19030,19031] CONDITIONAL_S
Y_MEAS 19031 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19032,19033,19030,19031] CONDITIONAL_S
IDLE 19032 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19032,19033,19030,19031] CONDITIONAL_S
DISCARD 19033 [(5,4)] 0 [] [] [] [] [] [19032,19033,19030,19031] CONDITIONAL_S
INJECT_T 19034 [(0,4)] D [] [] [] [] [] [] none
MERGE 19035 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19042,19043,19044,19045] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19036 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19037 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19038 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19039 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19040 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19041 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19042 [(4,4),(5,4)] D [19035] [] [] [] [((4,4),(5,4))] [19042,19043,19044,19045] CONDITIONAL_S
Y_MEAS 19043 [(5,4)] HALF_D_PLUS_2 [19035] [] [] [] [] [19042,19043,19044,19045] CONDITIONAL_S
IDLE 19044 [(4,4)] HALF_D_PLUS_2 [19035] [] [] [] [] [19042,19043,19044,19045] CONDITIONAL_S
DISCARD 19045 [(5,4)] 0 [19035] [] [] [] [] [19042,19043,19044,19045] CONDITIONAL_S
INJECT_T 19046 [(0,4)] D [] [] [] [] [] [] none
MERGE 19047 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19056,19057,19054,19055] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19048 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19049 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19050 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19051 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19052 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19053 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19054 [(4,4),(5,4)] D [19047] [] [] [] [((4,4),(5,4))] [19056,19057,19054,19055] CONDITIONAL_S
Y_MEAS 19055 [(5,4)] HALF_D_PLUS_2 [19047] [] [] [] [] [19056,19057,19054,19055] CONDITIONAL_S
IDLE 19056 [(4,4)] HALF_D_PLUS_2 [19047] [] [] [] [] [19056,19057,19054,19055] CONDITIONAL_S
DISCARD 19057 [(5,4)] 0 [19047] [] [] [] [] [19056,19057,19054,19055] CONDITIONAL_S
INJECT_T 19058 [(0,4)] D [] [] [] [] [] [] none
MERGE 19059 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19066,19067,19068,19069] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19060 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19061 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19062 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19063 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19064 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19065 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19066 [(4,4),(5,4)] D [19059] [] [] [] [((4,4),(5,4))] [19066,19067,19068,19069] CONDITIONAL_S
Y_MEAS 19067 [(5,4)] HALF_D_PLUS_2 [19059] [] [] [] [] [19066,19067,19068,19069] CONDITIONAL_S
IDLE 19068 [(4,4)] HALF_D_PLUS_2 [19059] [] [] [] [] [19066,19067,19068,19069] CONDITIONAL_S
DISCARD 19069 [(5,4)] 0 [19059] [] [] [] [] [19066,19067,19068,19069] CONDITIONAL_S
MERGE 19070 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19072,19073,19070,19071] CONDITIONAL_S
Y_MEAS 19071 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19072,19073,19070,19071] CONDITIONAL_S
IDLE 19072 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19072,19073,19070,19071] CONDITIONAL_S
DISCARD 19073 [(5,4)] 0 [] [] [] [] [] [19072,19073,19070,19071] CONDITIONAL_S
INJECT_T 19074 [(0,4)] D [] [] [] [] [] [] none
MERGE 19075 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19082,19083,19084,19085] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19076 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19077 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19078 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19079 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19080 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19081 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19082 [(4,4),(5,4)] D [19075] [] [] [] [((4,4),(5,4))] [19082,19083,19084,19085] CONDITIONAL_S
Y_MEAS 19083 [(5,4)] HALF_D_PLUS_2 [19075] [] [] [] [] [19082,19083,19084,19085] CONDITIONAL_S
IDLE 19084 [(4,4)] HALF_D_PLUS_2 [19075] [] [] [] [] [19082,19083,19084,19085] CONDITIONAL_S
DISCARD 19085 [(5,4)] 0 [19075] [] [] [] [] [19082,19083,19084,19085] CONDITIONAL_S
MERGE 19086 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19088,19089,19086,19087] CONDITIONAL_S
Y_MEAS 19087 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19088,19089,19086,19087] CONDITIONAL_S
IDLE 19088 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19088,19089,19086,19087] CONDITIONAL_S
DISCARD 19089 [(5,4)] 0 [] [] [] [] [] [19088,19089,19086,19087] CONDITIONAL_S
INJECT_T 19090 [(0,4)] D [] [] [] [] [] [] none
MERGE 19091 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19098,19099,19100,19101] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19092 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19093 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19094 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19095 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19096 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19097 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19098 [(4,4),(5,4)] D [19091] [] [] [] [((4,4),(5,4))] [19098,19099,19100,19101] CONDITIONAL_S
Y_MEAS 19099 [(5,4)] HALF_D_PLUS_2 [19091] [] [] [] [] [19098,19099,19100,19101] CONDITIONAL_S
IDLE 19100 [(4,4)] HALF_D_PLUS_2 [19091] [] [] [] [] [19098,19099,19100,19101] CONDITIONAL_S
DISCARD 19101 [(5,4)] 0 [19091] [] [] [] [] [19098,19099,19100,19101] CONDITIONAL_S
MERGE 19102 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19104,19105,19102,19103] CONDITIONAL_S
Y_MEAS 19103 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19104,19105,19102,19103] CONDITIONAL_S
IDLE 19104 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19104,19105,19102,19103] CONDITIONAL_S
DISCARD 19105 [(5,4)] 0 [] [] [] [] [] [19104,19105,19102,19103] CONDITIONAL_S
INJECT_T 19106 [(0,4)] D [] [] [] [] [] [] none
MERGE 19107 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19114,19115,19116,19117] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19108 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19109 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19110 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19111 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19112 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19113 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19114 [(4,4),(5,4)] D [19107] [] [] [] [((4,4),(5,4))] [19114,19115,19116,19117] CONDITIONAL_S
Y_MEAS 19115 [(5,4)] HALF_D_PLUS_2 [19107] [] [] [] [] [19114,19115,19116,19117] CONDITIONAL_S
IDLE 19116 [(4,4)] HALF_D_PLUS_2 [19107] [] [] [] [] [19114,19115,19116,19117] CONDITIONAL_S
DISCARD 19117 [(5,4)] 0 [19107] [] [] [] [] [19114,19115,19116,19117] CONDITIONAL_S
MERGE 19118 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19120,19121,19118,19119] CONDITIONAL_S
Y_MEAS 19119 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19120,19121,19118,19119] CONDITIONAL_S
IDLE 19120 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19120,19121,19118,19119] CONDITIONAL_S
DISCARD 19121 [(5,4)] 0 [] [] [] [] [] [19120,19121,19118,19119] CONDITIONAL_S
INJECT_T 19122 [(0,4)] D [] [] [] [] [] [] none
MERGE 19123 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19130,19131,19132,19133] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19124 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19125 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19126 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19127 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19128 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19129 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19130 [(4,4),(5,4)] D [19123] [] [] [] [((4,4),(5,4))] [19130,19131,19132,19133] CONDITIONAL_S
Y_MEAS 19131 [(5,4)] HALF_D_PLUS_2 [19123] [] [] [] [] [19130,19131,19132,19133] CONDITIONAL_S
IDLE 19132 [(4,4)] HALF_D_PLUS_2 [19123] [] [] [] [] [19130,19131,19132,19133] CONDITIONAL_S
DISCARD 19133 [(5,4)] 0 [19123] [] [] [] [] [19130,19131,19132,19133] CONDITIONAL_S
MERGE 19134 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19136,19137,19134,19135] CONDITIONAL_S
Y_MEAS 19135 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19136,19137,19134,19135] CONDITIONAL_S
IDLE 19136 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19136,19137,19134,19135] CONDITIONAL_S
DISCARD 19137 [(5,4)] 0 [] [] [] [] [] [19136,19137,19134,19135] CONDITIONAL_S
INJECT_T 19138 [(0,4)] D [] [] [] [] [] [] none
MERGE 19139 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19146,19147,19148,19149] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19140 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19141 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19142 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19143 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19144 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19145 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19146 [(4,4),(5,4)] D [19139] [] [] [] [((4,4),(5,4))] [19146,19147,19148,19149] CONDITIONAL_S
Y_MEAS 19147 [(5,4)] HALF_D_PLUS_2 [19139] [] [] [] [] [19146,19147,19148,19149] CONDITIONAL_S
IDLE 19148 [(4,4)] HALF_D_PLUS_2 [19139] [] [] [] [] [19146,19147,19148,19149] CONDITIONAL_S
DISCARD 19149 [(5,4)] 0 [19139] [] [] [] [] [19146,19147,19148,19149] CONDITIONAL_S
MERGE 19150 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19152,19153,19150,19151] CONDITIONAL_S
Y_MEAS 19151 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19152,19153,19150,19151] CONDITIONAL_S
IDLE 19152 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19152,19153,19150,19151] CONDITIONAL_S
DISCARD 19153 [(5,4)] 0 [] [] [] [] [] [19152,19153,19150,19151] CONDITIONAL_S
INJECT_T 19154 [(0,4)] D [] [] [] [] [] [] none
MERGE 19155 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19162,19163,19164,19165] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19156 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19157 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19158 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19159 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19160 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19161 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19162 [(4,4),(5,4)] D [19155] [] [] [] [((4,4),(5,4))] [19162,19163,19164,19165] CONDITIONAL_S
Y_MEAS 19163 [(5,4)] HALF_D_PLUS_2 [19155] [] [] [] [] [19162,19163,19164,19165] CONDITIONAL_S
IDLE 19164 [(4,4)] HALF_D_PLUS_2 [19155] [] [] [] [] [19162,19163,19164,19165] CONDITIONAL_S
DISCARD 19165 [(5,4)] 0 [19155] [] [] [] [] [19162,19163,19164,19165] CONDITIONAL_S
MERGE 19166 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19168,19169,19166,19167] CONDITIONAL_S
Y_MEAS 19167 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19168,19169,19166,19167] CONDITIONAL_S
IDLE 19168 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19168,19169,19166,19167] CONDITIONAL_S
DISCARD 19169 [(5,4)] 0 [] [] [] [] [] [19168,19169,19166,19167] CONDITIONAL_S
INJECT_T 19170 [(0,4)] D [] [] [] [] [] [] none
MERGE 19171 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19178,19179,19180,19181] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19172 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19173 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19174 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19175 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19176 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19177 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19178 [(4,4),(5,4)] D [19171] [] [] [] [((4,4),(5,4))] [19178,19179,19180,19181] CONDITIONAL_S
Y_MEAS 19179 [(5,4)] HALF_D_PLUS_2 [19171] [] [] [] [] [19178,19179,19180,19181] CONDITIONAL_S
IDLE 19180 [(4,4)] HALF_D_PLUS_2 [19171] [] [] [] [] [19178,19179,19180,19181] CONDITIONAL_S
DISCARD 19181 [(5,4)] 0 [19171] [] [] [] [] [19178,19179,19180,19181] CONDITIONAL_S
MERGE 19182 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19184,19185,19182,19183] CONDITIONAL_S
Y_MEAS 19183 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19184,19185,19182,19183] CONDITIONAL_S
IDLE 19184 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19184,19185,19182,19183] CONDITIONAL_S
DISCARD 19185 [(5,4)] 0 [] [] [] [] [] [19184,19185,19182,19183] CONDITIONAL_S
INJECT_T 19186 [(0,4)] D [] [] [] [] [] [] none
MERGE 19187 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19194,19195,19196,19197] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19188 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19189 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19190 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19191 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19192 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19193 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19194 [(4,4),(5,4)] D [19187] [] [] [] [((4,4),(5,4))] [19194,19195,19196,19197] CONDITIONAL_S
Y_MEAS 19195 [(5,4)] HALF_D_PLUS_2 [19187] [] [] [] [] [19194,19195,19196,19197] CONDITIONAL_S
IDLE 19196 [(4,4)] HALF_D_PLUS_2 [19187] [] [] [] [] [19194,19195,19196,19197] CONDITIONAL_S
DISCARD 19197 [(5,4)] 0 [19187] [] [] [] [] [19194,19195,19196,19197] CONDITIONAL_S
INJECT_T 19198 [(0,4)] D [] [] [] [] [] [] none
MERGE 19199 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19208,19209,19206,19207] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19200 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19201 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19202 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19203 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19204 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19205 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19206 [(4,4),(5,4)] D [19199] [] [] [] [((4,4),(5,4))] [19208,19209,19206,19207] CONDITIONAL_S
Y_MEAS 19207 [(5,4)] HALF_D_PLUS_2 [19199] [] [] [] [] [19208,19209,19206,19207] CONDITIONAL_S
IDLE 19208 [(4,4)] HALF_D_PLUS_2 [19199] [] [] [] [] [19208,19209,19206,19207] CONDITIONAL_S
DISCARD 19209 [(5,4)] 0 [19199] [] [] [] [] [19208,19209,19206,19207] CONDITIONAL_S
MERGE 19210 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19210,19211,19212,19213] CONDITIONAL_S
Y_MEAS 19211 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19210,19211,19212,19213] CONDITIONAL_S
IDLE 19212 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19210,19211,19212,19213] CONDITIONAL_S
DISCARD 19213 [(5,4)] 0 [] [] [] [] [] [19210,19211,19212,19213] CONDITIONAL_S
INJECT_T 19214 [(0,4)] D [] [] [] [] [] [] none
MERGE 19215 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19224,19225,19222,19223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19216 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19217 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19218 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19219 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19220 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19221 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19222 [(4,4),(5,4)] D [19215] [] [] [] [((4,4),(5,4))] [19224,19225,19222,19223] CONDITIONAL_S
Y_MEAS 19223 [(5,4)] HALF_D_PLUS_2 [19215] [] [] [] [] [19224,19225,19222,19223] CONDITIONAL_S
IDLE 19224 [(4,4)] HALF_D_PLUS_2 [19215] [] [] [] [] [19224,19225,19222,19223] CONDITIONAL_S
DISCARD 19225 [(5,4)] 0 [19215] [] [] [] [] [19224,19225,19222,19223] CONDITIONAL_S
MERGE 19226 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19226,19227,19228,19229] CONDITIONAL_S
Y_MEAS 19227 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19226,19227,19228,19229] CONDITIONAL_S
IDLE 19228 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19226,19227,19228,19229] CONDITIONAL_S
DISCARD 19229 [(5,4)] 0 [] [] [] [] [] [19226,19227,19228,19229] CONDITIONAL_S
INJECT_T 19230 [(0,4)] D [] [] [] [] [] [] none
MERGE 19231 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19240,19241,19238,19239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19232 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19233 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19234 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19235 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19236 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19237 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19238 [(4,4),(5,4)] D [19231] [] [] [] [((4,4),(5,4))] [19240,19241,19238,19239] CONDITIONAL_S
Y_MEAS 19239 [(5,4)] HALF_D_PLUS_2 [19231] [] [] [] [] [19240,19241,19238,19239] CONDITIONAL_S
IDLE 19240 [(4,4)] HALF_D_PLUS_2 [19231] [] [] [] [] [19240,19241,19238,19239] CONDITIONAL_S
DISCARD 19241 [(5,4)] 0 [19231] [] [] [] [] [19240,19241,19238,19239] CONDITIONAL_S
MERGE 19242 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19242,19243,19244,19245] CONDITIONAL_S
Y_MEAS 19243 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19242,19243,19244,19245] CONDITIONAL_S
IDLE 19244 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19242,19243,19244,19245] CONDITIONAL_S
DISCARD 19245 [(5,4)] 0 [] [] [] [] [] [19242,19243,19244,19245] CONDITIONAL_S
INJECT_T 19246 [(0,4)] D [] [] [] [] [] [] none
MERGE 19247 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19256,19257,19254,19255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19248 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19249 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19250 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19251 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19252 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19253 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19254 [(4,4),(5,4)] D [19247] [] [] [] [((4,4),(5,4))] [19256,19257,19254,19255] CONDITIONAL_S
Y_MEAS 19255 [(5,4)] HALF_D_PLUS_2 [19247] [] [] [] [] [19256,19257,19254,19255] CONDITIONAL_S
IDLE 19256 [(4,4)] HALF_D_PLUS_2 [19247] [] [] [] [] [19256,19257,19254,19255] CONDITIONAL_S
DISCARD 19257 [(5,4)] 0 [19247] [] [] [] [] [19256,19257,19254,19255] CONDITIONAL_S
MERGE 19258 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19258,19259,19260,19261] CONDITIONAL_S
Y_MEAS 19259 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19258,19259,19260,19261] CONDITIONAL_S
IDLE 19260 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19258,19259,19260,19261] CONDITIONAL_S
DISCARD 19261 [(5,4)] 0 [] [] [] [] [] [19258,19259,19260,19261] CONDITIONAL_S
INJECT_T 19262 [(0,4)] D [] [] [] [] [] [] none
MERGE 19263 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19272,19273,19270,19271] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19264 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19265 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19266 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19267 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19268 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19269 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19270 [(4,4),(5,4)] D [19263] [] [] [] [((4,4),(5,4))] [19272,19273,19270,19271] CONDITIONAL_S
Y_MEAS 19271 [(5,4)] HALF_D_PLUS_2 [19263] [] [] [] [] [19272,19273,19270,19271] CONDITIONAL_S
IDLE 19272 [(4,4)] HALF_D_PLUS_2 [19263] [] [] [] [] [19272,19273,19270,19271] CONDITIONAL_S
DISCARD 19273 [(5,4)] 0 [19263] [] [] [] [] [19272,19273,19270,19271] CONDITIONAL_S
INJECT_T 19274 [(0,4)] D [] [] [] [] [] [] none
MERGE 19275 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19282,19283,19284,19285] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19276 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19277 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19278 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19279 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19280 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19281 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19282 [(4,4),(5,4)] D [19275] [] [] [] [((4,4),(5,4))] [19282,19283,19284,19285] CONDITIONAL_S
Y_MEAS 19283 [(5,4)] HALF_D_PLUS_2 [19275] [] [] [] [] [19282,19283,19284,19285] CONDITIONAL_S
IDLE 19284 [(4,4)] HALF_D_PLUS_2 [19275] [] [] [] [] [19282,19283,19284,19285] CONDITIONAL_S
DISCARD 19285 [(5,4)] 0 [19275] [] [] [] [] [19282,19283,19284,19285] CONDITIONAL_S
INJECT_T 19286 [(0,4)] D [] [] [] [] [] [] none
MERGE 19287 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19296,19297,19294,19295] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19288 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19289 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19290 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19291 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19292 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19293 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19294 [(4,4),(5,4)] D [19287] [] [] [] [((4,4),(5,4))] [19296,19297,19294,19295] CONDITIONAL_S
Y_MEAS 19295 [(5,4)] HALF_D_PLUS_2 [19287] [] [] [] [] [19296,19297,19294,19295] CONDITIONAL_S
IDLE 19296 [(4,4)] HALF_D_PLUS_2 [19287] [] [] [] [] [19296,19297,19294,19295] CONDITIONAL_S
DISCARD 19297 [(5,4)] 0 [19287] [] [] [] [] [19296,19297,19294,19295] CONDITIONAL_S
INJECT_T 19298 [(0,4)] D [] [] [] [] [] [] none
MERGE 19299 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19306,19307,19308,19309] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19300 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19301 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19302 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19303 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19304 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19305 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19306 [(4,4),(5,4)] D [19299] [] [] [] [((4,4),(5,4))] [19306,19307,19308,19309] CONDITIONAL_S
Y_MEAS 19307 [(5,4)] HALF_D_PLUS_2 [19299] [] [] [] [] [19306,19307,19308,19309] CONDITIONAL_S
IDLE 19308 [(4,4)] HALF_D_PLUS_2 [19299] [] [] [] [] [19306,19307,19308,19309] CONDITIONAL_S
DISCARD 19309 [(5,4)] 0 [19299] [] [] [] [] [19306,19307,19308,19309] CONDITIONAL_S
INJECT_T 19310 [(0,4)] D [] [] [] [] [] [] none
MERGE 19311 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19320,19321,19318,19319] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19312 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19313 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19314 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19315 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19316 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19317 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19318 [(4,4),(5,4)] D [19311] [] [] [] [((4,4),(5,4))] [19320,19321,19318,19319] CONDITIONAL_S
Y_MEAS 19319 [(5,4)] HALF_D_PLUS_2 [19311] [] [] [] [] [19320,19321,19318,19319] CONDITIONAL_S
IDLE 19320 [(4,4)] HALF_D_PLUS_2 [19311] [] [] [] [] [19320,19321,19318,19319] CONDITIONAL_S
DISCARD 19321 [(5,4)] 0 [19311] [] [] [] [] [19320,19321,19318,19319] CONDITIONAL_S
MERGE 19322 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19322,19323,19324,19325] CONDITIONAL_S
Y_MEAS 19323 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19322,19323,19324,19325] CONDITIONAL_S
IDLE 19324 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19322,19323,19324,19325] CONDITIONAL_S
DISCARD 19325 [(5,4)] 0 [] [] [] [] [] [19322,19323,19324,19325] CONDITIONAL_S
INJECT_T 19326 [(0,4)] D [] [] [] [] [] [] none
MERGE 19327 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19336,19337,19334,19335] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19328 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19329 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19330 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19331 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19332 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19333 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19334 [(4,4),(5,4)] D [19327] [] [] [] [((4,4),(5,4))] [19336,19337,19334,19335] CONDITIONAL_S
Y_MEAS 19335 [(5,4)] HALF_D_PLUS_2 [19327] [] [] [] [] [19336,19337,19334,19335] CONDITIONAL_S
IDLE 19336 [(4,4)] HALF_D_PLUS_2 [19327] [] [] [] [] [19336,19337,19334,19335] CONDITIONAL_S
DISCARD 19337 [(5,4)] 0 [19327] [] [] [] [] [19336,19337,19334,19335] CONDITIONAL_S
INJECT_T 19338 [(0,4)] D [] [] [] [] [] [] none
MERGE 19339 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19346,19347,19348,19349] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19340 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19341 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19342 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19343 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19344 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19345 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19346 [(4,4),(5,4)] D [19339] [] [] [] [((4,4),(5,4))] [19346,19347,19348,19349] CONDITIONAL_S
Y_MEAS 19347 [(5,4)] HALF_D_PLUS_2 [19339] [] [] [] [] [19346,19347,19348,19349] CONDITIONAL_S
IDLE 19348 [(4,4)] HALF_D_PLUS_2 [19339] [] [] [] [] [19346,19347,19348,19349] CONDITIONAL_S
DISCARD 19349 [(5,4)] 0 [19339] [] [] [] [] [19346,19347,19348,19349] CONDITIONAL_S
INJECT_T 19350 [(0,4)] D [] [] [] [] [] [] none
MERGE 19351 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19360,19361,19358,19359] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19352 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19353 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19354 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19355 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19356 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19357 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19358 [(4,4),(5,4)] D [19351] [] [] [] [((4,4),(5,4))] [19360,19361,19358,19359] CONDITIONAL_S
Y_MEAS 19359 [(5,4)] HALF_D_PLUS_2 [19351] [] [] [] [] [19360,19361,19358,19359] CONDITIONAL_S
IDLE 19360 [(4,4)] HALF_D_PLUS_2 [19351] [] [] [] [] [19360,19361,19358,19359] CONDITIONAL_S
DISCARD 19361 [(5,4)] 0 [19351] [] [] [] [] [19360,19361,19358,19359] CONDITIONAL_S
MERGE 19362 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19362,19363,19364,19365] CONDITIONAL_S
Y_MEAS 19363 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19362,19363,19364,19365] CONDITIONAL_S
IDLE 19364 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19362,19363,19364,19365] CONDITIONAL_S
DISCARD 19365 [(5,4)] 0 [] [] [] [] [] [19362,19363,19364,19365] CONDITIONAL_S
INJECT_T 19366 [(0,4)] D [] [] [] [] [] [] none
MERGE 19367 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19376,19377,19374,19375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19368 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19369 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19370 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19371 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19372 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19373 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19374 [(4,4),(5,4)] D [19367] [] [] [] [((4,4),(5,4))] [19376,19377,19374,19375] CONDITIONAL_S
Y_MEAS 19375 [(5,4)] HALF_D_PLUS_2 [19367] [] [] [] [] [19376,19377,19374,19375] CONDITIONAL_S
IDLE 19376 [(4,4)] HALF_D_PLUS_2 [19367] [] [] [] [] [19376,19377,19374,19375] CONDITIONAL_S
DISCARD 19377 [(5,4)] 0 [19367] [] [] [] [] [19376,19377,19374,19375] CONDITIONAL_S
INJECT_T 19378 [(0,4)] D [] [] [] [] [] [] none
MERGE 19379 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19386,19387,19388,19389] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19380 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19381 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19382 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19383 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19384 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19385 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19386 [(4,4),(5,4)] D [19379] [] [] [] [((4,4),(5,4))] [19386,19387,19388,19389] CONDITIONAL_S
Y_MEAS 19387 [(5,4)] HALF_D_PLUS_2 [19379] [] [] [] [] [19386,19387,19388,19389] CONDITIONAL_S
IDLE 19388 [(4,4)] HALF_D_PLUS_2 [19379] [] [] [] [] [19386,19387,19388,19389] CONDITIONAL_S
DISCARD 19389 [(5,4)] 0 [19379] [] [] [] [] [19386,19387,19388,19389] CONDITIONAL_S
INJECT_T 19390 [(0,4)] D [] [] [] [] [] [] none
MERGE 19391 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19400,19401,19398,19399] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19392 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19393 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19394 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19395 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19396 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19397 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19398 [(4,4),(5,4)] D [19391] [] [] [] [((4,4),(5,4))] [19400,19401,19398,19399] CONDITIONAL_S
Y_MEAS 19399 [(5,4)] HALF_D_PLUS_2 [19391] [] [] [] [] [19400,19401,19398,19399] CONDITIONAL_S
IDLE 19400 [(4,4)] HALF_D_PLUS_2 [19391] [] [] [] [] [19400,19401,19398,19399] CONDITIONAL_S
DISCARD 19401 [(5,4)] 0 [19391] [] [] [] [] [19400,19401,19398,19399] CONDITIONAL_S
MERGE 19402 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19402,19403,19404,19405] CONDITIONAL_S
Y_MEAS 19403 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19402,19403,19404,19405] CONDITIONAL_S
IDLE 19404 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19402,19403,19404,19405] CONDITIONAL_S
DISCARD 19405 [(5,4)] 0 [] [] [] [] [] [19402,19403,19404,19405] CONDITIONAL_S
INJECT_T 19406 [(0,4)] D [] [] [] [] [] [] none
MERGE 19407 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19416,19417,19414,19415] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19408 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19409 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19410 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19411 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19412 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19413 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19414 [(4,4),(5,4)] D [19407] [] [] [] [((4,4),(5,4))] [19416,19417,19414,19415] CONDITIONAL_S
Y_MEAS 19415 [(5,4)] HALF_D_PLUS_2 [19407] [] [] [] [] [19416,19417,19414,19415] CONDITIONAL_S
IDLE 19416 [(4,4)] HALF_D_PLUS_2 [19407] [] [] [] [] [19416,19417,19414,19415] CONDITIONAL_S
DISCARD 19417 [(5,4)] 0 [19407] [] [] [] [] [19416,19417,19414,19415] CONDITIONAL_S
MERGE 19418 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19418,19419,19420,19421] CONDITIONAL_S
Y_MEAS 19419 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19418,19419,19420,19421] CONDITIONAL_S
IDLE 19420 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19418,19419,19420,19421] CONDITIONAL_S
DISCARD 19421 [(5,4)] 0 [] [] [] [] [] [19418,19419,19420,19421] CONDITIONAL_S
INJECT_T 19422 [(0,4)] D [] [] [] [] [] [] none
MERGE 19423 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19432,19433,19430,19431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19424 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19425 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19426 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19427 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19428 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19429 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19430 [(4,4),(5,4)] D [19423] [] [] [] [((4,4),(5,4))] [19432,19433,19430,19431] CONDITIONAL_S
Y_MEAS 19431 [(5,4)] HALF_D_PLUS_2 [19423] [] [] [] [] [19432,19433,19430,19431] CONDITIONAL_S
IDLE 19432 [(4,4)] HALF_D_PLUS_2 [19423] [] [] [] [] [19432,19433,19430,19431] CONDITIONAL_S
DISCARD 19433 [(5,4)] 0 [19423] [] [] [] [] [19432,19433,19430,19431] CONDITIONAL_S
INJECT_T 19434 [(0,4)] D [] [] [] [] [] [] none
MERGE 19435 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19442,19443,19444,19445] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19436 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19437 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19438 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19439 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19440 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19441 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19442 [(4,4),(5,4)] D [19435] [] [] [] [((4,4),(5,4))] [19442,19443,19444,19445] CONDITIONAL_S
Y_MEAS 19443 [(5,4)] HALF_D_PLUS_2 [19435] [] [] [] [] [19442,19443,19444,19445] CONDITIONAL_S
IDLE 19444 [(4,4)] HALF_D_PLUS_2 [19435] [] [] [] [] [19442,19443,19444,19445] CONDITIONAL_S
DISCARD 19445 [(5,4)] 0 [19435] [] [] [] [] [19442,19443,19444,19445] CONDITIONAL_S
INJECT_T 19446 [(0,4)] D [] [] [] [] [] [] none
MERGE 19447 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19456,19457,19454,19455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19448 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19449 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19450 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19451 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19452 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19453 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19454 [(4,4),(5,4)] D [19447] [] [] [] [((4,4),(5,4))] [19456,19457,19454,19455] CONDITIONAL_S
Y_MEAS 19455 [(5,4)] HALF_D_PLUS_2 [19447] [] [] [] [] [19456,19457,19454,19455] CONDITIONAL_S
IDLE 19456 [(4,4)] HALF_D_PLUS_2 [19447] [] [] [] [] [19456,19457,19454,19455] CONDITIONAL_S
DISCARD 19457 [(5,4)] 0 [19447] [] [] [] [] [19456,19457,19454,19455] CONDITIONAL_S
INJECT_T 19458 [(0,4)] D [] [] [] [] [] [] none
MERGE 19459 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19466,19467,19468,19469] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19460 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19461 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19462 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19463 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19464 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19465 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19466 [(4,4),(5,4)] D [19459] [] [] [] [((4,4),(5,4))] [19466,19467,19468,19469] CONDITIONAL_S
Y_MEAS 19467 [(5,4)] HALF_D_PLUS_2 [19459] [] [] [] [] [19466,19467,19468,19469] CONDITIONAL_S
IDLE 19468 [(4,4)] HALF_D_PLUS_2 [19459] [] [] [] [] [19466,19467,19468,19469] CONDITIONAL_S
DISCARD 19469 [(5,4)] 0 [19459] [] [] [] [] [19466,19467,19468,19469] CONDITIONAL_S
MERGE 19470 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19472,19473,19470,19471] CONDITIONAL_S
Y_MEAS 19471 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19472,19473,19470,19471] CONDITIONAL_S
IDLE 19472 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19472,19473,19470,19471] CONDITIONAL_S
DISCARD 19473 [(5,4)] 0 [] [] [] [] [] [19472,19473,19470,19471] CONDITIONAL_S
INJECT_T 19474 [(0,4)] D [] [] [] [] [] [] none
MERGE 19475 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19482,19483,19484,19485] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19476 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19477 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19478 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19479 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19480 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19481 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19482 [(4,4),(5,4)] D [19475] [] [] [] [((4,4),(5,4))] [19482,19483,19484,19485] CONDITIONAL_S
Y_MEAS 19483 [(5,4)] HALF_D_PLUS_2 [19475] [] [] [] [] [19482,19483,19484,19485] CONDITIONAL_S
IDLE 19484 [(4,4)] HALF_D_PLUS_2 [19475] [] [] [] [] [19482,19483,19484,19485] CONDITIONAL_S
DISCARD 19485 [(5,4)] 0 [19475] [] [] [] [] [19482,19483,19484,19485] CONDITIONAL_S
MERGE 19486 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19488,19489,19486,19487] CONDITIONAL_S
Y_MEAS 19487 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19488,19489,19486,19487] CONDITIONAL_S
IDLE 19488 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19488,19489,19486,19487] CONDITIONAL_S
DISCARD 19489 [(5,4)] 0 [] [] [] [] [] [19488,19489,19486,19487] CONDITIONAL_S
INJECT_T 19490 [(0,4)] D [] [] [] [] [] [] none
MERGE 19491 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19498,19499,19500,19501] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19492 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19493 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19494 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19495 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19496 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19497 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19498 [(4,4),(5,4)] D [19491] [] [] [] [((4,4),(5,4))] [19498,19499,19500,19501] CONDITIONAL_S
Y_MEAS 19499 [(5,4)] HALF_D_PLUS_2 [19491] [] [] [] [] [19498,19499,19500,19501] CONDITIONAL_S
IDLE 19500 [(4,4)] HALF_D_PLUS_2 [19491] [] [] [] [] [19498,19499,19500,19501] CONDITIONAL_S
DISCARD 19501 [(5,4)] 0 [19491] [] [] [] [] [19498,19499,19500,19501] CONDITIONAL_S
MERGE 19502 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19504,19505,19502,19503] CONDITIONAL_S
Y_MEAS 19503 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19504,19505,19502,19503] CONDITIONAL_S
IDLE 19504 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19504,19505,19502,19503] CONDITIONAL_S
DISCARD 19505 [(5,4)] 0 [] [] [] [] [] [19504,19505,19502,19503] CONDITIONAL_S
INJECT_T 19506 [(0,4)] D [] [] [] [] [] [] none
MERGE 19507 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19514,19515,19516,19517] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19508 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19509 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19510 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19511 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19512 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19513 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19514 [(4,4),(5,4)] D [19507] [] [] [] [((4,4),(5,4))] [19514,19515,19516,19517] CONDITIONAL_S
Y_MEAS 19515 [(5,4)] HALF_D_PLUS_2 [19507] [] [] [] [] [19514,19515,19516,19517] CONDITIONAL_S
IDLE 19516 [(4,4)] HALF_D_PLUS_2 [19507] [] [] [] [] [19514,19515,19516,19517] CONDITIONAL_S
DISCARD 19517 [(5,4)] 0 [19507] [] [] [] [] [19514,19515,19516,19517] CONDITIONAL_S
INJECT_T 19518 [(0,4)] D [] [] [] [] [] [] none
MERGE 19519 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19528,19529,19526,19527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19520 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19521 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19522 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19523 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19524 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19525 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19526 [(4,4),(5,4)] D [19519] [] [] [] [((4,4),(5,4))] [19528,19529,19526,19527] CONDITIONAL_S
Y_MEAS 19527 [(5,4)] HALF_D_PLUS_2 [19519] [] [] [] [] [19528,19529,19526,19527] CONDITIONAL_S
IDLE 19528 [(4,4)] HALF_D_PLUS_2 [19519] [] [] [] [] [19528,19529,19526,19527] CONDITIONAL_S
DISCARD 19529 [(5,4)] 0 [19519] [] [] [] [] [19528,19529,19526,19527] CONDITIONAL_S
INJECT_T 19530 [(0,4)] D [] [] [] [] [] [] none
MERGE 19531 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19538,19539,19540,19541] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19532 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19533 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19534 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19535 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19536 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19537 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19538 [(4,4),(5,4)] D [19531] [] [] [] [((4,4),(5,4))] [19538,19539,19540,19541] CONDITIONAL_S
Y_MEAS 19539 [(5,4)] HALF_D_PLUS_2 [19531] [] [] [] [] [19538,19539,19540,19541] CONDITIONAL_S
IDLE 19540 [(4,4)] HALF_D_PLUS_2 [19531] [] [] [] [] [19538,19539,19540,19541] CONDITIONAL_S
DISCARD 19541 [(5,4)] 0 [19531] [] [] [] [] [19538,19539,19540,19541] CONDITIONAL_S
INJECT_T 19542 [(0,4)] D [] [] [] [] [] [] none
MERGE 19543 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19552,19553,19550,19551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19544 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19545 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19546 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19547 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19548 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19549 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19550 [(4,4),(5,4)] D [19543] [] [] [] [((4,4),(5,4))] [19552,19553,19550,19551] CONDITIONAL_S
Y_MEAS 19551 [(5,4)] HALF_D_PLUS_2 [19543] [] [] [] [] [19552,19553,19550,19551] CONDITIONAL_S
IDLE 19552 [(4,4)] HALF_D_PLUS_2 [19543] [] [] [] [] [19552,19553,19550,19551] CONDITIONAL_S
DISCARD 19553 [(5,4)] 0 [19543] [] [] [] [] [19552,19553,19550,19551] CONDITIONAL_S
INJECT_T 19554 [(0,4)] D [] [] [] [] [] [] none
MERGE 19555 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19562,19563,19564,19565] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19556 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19557 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19558 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19559 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19560 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19561 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19562 [(4,4),(5,4)] D [19555] [] [] [] [((4,4),(5,4))] [19562,19563,19564,19565] CONDITIONAL_S
Y_MEAS 19563 [(5,4)] HALF_D_PLUS_2 [19555] [] [] [] [] [19562,19563,19564,19565] CONDITIONAL_S
IDLE 19564 [(4,4)] HALF_D_PLUS_2 [19555] [] [] [] [] [19562,19563,19564,19565] CONDITIONAL_S
DISCARD 19565 [(5,4)] 0 [19555] [] [] [] [] [19562,19563,19564,19565] CONDITIONAL_S
INJECT_T 19566 [(0,4)] D [] [] [] [] [] [] none
MERGE 19567 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19576,19577,19574,19575] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19568 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19569 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19570 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19571 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19572 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19573 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19574 [(4,4),(5,4)] D [19567] [] [] [] [((4,4),(5,4))] [19576,19577,19574,19575] CONDITIONAL_S
Y_MEAS 19575 [(5,4)] HALF_D_PLUS_2 [19567] [] [] [] [] [19576,19577,19574,19575] CONDITIONAL_S
IDLE 19576 [(4,4)] HALF_D_PLUS_2 [19567] [] [] [] [] [19576,19577,19574,19575] CONDITIONAL_S
DISCARD 19577 [(5,4)] 0 [19567] [] [] [] [] [19576,19577,19574,19575] CONDITIONAL_S
INJECT_T 19578 [(0,4)] D [] [] [] [] [] [] none
MERGE 19579 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19586,19587,19588,19589] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19580 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19581 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19582 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19583 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19584 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19585 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19586 [(4,4),(5,4)] D [19579] [] [] [] [((4,4),(5,4))] [19586,19587,19588,19589] CONDITIONAL_S
Y_MEAS 19587 [(5,4)] HALF_D_PLUS_2 [19579] [] [] [] [] [19586,19587,19588,19589] CONDITIONAL_S
IDLE 19588 [(4,4)] HALF_D_PLUS_2 [19579] [] [] [] [] [19586,19587,19588,19589] CONDITIONAL_S
DISCARD 19589 [(5,4)] 0 [19579] [] [] [] [] [19586,19587,19588,19589] CONDITIONAL_S
MERGE 19590 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19592,19593,19590,19591] CONDITIONAL_S
Y_MEAS 19591 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19592,19593,19590,19591] CONDITIONAL_S
IDLE 19592 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19592,19593,19590,19591] CONDITIONAL_S
DISCARD 19593 [(5,4)] 0 [] [] [] [] [] [19592,19593,19590,19591] CONDITIONAL_S
INJECT_T 19594 [(0,4)] D [] [] [] [] [] [] none
MERGE 19595 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19602,19603,19604,19605] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19596 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19597 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19598 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19599 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19600 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19601 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19602 [(4,4),(5,4)] D [19595] [] [] [] [((4,4),(5,4))] [19602,19603,19604,19605] CONDITIONAL_S
Y_MEAS 19603 [(5,4)] HALF_D_PLUS_2 [19595] [] [] [] [] [19602,19603,19604,19605] CONDITIONAL_S
IDLE 19604 [(4,4)] HALF_D_PLUS_2 [19595] [] [] [] [] [19602,19603,19604,19605] CONDITIONAL_S
DISCARD 19605 [(5,4)] 0 [19595] [] [] [] [] [19602,19603,19604,19605] CONDITIONAL_S
MERGE 19606 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19608,19609,19606,19607] CONDITIONAL_S
Y_MEAS 19607 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19608,19609,19606,19607] CONDITIONAL_S
IDLE 19608 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19608,19609,19606,19607] CONDITIONAL_S
DISCARD 19609 [(5,4)] 0 [] [] [] [] [] [19608,19609,19606,19607] CONDITIONAL_S
INJECT_T 19610 [(0,4)] D [] [] [] [] [] [] none
MERGE 19611 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19618,19619,19620,19621] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19612 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19613 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19614 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19615 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19616 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19617 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19618 [(4,4),(5,4)] D [19611] [] [] [] [((4,4),(5,4))] [19618,19619,19620,19621] CONDITIONAL_S
Y_MEAS 19619 [(5,4)] HALF_D_PLUS_2 [19611] [] [] [] [] [19618,19619,19620,19621] CONDITIONAL_S
IDLE 19620 [(4,4)] HALF_D_PLUS_2 [19611] [] [] [] [] [19618,19619,19620,19621] CONDITIONAL_S
DISCARD 19621 [(5,4)] 0 [19611] [] [] [] [] [19618,19619,19620,19621] CONDITIONAL_S
INJECT_T 19622 [(0,4)] D [] [] [] [] [] [] none
MERGE 19623 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19632,19633,19630,19631] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19624 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19625 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19626 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19627 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19628 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19629 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19630 [(4,4),(5,4)] D [19623] [] [] [] [((4,4),(5,4))] [19632,19633,19630,19631] CONDITIONAL_S
Y_MEAS 19631 [(5,4)] HALF_D_PLUS_2 [19623] [] [] [] [] [19632,19633,19630,19631] CONDITIONAL_S
IDLE 19632 [(4,4)] HALF_D_PLUS_2 [19623] [] [] [] [] [19632,19633,19630,19631] CONDITIONAL_S
DISCARD 19633 [(5,4)] 0 [19623] [] [] [] [] [19632,19633,19630,19631] CONDITIONAL_S
INJECT_T 19634 [(0,4)] D [] [] [] [] [] [] none
MERGE 19635 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19642,19643,19644,19645] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19636 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19637 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19638 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19639 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19640 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19641 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19642 [(4,4),(5,4)] D [19635] [] [] [] [((4,4),(5,4))] [19642,19643,19644,19645] CONDITIONAL_S
Y_MEAS 19643 [(5,4)] HALF_D_PLUS_2 [19635] [] [] [] [] [19642,19643,19644,19645] CONDITIONAL_S
IDLE 19644 [(4,4)] HALF_D_PLUS_2 [19635] [] [] [] [] [19642,19643,19644,19645] CONDITIONAL_S
DISCARD 19645 [(5,4)] 0 [19635] [] [] [] [] [19642,19643,19644,19645] CONDITIONAL_S
INJECT_T 19646 [(0,4)] D [] [] [] [] [] [] none
MERGE 19647 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19656,19657,19654,19655] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19648 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19649 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19650 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19651 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19652 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19653 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19654 [(4,4),(5,4)] D [19647] [] [] [] [((4,4),(5,4))] [19656,19657,19654,19655] CONDITIONAL_S
Y_MEAS 19655 [(5,4)] HALF_D_PLUS_2 [19647] [] [] [] [] [19656,19657,19654,19655] CONDITIONAL_S
IDLE 19656 [(4,4)] HALF_D_PLUS_2 [19647] [] [] [] [] [19656,19657,19654,19655] CONDITIONAL_S
DISCARD 19657 [(5,4)] 0 [19647] [] [] [] [] [19656,19657,19654,19655] CONDITIONAL_S
MERGE 19658 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19658,19659,19660,19661] CONDITIONAL_S
Y_MEAS 19659 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19658,19659,19660,19661] CONDITIONAL_S
IDLE 19660 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19658,19659,19660,19661] CONDITIONAL_S
DISCARD 19661 [(5,4)] 0 [] [] [] [] [] [19658,19659,19660,19661] CONDITIONAL_S
INJECT_T 19662 [(0,4)] D [] [] [] [] [] [] none
MERGE 19663 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19672,19673,19670,19671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19664 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19665 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19666 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19667 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19668 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19669 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19670 [(4,4),(5,4)] D [19663] [] [] [] [((4,4),(5,4))] [19672,19673,19670,19671] CONDITIONAL_S
Y_MEAS 19671 [(5,4)] HALF_D_PLUS_2 [19663] [] [] [] [] [19672,19673,19670,19671] CONDITIONAL_S
IDLE 19672 [(4,4)] HALF_D_PLUS_2 [19663] [] [] [] [] [19672,19673,19670,19671] CONDITIONAL_S
DISCARD 19673 [(5,4)] 0 [19663] [] [] [] [] [19672,19673,19670,19671] CONDITIONAL_S
MERGE 19674 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19674,19675,19676,19677] CONDITIONAL_S
Y_MEAS 19675 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19674,19675,19676,19677] CONDITIONAL_S
IDLE 19676 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19674,19675,19676,19677] CONDITIONAL_S
DISCARD 19677 [(5,4)] 0 [] [] [] [] [] [19674,19675,19676,19677] CONDITIONAL_S
INJECT_T 19678 [(0,4)] D [] [] [] [] [] [] none
MERGE 19679 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19688,19689,19686,19687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19680 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19681 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19682 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19683 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19684 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19685 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19686 [(4,4),(5,4)] D [19679] [] [] [] [((4,4),(5,4))] [19688,19689,19686,19687] CONDITIONAL_S
Y_MEAS 19687 [(5,4)] HALF_D_PLUS_2 [19679] [] [] [] [] [19688,19689,19686,19687] CONDITIONAL_S
IDLE 19688 [(4,4)] HALF_D_PLUS_2 [19679] [] [] [] [] [19688,19689,19686,19687] CONDITIONAL_S
DISCARD 19689 [(5,4)] 0 [19679] [] [] [] [] [19688,19689,19686,19687] CONDITIONAL_S
INJECT_T 19690 [(0,4)] D [] [] [] [] [] [] none
MERGE 19691 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19698,19699,19700,19701] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19692 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19693 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19694 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19695 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19696 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19697 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19698 [(4,4),(5,4)] D [19691] [] [] [] [((4,4),(5,4))] [19698,19699,19700,19701] CONDITIONAL_S
Y_MEAS 19699 [(5,4)] HALF_D_PLUS_2 [19691] [] [] [] [] [19698,19699,19700,19701] CONDITIONAL_S
IDLE 19700 [(4,4)] HALF_D_PLUS_2 [19691] [] [] [] [] [19698,19699,19700,19701] CONDITIONAL_S
DISCARD 19701 [(5,4)] 0 [19691] [] [] [] [] [19698,19699,19700,19701] CONDITIONAL_S
MERGE 19702 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19704,19705,19702,19703] CONDITIONAL_S
Y_MEAS 19703 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19704,19705,19702,19703] CONDITIONAL_S
IDLE 19704 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19704,19705,19702,19703] CONDITIONAL_S
DISCARD 19705 [(5,4)] 0 [] [] [] [] [] [19704,19705,19702,19703] CONDITIONAL_S
INJECT_T 19706 [(0,4)] D [] [] [] [] [] [] none
MERGE 19707 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19714,19715,19716,19717] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19708 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19709 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19710 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19711 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19712 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19713 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19714 [(4,4),(5,4)] D [19707] [] [] [] [((4,4),(5,4))] [19714,19715,19716,19717] CONDITIONAL_S
Y_MEAS 19715 [(5,4)] HALF_D_PLUS_2 [19707] [] [] [] [] [19714,19715,19716,19717] CONDITIONAL_S
IDLE 19716 [(4,4)] HALF_D_PLUS_2 [19707] [] [] [] [] [19714,19715,19716,19717] CONDITIONAL_S
DISCARD 19717 [(5,4)] 0 [19707] [] [] [] [] [19714,19715,19716,19717] CONDITIONAL_S
MERGE 19718 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19720,19721,19718,19719] CONDITIONAL_S
Y_MEAS 19719 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19720,19721,19718,19719] CONDITIONAL_S
IDLE 19720 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19720,19721,19718,19719] CONDITIONAL_S
DISCARD 19721 [(5,4)] 0 [] [] [] [] [] [19720,19721,19718,19719] CONDITIONAL_S
INJECT_T 19722 [(0,4)] D [] [] [] [] [] [] none
MERGE 19723 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19730,19731,19732,19733] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19724 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19725 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19726 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19727 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19728 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19729 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19730 [(4,4),(5,4)] D [19723] [] [] [] [((4,4),(5,4))] [19730,19731,19732,19733] CONDITIONAL_S
Y_MEAS 19731 [(5,4)] HALF_D_PLUS_2 [19723] [] [] [] [] [19730,19731,19732,19733] CONDITIONAL_S
IDLE 19732 [(4,4)] HALF_D_PLUS_2 [19723] [] [] [] [] [19730,19731,19732,19733] CONDITIONAL_S
DISCARD 19733 [(5,4)] 0 [19723] [] [] [] [] [19730,19731,19732,19733] CONDITIONAL_S
INJECT_T 19734 [(0,4)] D [] [] [] [] [] [] none
MERGE 19735 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19744,19745,19742,19743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19736 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19737 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19738 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19739 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19740 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19741 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19742 [(4,4),(5,4)] D [19735] [] [] [] [((4,4),(5,4))] [19744,19745,19742,19743] CONDITIONAL_S
Y_MEAS 19743 [(5,4)] HALF_D_PLUS_2 [19735] [] [] [] [] [19744,19745,19742,19743] CONDITIONAL_S
IDLE 19744 [(4,4)] HALF_D_PLUS_2 [19735] [] [] [] [] [19744,19745,19742,19743] CONDITIONAL_S
DISCARD 19745 [(5,4)] 0 [19735] [] [] [] [] [19744,19745,19742,19743] CONDITIONAL_S
INJECT_T 19746 [(0,4)] D [] [] [] [] [] [] none
MERGE 19747 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19754,19755,19756,19757] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19748 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19749 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19750 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19751 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19752 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19753 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19754 [(4,4),(5,4)] D [19747] [] [] [] [((4,4),(5,4))] [19754,19755,19756,19757] CONDITIONAL_S
Y_MEAS 19755 [(5,4)] HALF_D_PLUS_2 [19747] [] [] [] [] [19754,19755,19756,19757] CONDITIONAL_S
IDLE 19756 [(4,4)] HALF_D_PLUS_2 [19747] [] [] [] [] [19754,19755,19756,19757] CONDITIONAL_S
DISCARD 19757 [(5,4)] 0 [19747] [] [] [] [] [19754,19755,19756,19757] CONDITIONAL_S
INJECT_T 19758 [(0,4)] D [] [] [] [] [] [] none
MERGE 19759 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19768,19769,19766,19767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19760 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19761 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19762 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19763 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19764 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19765 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19766 [(4,4),(5,4)] D [19759] [] [] [] [((4,4),(5,4))] [19768,19769,19766,19767] CONDITIONAL_S
Y_MEAS 19767 [(5,4)] HALF_D_PLUS_2 [19759] [] [] [] [] [19768,19769,19766,19767] CONDITIONAL_S
IDLE 19768 [(4,4)] HALF_D_PLUS_2 [19759] [] [] [] [] [19768,19769,19766,19767] CONDITIONAL_S
DISCARD 19769 [(5,4)] 0 [19759] [] [] [] [] [19768,19769,19766,19767] CONDITIONAL_S
MERGE 19770 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19770,19771,19772,19773] CONDITIONAL_S
Y_MEAS 19771 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19770,19771,19772,19773] CONDITIONAL_S
IDLE 19772 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19770,19771,19772,19773] CONDITIONAL_S
DISCARD 19773 [(5,4)] 0 [] [] [] [] [] [19770,19771,19772,19773] CONDITIONAL_S
INJECT_T 19774 [(0,4)] D [] [] [] [] [] [] none
MERGE 19775 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19784,19785,19782,19783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19776 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19777 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19778 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19779 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19780 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19781 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19782 [(4,4),(5,4)] D [19775] [] [] [] [((4,4),(5,4))] [19784,19785,19782,19783] CONDITIONAL_S
Y_MEAS 19783 [(5,4)] HALF_D_PLUS_2 [19775] [] [] [] [] [19784,19785,19782,19783] CONDITIONAL_S
IDLE 19784 [(4,4)] HALF_D_PLUS_2 [19775] [] [] [] [] [19784,19785,19782,19783] CONDITIONAL_S
DISCARD 19785 [(5,4)] 0 [19775] [] [] [] [] [19784,19785,19782,19783] CONDITIONAL_S
MERGE 19786 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19786,19787,19788,19789] CONDITIONAL_S
Y_MEAS 19787 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19786,19787,19788,19789] CONDITIONAL_S
IDLE 19788 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19786,19787,19788,19789] CONDITIONAL_S
DISCARD 19789 [(5,4)] 0 [] [] [] [] [] [19786,19787,19788,19789] CONDITIONAL_S
INJECT_T 19790 [(0,4)] D [] [] [] [] [] [] none
MERGE 19791 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19800,19801,19798,19799] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19792 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19793 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19794 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19795 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19796 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19797 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19798 [(4,4),(5,4)] D [19791] [] [] [] [((4,4),(5,4))] [19800,19801,19798,19799] CONDITIONAL_S
Y_MEAS 19799 [(5,4)] HALF_D_PLUS_2 [19791] [] [] [] [] [19800,19801,19798,19799] CONDITIONAL_S
IDLE 19800 [(4,4)] HALF_D_PLUS_2 [19791] [] [] [] [] [19800,19801,19798,19799] CONDITIONAL_S
DISCARD 19801 [(5,4)] 0 [19791] [] [] [] [] [19800,19801,19798,19799] CONDITIONAL_S
MERGE 19802 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19802,19803,19804,19805] CONDITIONAL_S
Y_MEAS 19803 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19802,19803,19804,19805] CONDITIONAL_S
IDLE 19804 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19802,19803,19804,19805] CONDITIONAL_S
DISCARD 19805 [(5,4)] 0 [] [] [] [] [] [19802,19803,19804,19805] CONDITIONAL_S
INJECT_T 19806 [(0,4)] D [] [] [] [] [] [] none
MERGE 19807 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19816,19817,19814,19815] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19808 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19809 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19810 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19811 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19812 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19813 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19814 [(4,4),(5,4)] D [19807] [] [] [] [((4,4),(5,4))] [19816,19817,19814,19815] CONDITIONAL_S
Y_MEAS 19815 [(5,4)] HALF_D_PLUS_2 [19807] [] [] [] [] [19816,19817,19814,19815] CONDITIONAL_S
IDLE 19816 [(4,4)] HALF_D_PLUS_2 [19807] [] [] [] [] [19816,19817,19814,19815] CONDITIONAL_S
DISCARD 19817 [(5,4)] 0 [19807] [] [] [] [] [19816,19817,19814,19815] CONDITIONAL_S
INJECT_T 19818 [(0,4)] D [] [] [] [] [] [] none
MERGE 19819 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19826,19827,19828,19829] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19820 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19821 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19822 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19823 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19824 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19825 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19826 [(4,4),(5,4)] D [19819] [] [] [] [((4,4),(5,4))] [19826,19827,19828,19829] CONDITIONAL_S
Y_MEAS 19827 [(5,4)] HALF_D_PLUS_2 [19819] [] [] [] [] [19826,19827,19828,19829] CONDITIONAL_S
IDLE 19828 [(4,4)] HALF_D_PLUS_2 [19819] [] [] [] [] [19826,19827,19828,19829] CONDITIONAL_S
DISCARD 19829 [(5,4)] 0 [19819] [] [] [] [] [19826,19827,19828,19829] CONDITIONAL_S
INJECT_T 19830 [(0,4)] D [] [] [] [] [] [] none
MERGE 19831 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19840,19841,19838,19839] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19832 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19833 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19834 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19835 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19836 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19837 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19838 [(4,4),(5,4)] D [19831] [] [] [] [((4,4),(5,4))] [19840,19841,19838,19839] CONDITIONAL_S
Y_MEAS 19839 [(5,4)] HALF_D_PLUS_2 [19831] [] [] [] [] [19840,19841,19838,19839] CONDITIONAL_S
IDLE 19840 [(4,4)] HALF_D_PLUS_2 [19831] [] [] [] [] [19840,19841,19838,19839] CONDITIONAL_S
DISCARD 19841 [(5,4)] 0 [19831] [] [] [] [] [19840,19841,19838,19839] CONDITIONAL_S
MERGE 19842 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19842,19843,19844,19845] CONDITIONAL_S
Y_MEAS 19843 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19842,19843,19844,19845] CONDITIONAL_S
IDLE 19844 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19842,19843,19844,19845] CONDITIONAL_S
DISCARD 19845 [(5,4)] 0 [] [] [] [] [] [19842,19843,19844,19845] CONDITIONAL_S
INJECT_T 19846 [(0,4)] D [] [] [] [] [] [] none
MERGE 19847 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19856,19857,19854,19855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19848 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19849 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19850 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19851 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19852 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19853 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19854 [(4,4),(5,4)] D [19847] [] [] [] [((4,4),(5,4))] [19856,19857,19854,19855] CONDITIONAL_S
Y_MEAS 19855 [(5,4)] HALF_D_PLUS_2 [19847] [] [] [] [] [19856,19857,19854,19855] CONDITIONAL_S
IDLE 19856 [(4,4)] HALF_D_PLUS_2 [19847] [] [] [] [] [19856,19857,19854,19855] CONDITIONAL_S
DISCARD 19857 [(5,4)] 0 [19847] [] [] [] [] [19856,19857,19854,19855] CONDITIONAL_S
INJECT_T 19858 [(0,4)] D [] [] [] [] [] [] none
MERGE 19859 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19866,19867,19868,19869] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19860 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19861 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19862 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19863 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19864 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19865 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19866 [(4,4),(5,4)] D [19859] [] [] [] [((4,4),(5,4))] [19866,19867,19868,19869] CONDITIONAL_S
Y_MEAS 19867 [(5,4)] HALF_D_PLUS_2 [19859] [] [] [] [] [19866,19867,19868,19869] CONDITIONAL_S
IDLE 19868 [(4,4)] HALF_D_PLUS_2 [19859] [] [] [] [] [19866,19867,19868,19869] CONDITIONAL_S
DISCARD 19869 [(5,4)] 0 [19859] [] [] [] [] [19866,19867,19868,19869] CONDITIONAL_S
MERGE 19870 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19872,19873,19870,19871] CONDITIONAL_S
Y_MEAS 19871 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19872,19873,19870,19871] CONDITIONAL_S
IDLE 19872 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19872,19873,19870,19871] CONDITIONAL_S
DISCARD 19873 [(5,4)] 0 [] [] [] [] [] [19872,19873,19870,19871] CONDITIONAL_S
INJECT_T 19874 [(0,4)] D [] [] [] [] [] [] none
MERGE 19875 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19882,19883,19884,19885] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19876 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19877 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19878 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19879 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19880 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19881 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19882 [(4,4),(5,4)] D [19875] [] [] [] [((4,4),(5,4))] [19882,19883,19884,19885] CONDITIONAL_S
Y_MEAS 19883 [(5,4)] HALF_D_PLUS_2 [19875] [] [] [] [] [19882,19883,19884,19885] CONDITIONAL_S
IDLE 19884 [(4,4)] HALF_D_PLUS_2 [19875] [] [] [] [] [19882,19883,19884,19885] CONDITIONAL_S
DISCARD 19885 [(5,4)] 0 [19875] [] [] [] [] [19882,19883,19884,19885] CONDITIONAL_S
INJECT_T 19886 [(0,4)] D [] [] [] [] [] [] none
MERGE 19887 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19896,19897,19894,19895] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19888 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19889 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19890 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19891 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19892 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19893 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19894 [(4,4),(5,4)] D [19887] [] [] [] [((4,4),(5,4))] [19896,19897,19894,19895] CONDITIONAL_S
Y_MEAS 19895 [(5,4)] HALF_D_PLUS_2 [19887] [] [] [] [] [19896,19897,19894,19895] CONDITIONAL_S
IDLE 19896 [(4,4)] HALF_D_PLUS_2 [19887] [] [] [] [] [19896,19897,19894,19895] CONDITIONAL_S
DISCARD 19897 [(5,4)] 0 [19887] [] [] [] [] [19896,19897,19894,19895] CONDITIONAL_S
MERGE 19898 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19898,19899,19900,19901] CONDITIONAL_S
Y_MEAS 19899 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19898,19899,19900,19901] CONDITIONAL_S
IDLE 19900 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19898,19899,19900,19901] CONDITIONAL_S
DISCARD 19901 [(5,4)] 0 [] [] [] [] [] [19898,19899,19900,19901] CONDITIONAL_S
INJECT_T 19902 [(0,4)] D [] [] [] [] [] [] none
MERGE 19903 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19912,19913,19910,19911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19904 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19905 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19906 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19907 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19908 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19909 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19910 [(4,4),(5,4)] D [19903] [] [] [] [((4,4),(5,4))] [19912,19913,19910,19911] CONDITIONAL_S
Y_MEAS 19911 [(5,4)] HALF_D_PLUS_2 [19903] [] [] [] [] [19912,19913,19910,19911] CONDITIONAL_S
IDLE 19912 [(4,4)] HALF_D_PLUS_2 [19903] [] [] [] [] [19912,19913,19910,19911] CONDITIONAL_S
DISCARD 19913 [(5,4)] 0 [19903] [] [] [] [] [19912,19913,19910,19911] CONDITIONAL_S
INJECT_T 19914 [(0,4)] D [] [] [] [] [] [] none
MERGE 19915 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19922,19923,19924,19925] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19916 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19917 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19918 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19919 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19920 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19921 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19922 [(4,4),(5,4)] D [19915] [] [] [] [((4,4),(5,4))] [19922,19923,19924,19925] CONDITIONAL_S
Y_MEAS 19923 [(5,4)] HALF_D_PLUS_2 [19915] [] [] [] [] [19922,19923,19924,19925] CONDITIONAL_S
IDLE 19924 [(4,4)] HALF_D_PLUS_2 [19915] [] [] [] [] [19922,19923,19924,19925] CONDITIONAL_S
DISCARD 19925 [(5,4)] 0 [19915] [] [] [] [] [19922,19923,19924,19925] CONDITIONAL_S
MERGE 19926 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19928,19929,19926,19927] CONDITIONAL_S
Y_MEAS 19927 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19928,19929,19926,19927] CONDITIONAL_S
IDLE 19928 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19928,19929,19926,19927] CONDITIONAL_S
DISCARD 19929 [(5,4)] 0 [] [] [] [] [] [19928,19929,19926,19927] CONDITIONAL_S
INJECT_T 19930 [(0,4)] D [] [] [] [] [] [] none
MERGE 19931 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19938,19939,19940,19941] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19932 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19933 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19934 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19935 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19936 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19937 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19938 [(4,4),(5,4)] D [19931] [] [] [] [((4,4),(5,4))] [19938,19939,19940,19941] CONDITIONAL_S
Y_MEAS 19939 [(5,4)] HALF_D_PLUS_2 [19931] [] [] [] [] [19938,19939,19940,19941] CONDITIONAL_S
IDLE 19940 [(4,4)] HALF_D_PLUS_2 [19931] [] [] [] [] [19938,19939,19940,19941] CONDITIONAL_S
DISCARD 19941 [(5,4)] 0 [19931] [] [] [] [] [19938,19939,19940,19941] CONDITIONAL_S
INJECT_T 19942 [(0,4)] D [] [] [] [] [] [] none
MERGE 19943 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19952,19953,19950,19951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19944 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19945 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19946 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19947 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19948 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19949 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19950 [(4,4),(5,4)] D [19943] [] [] [] [((4,4),(5,4))] [19952,19953,19950,19951] CONDITIONAL_S
Y_MEAS 19951 [(5,4)] HALF_D_PLUS_2 [19943] [] [] [] [] [19952,19953,19950,19951] CONDITIONAL_S
IDLE 19952 [(4,4)] HALF_D_PLUS_2 [19943] [] [] [] [] [19952,19953,19950,19951] CONDITIONAL_S
DISCARD 19953 [(5,4)] 0 [19943] [] [] [] [] [19952,19953,19950,19951] CONDITIONAL_S
MERGE 19954 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19954,19955,19956,19957] CONDITIONAL_S
Y_MEAS 19955 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19954,19955,19956,19957] CONDITIONAL_S
IDLE 19956 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19954,19955,19956,19957] CONDITIONAL_S
DISCARD 19957 [(5,4)] 0 [] [] [] [] [] [19954,19955,19956,19957] CONDITIONAL_S
INJECT_T 19958 [(0,4)] D [] [] [] [] [] [] none
MERGE 19959 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19968,19969,19966,19967] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19960 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19961 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19962 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19963 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19964 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19965 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19966 [(4,4),(5,4)] D [19959] [] [] [] [((4,4),(5,4))] [19968,19969,19966,19967] CONDITIONAL_S
Y_MEAS 19967 [(5,4)] HALF_D_PLUS_2 [19959] [] [] [] [] [19968,19969,19966,19967] CONDITIONAL_S
IDLE 19968 [(4,4)] HALF_D_PLUS_2 [19959] [] [] [] [] [19968,19969,19966,19967] CONDITIONAL_S
DISCARD 19969 [(5,4)] 0 [19959] [] [] [] [] [19968,19969,19966,19967] CONDITIONAL_S
MERGE 19970 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19970,19971,19972,19973] CONDITIONAL_S
Y_MEAS 19971 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19970,19971,19972,19973] CONDITIONAL_S
IDLE 19972 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19970,19971,19972,19973] CONDITIONAL_S
DISCARD 19973 [(5,4)] 0 [] [] [] [] [] [19970,19971,19972,19973] CONDITIONAL_S
INJECT_T 19974 [(0,4)] D [] [] [] [] [] [] none
MERGE 19975 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19984,19985,19982,19983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19976 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19977 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19978 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19979 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19980 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19981 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19982 [(4,4),(5,4)] D [19975] [] [] [] [((4,4),(5,4))] [19984,19985,19982,19983] CONDITIONAL_S
Y_MEAS 19983 [(5,4)] HALF_D_PLUS_2 [19975] [] [] [] [] [19984,19985,19982,19983] CONDITIONAL_S
IDLE 19984 [(4,4)] HALF_D_PLUS_2 [19975] [] [] [] [] [19984,19985,19982,19983] CONDITIONAL_S
DISCARD 19985 [(5,4)] 0 [19975] [] [] [] [] [19984,19985,19982,19983] CONDITIONAL_S
INJECT_T 19986 [(0,4)] D [] [] [] [] [] [] none
MERGE 19987 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19994,19995,19996,19997] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19988 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19989 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19990 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19991 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19992 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19993 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19994 [(4,4),(5,4)] D [19987] [] [] [] [((4,4),(5,4))] [19994,19995,19996,19997] CONDITIONAL_S
Y_MEAS 19995 [(5,4)] HALF_D_PLUS_2 [19987] [] [] [] [] [19994,19995,19996,19997] CONDITIONAL_S
IDLE 19996 [(4,4)] HALF_D_PLUS_2 [19987] [] [] [] [] [19994,19995,19996,19997] CONDITIONAL_S
DISCARD 19997 [(5,4)] 0 [19987] [] [] [] [] [19994,19995,19996,19997] CONDITIONAL_S
MERGE 19998 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20000,20001,19998,19999] CONDITIONAL_S
Y_MEAS 19999 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20000,20001,19998,19999] CONDITIONAL_S
IDLE 20000 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20000,20001,19998,19999] CONDITIONAL_S
DISCARD 20001 [(5,4)] 0 [] [] [] [] [] [20000,20001,19998,19999] CONDITIONAL_S
INJECT_T 20002 [(0,4)] D [] [] [] [] [] [] none
MERGE 20003 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20010,20011,20012,20013] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20004 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20005 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20006 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20007 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20008 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20009 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20010 [(4,4),(5,4)] D [20003] [] [] [] [((4,4),(5,4))] [20010,20011,20012,20013] CONDITIONAL_S
Y_MEAS 20011 [(5,4)] HALF_D_PLUS_2 [20003] [] [] [] [] [20010,20011,20012,20013] CONDITIONAL_S
IDLE 20012 [(4,4)] HALF_D_PLUS_2 [20003] [] [] [] [] [20010,20011,20012,20013] CONDITIONAL_S
DISCARD 20013 [(5,4)] 0 [20003] [] [] [] [] [20010,20011,20012,20013] CONDITIONAL_S
INJECT_T 20014 [(0,4)] D [] [] [] [] [] [] none
MERGE 20015 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20024,20025,20022,20023] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20016 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20017 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20018 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20019 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20020 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20021 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20022 [(4,4),(5,4)] D [20015] [] [] [] [((4,4),(5,4))] [20024,20025,20022,20023] CONDITIONAL_S
Y_MEAS 20023 [(5,4)] HALF_D_PLUS_2 [20015] [] [] [] [] [20024,20025,20022,20023] CONDITIONAL_S
IDLE 20024 [(4,4)] HALF_D_PLUS_2 [20015] [] [] [] [] [20024,20025,20022,20023] CONDITIONAL_S
DISCARD 20025 [(5,4)] 0 [20015] [] [] [] [] [20024,20025,20022,20023] CONDITIONAL_S
MERGE 20026 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20026,20027,20028,20029] CONDITIONAL_S
Y_MEAS 20027 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20026,20027,20028,20029] CONDITIONAL_S
IDLE 20028 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20026,20027,20028,20029] CONDITIONAL_S
DISCARD 20029 [(5,4)] 0 [] [] [] [] [] [20026,20027,20028,20029] CONDITIONAL_S
INJECT_T 20030 [(0,4)] D [] [] [] [] [] [] none
MERGE 20031 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20040,20041,20038,20039] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20032 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20033 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20034 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20035 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20036 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20037 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20038 [(4,4),(5,4)] D [20031] [] [] [] [((4,4),(5,4))] [20040,20041,20038,20039] CONDITIONAL_S
Y_MEAS 20039 [(5,4)] HALF_D_PLUS_2 [20031] [] [] [] [] [20040,20041,20038,20039] CONDITIONAL_S
IDLE 20040 [(4,4)] HALF_D_PLUS_2 [20031] [] [] [] [] [20040,20041,20038,20039] CONDITIONAL_S
DISCARD 20041 [(5,4)] 0 [20031] [] [] [] [] [20040,20041,20038,20039] CONDITIONAL_S
INJECT_T 20042 [(0,4)] D [] [] [] [] [] [] none
MERGE 20043 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20050,20051,20052,20053] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20044 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20045 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20046 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20047 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20048 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20049 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20050 [(4,4),(5,4)] D [20043] [] [] [] [((4,4),(5,4))] [20050,20051,20052,20053] CONDITIONAL_S
Y_MEAS 20051 [(5,4)] HALF_D_PLUS_2 [20043] [] [] [] [] [20050,20051,20052,20053] CONDITIONAL_S
IDLE 20052 [(4,4)] HALF_D_PLUS_2 [20043] [] [] [] [] [20050,20051,20052,20053] CONDITIONAL_S
DISCARD 20053 [(5,4)] 0 [20043] [] [] [] [] [20050,20051,20052,20053] CONDITIONAL_S
MERGE 20054 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20056,20057,20054,20055] CONDITIONAL_S
Y_MEAS 20055 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20056,20057,20054,20055] CONDITIONAL_S
IDLE 20056 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20056,20057,20054,20055] CONDITIONAL_S
DISCARD 20057 [(5,4)] 0 [] [] [] [] [] [20056,20057,20054,20055] CONDITIONAL_S
INJECT_T 20058 [(0,4)] D [] [] [] [] [] [] none
MERGE 20059 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20066,20067,20068,20069] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20060 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20061 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20062 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20063 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20064 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20065 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20066 [(4,4),(5,4)] D [20059] [] [] [] [((4,4),(5,4))] [20066,20067,20068,20069] CONDITIONAL_S
Y_MEAS 20067 [(5,4)] HALF_D_PLUS_2 [20059] [] [] [] [] [20066,20067,20068,20069] CONDITIONAL_S
IDLE 20068 [(4,4)] HALF_D_PLUS_2 [20059] [] [] [] [] [20066,20067,20068,20069] CONDITIONAL_S
DISCARD 20069 [(5,4)] 0 [20059] [] [] [] [] [20066,20067,20068,20069] CONDITIONAL_S
INJECT_T 20070 [(0,4)] D [] [] [] [] [] [] none
MERGE 20071 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20080,20081,20078,20079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20072 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20073 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20074 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20075 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20076 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20077 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20078 [(4,4),(5,4)] D [20071] [] [] [] [((4,4),(5,4))] [20080,20081,20078,20079] CONDITIONAL_S
Y_MEAS 20079 [(5,4)] HALF_D_PLUS_2 [20071] [] [] [] [] [20080,20081,20078,20079] CONDITIONAL_S
IDLE 20080 [(4,4)] HALF_D_PLUS_2 [20071] [] [] [] [] [20080,20081,20078,20079] CONDITIONAL_S
DISCARD 20081 [(5,4)] 0 [20071] [] [] [] [] [20080,20081,20078,20079] CONDITIONAL_S
INJECT_T 20082 [(0,4)] D [] [] [] [] [] [] none
MERGE 20083 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20090,20091,20092,20093] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20084 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20085 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20086 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20087 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20088 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20089 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20090 [(4,4),(5,4)] D [20083] [] [] [] [((4,4),(5,4))] [20090,20091,20092,20093] CONDITIONAL_S
Y_MEAS 20091 [(5,4)] HALF_D_PLUS_2 [20083] [] [] [] [] [20090,20091,20092,20093] CONDITIONAL_S
IDLE 20092 [(4,4)] HALF_D_PLUS_2 [20083] [] [] [] [] [20090,20091,20092,20093] CONDITIONAL_S
DISCARD 20093 [(5,4)] 0 [20083] [] [] [] [] [20090,20091,20092,20093] CONDITIONAL_S
INJECT_T 20094 [(0,4)] D [] [] [] [] [] [] none
MERGE 20095 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20104,20105,20102,20103] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20096 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20097 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20098 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20099 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20100 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20101 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20102 [(4,4),(5,4)] D [20095] [] [] [] [((4,4),(5,4))] [20104,20105,20102,20103] CONDITIONAL_S
Y_MEAS 20103 [(5,4)] HALF_D_PLUS_2 [20095] [] [] [] [] [20104,20105,20102,20103] CONDITIONAL_S
IDLE 20104 [(4,4)] HALF_D_PLUS_2 [20095] [] [] [] [] [20104,20105,20102,20103] CONDITIONAL_S
DISCARD 20105 [(5,4)] 0 [20095] [] [] [] [] [20104,20105,20102,20103] CONDITIONAL_S
MERGE 20106 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20106,20107,20108,20109] CONDITIONAL_S
Y_MEAS 20107 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20106,20107,20108,20109] CONDITIONAL_S
IDLE 20108 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20106,20107,20108,20109] CONDITIONAL_S
DISCARD 20109 [(5,4)] 0 [] [] [] [] [] [20106,20107,20108,20109] CONDITIONAL_S
INJECT_T 20110 [(0,4)] D [] [] [] [] [] [] none
MERGE 20111 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20120,20121,20118,20119] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20112 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20113 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20114 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20115 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20116 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20117 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20118 [(4,4),(5,4)] D [20111] [] [] [] [((4,4),(5,4))] [20120,20121,20118,20119] CONDITIONAL_S
Y_MEAS 20119 [(5,4)] HALF_D_PLUS_2 [20111] [] [] [] [] [20120,20121,20118,20119] CONDITIONAL_S
IDLE 20120 [(4,4)] HALF_D_PLUS_2 [20111] [] [] [] [] [20120,20121,20118,20119] CONDITIONAL_S
DISCARD 20121 [(5,4)] 0 [20111] [] [] [] [] [20120,20121,20118,20119] CONDITIONAL_S
INJECT_T 20122 [(0,4)] D [] [] [] [] [] [] none
MERGE 20123 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20130,20131,20132,20133] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20124 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20125 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20126 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20127 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20128 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20129 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20130 [(4,4),(5,4)] D [20123] [] [] [] [((4,4),(5,4))] [20130,20131,20132,20133] CONDITIONAL_S
Y_MEAS 20131 [(5,4)] HALF_D_PLUS_2 [20123] [] [] [] [] [20130,20131,20132,20133] CONDITIONAL_S
IDLE 20132 [(4,4)] HALF_D_PLUS_2 [20123] [] [] [] [] [20130,20131,20132,20133] CONDITIONAL_S
DISCARD 20133 [(5,4)] 0 [20123] [] [] [] [] [20130,20131,20132,20133] CONDITIONAL_S
INJECT_T 20134 [(0,4)] D [] [] [] [] [] [] none
MERGE 20135 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20144,20145,20142,20143] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20136 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20137 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20138 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20139 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20140 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20141 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20142 [(4,4),(5,4)] D [20135] [] [] [] [((4,4),(5,4))] [20144,20145,20142,20143] CONDITIONAL_S
Y_MEAS 20143 [(5,4)] HALF_D_PLUS_2 [20135] [] [] [] [] [20144,20145,20142,20143] CONDITIONAL_S
IDLE 20144 [(4,4)] HALF_D_PLUS_2 [20135] [] [] [] [] [20144,20145,20142,20143] CONDITIONAL_S
DISCARD 20145 [(5,4)] 0 [20135] [] [] [] [] [20144,20145,20142,20143] CONDITIONAL_S
MERGE 20146 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20146,20147,20148,20149] CONDITIONAL_S
Y_MEAS 20147 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20146,20147,20148,20149] CONDITIONAL_S
IDLE 20148 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20146,20147,20148,20149] CONDITIONAL_S
DISCARD 20149 [(5,4)] 0 [] [] [] [] [] [20146,20147,20148,20149] CONDITIONAL_S
INJECT_T 20150 [(0,4)] D [] [] [] [] [] [] none
MERGE 20151 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20160,20161,20158,20159] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20152 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20153 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20154 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20155 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20156 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20157 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20158 [(4,4),(5,4)] D [20151] [] [] [] [((4,4),(5,4))] [20160,20161,20158,20159] CONDITIONAL_S
Y_MEAS 20159 [(5,4)] HALF_D_PLUS_2 [20151] [] [] [] [] [20160,20161,20158,20159] CONDITIONAL_S
IDLE 20160 [(4,4)] HALF_D_PLUS_2 [20151] [] [] [] [] [20160,20161,20158,20159] CONDITIONAL_S
DISCARD 20161 [(5,4)] 0 [20151] [] [] [] [] [20160,20161,20158,20159] CONDITIONAL_S
MERGE 20162 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20162,20163,20164,20165] CONDITIONAL_S
Y_MEAS 20163 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20162,20163,20164,20165] CONDITIONAL_S
IDLE 20164 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20162,20163,20164,20165] CONDITIONAL_S
DISCARD 20165 [(5,4)] 0 [] [] [] [] [] [20162,20163,20164,20165] CONDITIONAL_S
INJECT_T 20166 [(0,4)] D [] [] [] [] [] [] none
MERGE 20167 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20176,20177,20174,20175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20168 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20169 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20170 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20171 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20172 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20173 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20174 [(4,4),(5,4)] D [20167] [] [] [] [((4,4),(5,4))] [20176,20177,20174,20175] CONDITIONAL_S
Y_MEAS 20175 [(5,4)] HALF_D_PLUS_2 [20167] [] [] [] [] [20176,20177,20174,20175] CONDITIONAL_S
IDLE 20176 [(4,4)] HALF_D_PLUS_2 [20167] [] [] [] [] [20176,20177,20174,20175] CONDITIONAL_S
DISCARD 20177 [(5,4)] 0 [20167] [] [] [] [] [20176,20177,20174,20175] CONDITIONAL_S
INJECT_T 20178 [(0,4)] D [] [] [] [] [] [] none
MERGE 20179 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20186,20187,20188,20189] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20180 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20181 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20182 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20183 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20184 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20185 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20186 [(4,4),(5,4)] D [20179] [] [] [] [((4,4),(5,4))] [20186,20187,20188,20189] CONDITIONAL_S
Y_MEAS 20187 [(5,4)] HALF_D_PLUS_2 [20179] [] [] [] [] [20186,20187,20188,20189] CONDITIONAL_S
IDLE 20188 [(4,4)] HALF_D_PLUS_2 [20179] [] [] [] [] [20186,20187,20188,20189] CONDITIONAL_S
DISCARD 20189 [(5,4)] 0 [20179] [] [] [] [] [20186,20187,20188,20189] CONDITIONAL_S
INJECT_T 20190 [(0,4)] D [] [] [] [] [] [] none
MERGE 20191 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20200,20201,20198,20199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20192 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20193 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20194 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20195 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20196 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20197 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20198 [(4,4),(5,4)] D [20191] [] [] [] [((4,4),(5,4))] [20200,20201,20198,20199] CONDITIONAL_S
Y_MEAS 20199 [(5,4)] HALF_D_PLUS_2 [20191] [] [] [] [] [20200,20201,20198,20199] CONDITIONAL_S
IDLE 20200 [(4,4)] HALF_D_PLUS_2 [20191] [] [] [] [] [20200,20201,20198,20199] CONDITIONAL_S
DISCARD 20201 [(5,4)] 0 [20191] [] [] [] [] [20200,20201,20198,20199] CONDITIONAL_S
INJECT_T 20202 [(0,4)] D [] [] [] [] [] [] none
MERGE 20203 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20210,20211,20212,20213] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20204 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20205 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20206 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20207 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20208 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20209 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20210 [(4,4),(5,4)] D [20203] [] [] [] [((4,4),(5,4))] [20210,20211,20212,20213] CONDITIONAL_S
Y_MEAS 20211 [(5,4)] HALF_D_PLUS_2 [20203] [] [] [] [] [20210,20211,20212,20213] CONDITIONAL_S
IDLE 20212 [(4,4)] HALF_D_PLUS_2 [20203] [] [] [] [] [20210,20211,20212,20213] CONDITIONAL_S
DISCARD 20213 [(5,4)] 0 [20203] [] [] [] [] [20210,20211,20212,20213] CONDITIONAL_S
INJECT_T 20214 [(0,4)] D [] [] [] [] [] [] none
MERGE 20215 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20224,20225,20222,20223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20216 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20217 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20218 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20219 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20220 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20221 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20222 [(4,4),(5,4)] D [20215] [] [] [] [((4,4),(5,4))] [20224,20225,20222,20223] CONDITIONAL_S
Y_MEAS 20223 [(5,4)] HALF_D_PLUS_2 [20215] [] [] [] [] [20224,20225,20222,20223] CONDITIONAL_S
IDLE 20224 [(4,4)] HALF_D_PLUS_2 [20215] [] [] [] [] [20224,20225,20222,20223] CONDITIONAL_S
DISCARD 20225 [(5,4)] 0 [20215] [] [] [] [] [20224,20225,20222,20223] CONDITIONAL_S
MERGE 20226 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20226,20227,20228,20229] CONDITIONAL_S
Y_MEAS 20227 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20226,20227,20228,20229] CONDITIONAL_S
IDLE 20228 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20226,20227,20228,20229] CONDITIONAL_S
DISCARD 20229 [(5,4)] 0 [] [] [] [] [] [20226,20227,20228,20229] CONDITIONAL_S
INJECT_T 20230 [(0,4)] D [] [] [] [] [] [] none
MERGE 20231 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20240,20241,20238,20239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20232 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20233 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20234 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20235 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20236 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20237 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20238 [(4,4),(5,4)] D [20231] [] [] [] [((4,4),(5,4))] [20240,20241,20238,20239] CONDITIONAL_S
Y_MEAS 20239 [(5,4)] HALF_D_PLUS_2 [20231] [] [] [] [] [20240,20241,20238,20239] CONDITIONAL_S
IDLE 20240 [(4,4)] HALF_D_PLUS_2 [20231] [] [] [] [] [20240,20241,20238,20239] CONDITIONAL_S
DISCARD 20241 [(5,4)] 0 [20231] [] [] [] [] [20240,20241,20238,20239] CONDITIONAL_S
MERGE 20242 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20242,20243,20244,20245] CONDITIONAL_S
Y_MEAS 20243 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20242,20243,20244,20245] CONDITIONAL_S
IDLE 20244 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20242,20243,20244,20245] CONDITIONAL_S
DISCARD 20245 [(5,4)] 0 [] [] [] [] [] [20242,20243,20244,20245] CONDITIONAL_S
INJECT_T 20246 [(0,4)] D [] [] [] [] [] [] none
MERGE 20247 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20256,20257,20254,20255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20248 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20249 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20250 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20251 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20252 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20253 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20254 [(4,4),(5,4)] D [20247] [] [] [] [((4,4),(5,4))] [20256,20257,20254,20255] CONDITIONAL_S
Y_MEAS 20255 [(5,4)] HALF_D_PLUS_2 [20247] [] [] [] [] [20256,20257,20254,20255] CONDITIONAL_S
IDLE 20256 [(4,4)] HALF_D_PLUS_2 [20247] [] [] [] [] [20256,20257,20254,20255] CONDITIONAL_S
DISCARD 20257 [(5,4)] 0 [20247] [] [] [] [] [20256,20257,20254,20255] CONDITIONAL_S
INJECT_T 20258 [(0,4)] D [] [] [] [] [] [] none
MERGE 20259 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20266,20267,20268,20269] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20260 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20261 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20262 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20263 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20264 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20265 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20266 [(4,4),(5,4)] D [20259] [] [] [] [((4,4),(5,4))] [20266,20267,20268,20269] CONDITIONAL_S
Y_MEAS 20267 [(5,4)] HALF_D_PLUS_2 [20259] [] [] [] [] [20266,20267,20268,20269] CONDITIONAL_S
IDLE 20268 [(4,4)] HALF_D_PLUS_2 [20259] [] [] [] [] [20266,20267,20268,20269] CONDITIONAL_S
DISCARD 20269 [(5,4)] 0 [20259] [] [] [] [] [20266,20267,20268,20269] CONDITIONAL_S
MERGE 20270 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20272,20273,20270,20271] CONDITIONAL_S
Y_MEAS 20271 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20272,20273,20270,20271] CONDITIONAL_S
IDLE 20272 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20272,20273,20270,20271] CONDITIONAL_S
DISCARD 20273 [(5,4)] 0 [] [] [] [] [] [20272,20273,20270,20271] CONDITIONAL_S
INJECT_T 20274 [(0,4)] D [] [] [] [] [] [] none
MERGE 20275 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20282,20283,20284,20285] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20276 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20277 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20278 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20279 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20280 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20281 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20282 [(4,4),(5,4)] D [20275] [] [] [] [((4,4),(5,4))] [20282,20283,20284,20285] CONDITIONAL_S
Y_MEAS 20283 [(5,4)] HALF_D_PLUS_2 [20275] [] [] [] [] [20282,20283,20284,20285] CONDITIONAL_S
IDLE 20284 [(4,4)] HALF_D_PLUS_2 [20275] [] [] [] [] [20282,20283,20284,20285] CONDITIONAL_S
DISCARD 20285 [(5,4)] 0 [20275] [] [] [] [] [20282,20283,20284,20285] CONDITIONAL_S
MERGE 20286 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20288,20289,20286,20287] CONDITIONAL_S
Y_MEAS 20287 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20288,20289,20286,20287] CONDITIONAL_S
IDLE 20288 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20288,20289,20286,20287] CONDITIONAL_S
DISCARD 20289 [(5,4)] 0 [] [] [] [] [] [20288,20289,20286,20287] CONDITIONAL_S
INJECT_T 20290 [(0,4)] D [] [] [] [] [] [] none
MERGE 20291 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20298,20299,20300,20301] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20292 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20293 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20294 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20295 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20296 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20297 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20298 [(4,4),(5,4)] D [20291] [] [] [] [((4,4),(5,4))] [20298,20299,20300,20301] CONDITIONAL_S
Y_MEAS 20299 [(5,4)] HALF_D_PLUS_2 [20291] [] [] [] [] [20298,20299,20300,20301] CONDITIONAL_S
IDLE 20300 [(4,4)] HALF_D_PLUS_2 [20291] [] [] [] [] [20298,20299,20300,20301] CONDITIONAL_S
DISCARD 20301 [(5,4)] 0 [20291] [] [] [] [] [20298,20299,20300,20301] CONDITIONAL_S
MERGE 20302 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20304,20305,20302,20303] CONDITIONAL_S
Y_MEAS 20303 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20304,20305,20302,20303] CONDITIONAL_S
IDLE 20304 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20304,20305,20302,20303] CONDITIONAL_S
DISCARD 20305 [(5,4)] 0 [] [] [] [] [] [20304,20305,20302,20303] CONDITIONAL_S
INJECT_T 20306 [(0,4)] D [] [] [] [] [] [] none
MERGE 20307 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20314,20315,20316,20317] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20308 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20309 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20310 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20311 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20312 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20313 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20314 [(4,4),(5,4)] D [20307] [] [] [] [((4,4),(5,4))] [20314,20315,20316,20317] CONDITIONAL_S
Y_MEAS 20315 [(5,4)] HALF_D_PLUS_2 [20307] [] [] [] [] [20314,20315,20316,20317] CONDITIONAL_S
IDLE 20316 [(4,4)] HALF_D_PLUS_2 [20307] [] [] [] [] [20314,20315,20316,20317] CONDITIONAL_S
DISCARD 20317 [(5,4)] 0 [20307] [] [] [] [] [20314,20315,20316,20317] CONDITIONAL_S
MERGE 20318 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20320,20321,20318,20319] CONDITIONAL_S
Y_MEAS 20319 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20320,20321,20318,20319] CONDITIONAL_S
IDLE 20320 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20320,20321,20318,20319] CONDITIONAL_S
DISCARD 20321 [(5,4)] 0 [] [] [] [] [] [20320,20321,20318,20319] CONDITIONAL_S
INJECT_T 20322 [(0,4)] D [] [] [] [] [] [] none
MERGE 20323 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20330,20331,20332,20333] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20324 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20325 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20326 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20327 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20328 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20329 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20330 [(4,4),(5,4)] D [20323] [] [] [] [((4,4),(5,4))] [20330,20331,20332,20333] CONDITIONAL_S
Y_MEAS 20331 [(5,4)] HALF_D_PLUS_2 [20323] [] [] [] [] [20330,20331,20332,20333] CONDITIONAL_S
IDLE 20332 [(4,4)] HALF_D_PLUS_2 [20323] [] [] [] [] [20330,20331,20332,20333] CONDITIONAL_S
DISCARD 20333 [(5,4)] 0 [20323] [] [] [] [] [20330,20331,20332,20333] CONDITIONAL_S
INJECT_T 20334 [(0,4)] D [] [] [] [] [] [] none
MERGE 20335 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20344,20345,20342,20343] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20336 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20337 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20338 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20339 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20340 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20341 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20342 [(4,4),(5,4)] D [20335] [] [] [] [((4,4),(5,4))] [20344,20345,20342,20343] CONDITIONAL_S
Y_MEAS 20343 [(5,4)] HALF_D_PLUS_2 [20335] [] [] [] [] [20344,20345,20342,20343] CONDITIONAL_S
IDLE 20344 [(4,4)] HALF_D_PLUS_2 [20335] [] [] [] [] [20344,20345,20342,20343] CONDITIONAL_S
DISCARD 20345 [(5,4)] 0 [20335] [] [] [] [] [20344,20345,20342,20343] CONDITIONAL_S
INJECT_T 20346 [(0,4)] D [] [] [] [] [] [] none
MERGE 20347 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20354,20355,20356,20357] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20348 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20349 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20350 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20351 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20352 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20353 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20354 [(4,4),(5,4)] D [20347] [] [] [] [((4,4),(5,4))] [20354,20355,20356,20357] CONDITIONAL_S
Y_MEAS 20355 [(5,4)] HALF_D_PLUS_2 [20347] [] [] [] [] [20354,20355,20356,20357] CONDITIONAL_S
IDLE 20356 [(4,4)] HALF_D_PLUS_2 [20347] [] [] [] [] [20354,20355,20356,20357] CONDITIONAL_S
DISCARD 20357 [(5,4)] 0 [20347] [] [] [] [] [20354,20355,20356,20357] CONDITIONAL_S
INJECT_T 20358 [(0,4)] D [] [] [] [] [] [] none
MERGE 20359 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20368,20369,20366,20367] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20360 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20361 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20362 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20363 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20364 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20365 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20366 [(4,4),(5,4)] D [20359] [] [] [] [((4,4),(5,4))] [20368,20369,20366,20367] CONDITIONAL_S
Y_MEAS 20367 [(5,4)] HALF_D_PLUS_2 [20359] [] [] [] [] [20368,20369,20366,20367] CONDITIONAL_S
IDLE 20368 [(4,4)] HALF_D_PLUS_2 [20359] [] [] [] [] [20368,20369,20366,20367] CONDITIONAL_S
DISCARD 20369 [(5,4)] 0 [20359] [] [] [] [] [20368,20369,20366,20367] CONDITIONAL_S
INJECT_T 20370 [(0,4)] D [] [] [] [] [] [] none
MERGE 20371 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20378,20379,20380,20381] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20372 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20373 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20374 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20375 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20376 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20377 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20378 [(4,4),(5,4)] D [20371] [] [] [] [((4,4),(5,4))] [20378,20379,20380,20381] CONDITIONAL_S
Y_MEAS 20379 [(5,4)] HALF_D_PLUS_2 [20371] [] [] [] [] [20378,20379,20380,20381] CONDITIONAL_S
IDLE 20380 [(4,4)] HALF_D_PLUS_2 [20371] [] [] [] [] [20378,20379,20380,20381] CONDITIONAL_S
DISCARD 20381 [(5,4)] 0 [20371] [] [] [] [] [20378,20379,20380,20381] CONDITIONAL_S
MERGE 20382 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20384,20385,20382,20383] CONDITIONAL_S
Y_MEAS 20383 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20384,20385,20382,20383] CONDITIONAL_S
IDLE 20384 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20384,20385,20382,20383] CONDITIONAL_S
DISCARD 20385 [(5,4)] 0 [] [] [] [] [] [20384,20385,20382,20383] CONDITIONAL_S
MERGE 20386 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20386,20387,20388,20389] CONDITIONAL_S
Y_MEAS 20387 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20386,20387,20388,20389] CONDITIONAL_S
IDLE 20388 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20386,20387,20388,20389] CONDITIONAL_S
DISCARD 20389 [(5,4)] 0 [] [] [] [] [] [20386,20387,20388,20389] CONDITIONAL_S
MERGE 20390 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20392,20393,20390,20391] CONDITIONAL_S
Y_MEAS 20391 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20392,20393,20390,20391] CONDITIONAL_S
IDLE 20392 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20392,20393,20390,20391] CONDITIONAL_S
DISCARD 20393 [(5,4)] 0 [] [] [] [] [] [20392,20393,20390,20391] CONDITIONAL_S
MERGE 20394 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20394,20395,20396,20397] CONDITIONAL_S
Y_MEAS 20395 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20394,20395,20396,20397] CONDITIONAL_S
IDLE 20396 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20394,20395,20396,20397] CONDITIONAL_S
DISCARD 20397 [(5,4)] 0 [] [] [] [] [] [20394,20395,20396,20397] CONDITIONAL_S
MERGE 20398 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20400,20401,20398,20399] CONDITIONAL_S
Y_MEAS 20399 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20400,20401,20398,20399] CONDITIONAL_S
IDLE 20400 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20400,20401,20398,20399] CONDITIONAL_S
DISCARD 20401 [(5,4)] 0 [] [] [] [] [] [20400,20401,20398,20399] CONDITIONAL_S
INJECT_T 20402 [(0,4)] D [] [] [] [] [] [] none
MERGE 20403 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20410,20411,20412,20413] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20404 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20405 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20406 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20407 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20408 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20409 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20410 [(4,4),(5,4)] D [20403] [] [] [] [((4,4),(5,4))] [20410,20411,20412,20413] CONDITIONAL_S
Y_MEAS 20411 [(5,4)] HALF_D_PLUS_2 [20403] [] [] [] [] [20410,20411,20412,20413] CONDITIONAL_S
IDLE 20412 [(4,4)] HALF_D_PLUS_2 [20403] [] [] [] [] [20410,20411,20412,20413] CONDITIONAL_S
DISCARD 20413 [(5,4)] 0 [20403] [] [] [] [] [20410,20411,20412,20413] CONDITIONAL_S
MERGE 20414 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20416,20417,20414,20415] CONDITIONAL_S
Y_MEAS 20415 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20416,20417,20414,20415] CONDITIONAL_S
IDLE 20416 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20416,20417,20414,20415] CONDITIONAL_S
DISCARD 20417 [(5,4)] 0 [] [] [] [] [] [20416,20417,20414,20415] CONDITIONAL_S
INJECT_T 20418 [(0,4)] D [] [] [] [] [] [] none
MERGE 20419 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20426,20427,20428,20429] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20420 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20421 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20422 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20423 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20424 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20425 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20426 [(4,4),(5,4)] D [20419] [] [] [] [((4,4),(5,4))] [20426,20427,20428,20429] CONDITIONAL_S
Y_MEAS 20427 [(5,4)] HALF_D_PLUS_2 [20419] [] [] [] [] [20426,20427,20428,20429] CONDITIONAL_S
IDLE 20428 [(4,4)] HALF_D_PLUS_2 [20419] [] [] [] [] [20426,20427,20428,20429] CONDITIONAL_S
DISCARD 20429 [(5,4)] 0 [20419] [] [] [] [] [20426,20427,20428,20429] CONDITIONAL_S
INJECT_T 20430 [(0,4)] D [] [] [] [] [] [] none
MERGE 20431 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20440,20441,20438,20439] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20432 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20433 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20434 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20435 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20436 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20437 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20438 [(4,4),(5,4)] D [20431] [] [] [] [((4,4),(5,4))] [20440,20441,20438,20439] CONDITIONAL_S
Y_MEAS 20439 [(5,4)] HALF_D_PLUS_2 [20431] [] [] [] [] [20440,20441,20438,20439] CONDITIONAL_S
IDLE 20440 [(4,4)] HALF_D_PLUS_2 [20431] [] [] [] [] [20440,20441,20438,20439] CONDITIONAL_S
DISCARD 20441 [(5,4)] 0 [20431] [] [] [] [] [20440,20441,20438,20439] CONDITIONAL_S
INJECT_T 20442 [(0,4)] D [] [] [] [] [] [] none
MERGE 20443 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20450,20451,20452,20453] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20444 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20445 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20446 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20447 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20448 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20449 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20450 [(4,4),(5,4)] D [20443] [] [] [] [((4,4),(5,4))] [20450,20451,20452,20453] CONDITIONAL_S
Y_MEAS 20451 [(5,4)] HALF_D_PLUS_2 [20443] [] [] [] [] [20450,20451,20452,20453] CONDITIONAL_S
IDLE 20452 [(4,4)] HALF_D_PLUS_2 [20443] [] [] [] [] [20450,20451,20452,20453] CONDITIONAL_S
DISCARD 20453 [(5,4)] 0 [20443] [] [] [] [] [20450,20451,20452,20453] CONDITIONAL_S
MERGE 20454 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20456,20457,20454,20455] CONDITIONAL_S
Y_MEAS 20455 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20456,20457,20454,20455] CONDITIONAL_S
IDLE 20456 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20456,20457,20454,20455] CONDITIONAL_S
DISCARD 20457 [(5,4)] 0 [] [] [] [] [] [20456,20457,20454,20455] CONDITIONAL_S
INJECT_T 20458 [(0,4)] D [] [] [] [] [] [] none
MERGE 20459 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20466,20467,20468,20469] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20460 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20461 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20462 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20463 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20464 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20465 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20466 [(4,4),(5,4)] D [20459] [] [] [] [((4,4),(5,4))] [20466,20467,20468,20469] CONDITIONAL_S
Y_MEAS 20467 [(5,4)] HALF_D_PLUS_2 [20459] [] [] [] [] [20466,20467,20468,20469] CONDITIONAL_S
IDLE 20468 [(4,4)] HALF_D_PLUS_2 [20459] [] [] [] [] [20466,20467,20468,20469] CONDITIONAL_S
DISCARD 20469 [(5,4)] 0 [20459] [] [] [] [] [20466,20467,20468,20469] CONDITIONAL_S
INJECT_T 20470 [(0,4)] D [] [] [] [] [] [] none
MERGE 20471 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20480,20481,20478,20479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20472 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20473 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20474 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20475 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20476 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20477 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20478 [(4,4),(5,4)] D [20471] [] [] [] [((4,4),(5,4))] [20480,20481,20478,20479] CONDITIONAL_S
Y_MEAS 20479 [(5,4)] HALF_D_PLUS_2 [20471] [] [] [] [] [20480,20481,20478,20479] CONDITIONAL_S
IDLE 20480 [(4,4)] HALF_D_PLUS_2 [20471] [] [] [] [] [20480,20481,20478,20479] CONDITIONAL_S
DISCARD 20481 [(5,4)] 0 [20471] [] [] [] [] [20480,20481,20478,20479] CONDITIONAL_S
MERGE 20482 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20482,20483,20484,20485] CONDITIONAL_S
Y_MEAS 20483 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20482,20483,20484,20485] CONDITIONAL_S
IDLE 20484 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20482,20483,20484,20485] CONDITIONAL_S
DISCARD 20485 [(5,4)] 0 [] [] [] [] [] [20482,20483,20484,20485] CONDITIONAL_S
INJECT_T 20486 [(0,4)] D [] [] [] [] [] [] none
MERGE 20487 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20496,20497,20494,20495] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20488 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20489 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20490 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20491 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20492 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20493 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20494 [(4,4),(5,4)] D [20487] [] [] [] [((4,4),(5,4))] [20496,20497,20494,20495] CONDITIONAL_S
Y_MEAS 20495 [(5,4)] HALF_D_PLUS_2 [20487] [] [] [] [] [20496,20497,20494,20495] CONDITIONAL_S
IDLE 20496 [(4,4)] HALF_D_PLUS_2 [20487] [] [] [] [] [20496,20497,20494,20495] CONDITIONAL_S
DISCARD 20497 [(5,4)] 0 [20487] [] [] [] [] [20496,20497,20494,20495] CONDITIONAL_S
INJECT_T 20498 [(0,4)] D [] [] [] [] [] [] none
MERGE 20499 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20506,20507,20508,20509] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20500 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20501 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20502 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20503 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20504 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20505 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20506 [(4,4),(5,4)] D [20499] [] [] [] [((4,4),(5,4))] [20506,20507,20508,20509] CONDITIONAL_S
Y_MEAS 20507 [(5,4)] HALF_D_PLUS_2 [20499] [] [] [] [] [20506,20507,20508,20509] CONDITIONAL_S
IDLE 20508 [(4,4)] HALF_D_PLUS_2 [20499] [] [] [] [] [20506,20507,20508,20509] CONDITIONAL_S
DISCARD 20509 [(5,4)] 0 [20499] [] [] [] [] [20506,20507,20508,20509] CONDITIONAL_S
MERGE 20510 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20512,20513,20510,20511] CONDITIONAL_S
Y_MEAS 20511 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20512,20513,20510,20511] CONDITIONAL_S
IDLE 20512 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20512,20513,20510,20511] CONDITIONAL_S
DISCARD 20513 [(5,4)] 0 [] [] [] [] [] [20512,20513,20510,20511] CONDITIONAL_S
INJECT_T 20514 [(0,4)] D [] [] [] [] [] [] none
MERGE 20515 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20522,20523,20524,20525] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20516 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20517 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20518 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20519 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20520 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20521 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20522 [(4,4),(5,4)] D [20515] [] [] [] [((4,4),(5,4))] [20522,20523,20524,20525] CONDITIONAL_S
Y_MEAS 20523 [(5,4)] HALF_D_PLUS_2 [20515] [] [] [] [] [20522,20523,20524,20525] CONDITIONAL_S
IDLE 20524 [(4,4)] HALF_D_PLUS_2 [20515] [] [] [] [] [20522,20523,20524,20525] CONDITIONAL_S
DISCARD 20525 [(5,4)] 0 [20515] [] [] [] [] [20522,20523,20524,20525] CONDITIONAL_S
INJECT_T 20526 [(0,4)] D [] [] [] [] [] [] none
MERGE 20527 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20536,20537,20534,20535] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20528 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20529 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20530 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20531 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20532 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20533 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20534 [(4,4),(5,4)] D [20527] [] [] [] [((4,4),(5,4))] [20536,20537,20534,20535] CONDITIONAL_S
Y_MEAS 20535 [(5,4)] HALF_D_PLUS_2 [20527] [] [] [] [] [20536,20537,20534,20535] CONDITIONAL_S
IDLE 20536 [(4,4)] HALF_D_PLUS_2 [20527] [] [] [] [] [20536,20537,20534,20535] CONDITIONAL_S
DISCARD 20537 [(5,4)] 0 [20527] [] [] [] [] [20536,20537,20534,20535] CONDITIONAL_S
MERGE 20538 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20538,20539,20540,20541] CONDITIONAL_S
Y_MEAS 20539 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20538,20539,20540,20541] CONDITIONAL_S
IDLE 20540 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20538,20539,20540,20541] CONDITIONAL_S
DISCARD 20541 [(5,4)] 0 [] [] [] [] [] [20538,20539,20540,20541] CONDITIONAL_S
INJECT_T 20542 [(0,4)] D [] [] [] [] [] [] none
MERGE 20543 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20552,20553,20550,20551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20544 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20545 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20546 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20547 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20548 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20549 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20550 [(4,4),(5,4)] D [20543] [] [] [] [((4,4),(5,4))] [20552,20553,20550,20551] CONDITIONAL_S
Y_MEAS 20551 [(5,4)] HALF_D_PLUS_2 [20543] [] [] [] [] [20552,20553,20550,20551] CONDITIONAL_S
IDLE 20552 [(4,4)] HALF_D_PLUS_2 [20543] [] [] [] [] [20552,20553,20550,20551] CONDITIONAL_S
DISCARD 20553 [(5,4)] 0 [20543] [] [] [] [] [20552,20553,20550,20551] CONDITIONAL_S
INJECT_T 20554 [(0,4)] D [] [] [] [] [] [] none
MERGE 20555 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20562,20563,20564,20565] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20556 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20557 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20558 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20559 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20560 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20561 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20562 [(4,4),(5,4)] D [20555] [] [] [] [((4,4),(5,4))] [20562,20563,20564,20565] CONDITIONAL_S
Y_MEAS 20563 [(5,4)] HALF_D_PLUS_2 [20555] [] [] [] [] [20562,20563,20564,20565] CONDITIONAL_S
IDLE 20564 [(4,4)] HALF_D_PLUS_2 [20555] [] [] [] [] [20562,20563,20564,20565] CONDITIONAL_S
DISCARD 20565 [(5,4)] 0 [20555] [] [] [] [] [20562,20563,20564,20565] CONDITIONAL_S
INJECT_T 20566 [(0,4)] D [] [] [] [] [] [] none
MERGE 20567 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20576,20577,20574,20575] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20568 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20569 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20570 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20571 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20572 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20573 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20574 [(4,4),(5,4)] D [20567] [] [] [] [((4,4),(5,4))] [20576,20577,20574,20575] CONDITIONAL_S
Y_MEAS 20575 [(5,4)] HALF_D_PLUS_2 [20567] [] [] [] [] [20576,20577,20574,20575] CONDITIONAL_S
IDLE 20576 [(4,4)] HALF_D_PLUS_2 [20567] [] [] [] [] [20576,20577,20574,20575] CONDITIONAL_S
DISCARD 20577 [(5,4)] 0 [20567] [] [] [] [] [20576,20577,20574,20575] CONDITIONAL_S
INJECT_T 20578 [(0,4)] D [] [] [] [] [] [] none
MERGE 20579 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20586,20587,20588,20589] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20580 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20581 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20582 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20583 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20584 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20585 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20586 [(4,4),(5,4)] D [20579] [] [] [] [((4,4),(5,4))] [20586,20587,20588,20589] CONDITIONAL_S
Y_MEAS 20587 [(5,4)] HALF_D_PLUS_2 [20579] [] [] [] [] [20586,20587,20588,20589] CONDITIONAL_S
IDLE 20588 [(4,4)] HALF_D_PLUS_2 [20579] [] [] [] [] [20586,20587,20588,20589] CONDITIONAL_S
DISCARD 20589 [(5,4)] 0 [20579] [] [] [] [] [20586,20587,20588,20589] CONDITIONAL_S
INJECT_T 20590 [(0,4)] D [] [] [] [] [] [] none
MERGE 20591 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20600,20601,20598,20599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20592 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20593 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20594 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20595 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20596 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20597 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20598 [(4,4),(5,4)] D [20591] [] [] [] [((4,4),(5,4))] [20600,20601,20598,20599] CONDITIONAL_S
Y_MEAS 20599 [(5,4)] HALF_D_PLUS_2 [20591] [] [] [] [] [20600,20601,20598,20599] CONDITIONAL_S
IDLE 20600 [(4,4)] HALF_D_PLUS_2 [20591] [] [] [] [] [20600,20601,20598,20599] CONDITIONAL_S
DISCARD 20601 [(5,4)] 0 [20591] [] [] [] [] [20600,20601,20598,20599] CONDITIONAL_S
MERGE 20602 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20602,20603,20604,20605] CONDITIONAL_S
Y_MEAS 20603 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20602,20603,20604,20605] CONDITIONAL_S
IDLE 20604 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20602,20603,20604,20605] CONDITIONAL_S
DISCARD 20605 [(5,4)] 0 [] [] [] [] [] [20602,20603,20604,20605] CONDITIONAL_S
INJECT_T 20606 [(0,4)] D [] [] [] [] [] [] none
MERGE 20607 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20616,20617,20614,20615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20608 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20609 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20610 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20611 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20612 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20613 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20614 [(4,4),(5,4)] D [20607] [] [] [] [((4,4),(5,4))] [20616,20617,20614,20615] CONDITIONAL_S
Y_MEAS 20615 [(5,4)] HALF_D_PLUS_2 [20607] [] [] [] [] [20616,20617,20614,20615] CONDITIONAL_S
IDLE 20616 [(4,4)] HALF_D_PLUS_2 [20607] [] [] [] [] [20616,20617,20614,20615] CONDITIONAL_S
DISCARD 20617 [(5,4)] 0 [20607] [] [] [] [] [20616,20617,20614,20615] CONDITIONAL_S
INJECT_T 20618 [(0,4)] D [] [] [] [] [] [] none
MERGE 20619 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20626,20627,20628,20629] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20620 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20621 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20622 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20623 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20624 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20625 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20626 [(4,4),(5,4)] D [20619] [] [] [] [((4,4),(5,4))] [20626,20627,20628,20629] CONDITIONAL_S
Y_MEAS 20627 [(5,4)] HALF_D_PLUS_2 [20619] [] [] [] [] [20626,20627,20628,20629] CONDITIONAL_S
IDLE 20628 [(4,4)] HALF_D_PLUS_2 [20619] [] [] [] [] [20626,20627,20628,20629] CONDITIONAL_S
DISCARD 20629 [(5,4)] 0 [20619] [] [] [] [] [20626,20627,20628,20629] CONDITIONAL_S
MERGE 20630 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20632,20633,20630,20631] CONDITIONAL_S
Y_MEAS 20631 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20632,20633,20630,20631] CONDITIONAL_S
IDLE 20632 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20632,20633,20630,20631] CONDITIONAL_S
DISCARD 20633 [(5,4)] 0 [] [] [] [] [] [20632,20633,20630,20631] CONDITIONAL_S
INJECT_T 20634 [(0,4)] D [] [] [] [] [] [] none
MERGE 20635 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20642,20643,20644,20645] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20636 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20637 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20638 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20639 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20640 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20641 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20642 [(4,4),(5,4)] D [20635] [] [] [] [((4,4),(5,4))] [20642,20643,20644,20645] CONDITIONAL_S
Y_MEAS 20643 [(5,4)] HALF_D_PLUS_2 [20635] [] [] [] [] [20642,20643,20644,20645] CONDITIONAL_S
IDLE 20644 [(4,4)] HALF_D_PLUS_2 [20635] [] [] [] [] [20642,20643,20644,20645] CONDITIONAL_S
DISCARD 20645 [(5,4)] 0 [20635] [] [] [] [] [20642,20643,20644,20645] CONDITIONAL_S
MERGE 20646 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20648,20649,20646,20647] CONDITIONAL_S
Y_MEAS 20647 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20648,20649,20646,20647] CONDITIONAL_S
IDLE 20648 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20648,20649,20646,20647] CONDITIONAL_S
DISCARD 20649 [(5,4)] 0 [] [] [] [] [] [20648,20649,20646,20647] CONDITIONAL_S
INJECT_T 20650 [(0,4)] D [] [] [] [] [] [] none
MERGE 20651 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20658,20659,20660,20661] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20652 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20653 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20654 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20655 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20656 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20657 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20658 [(4,4),(5,4)] D [20651] [] [] [] [((4,4),(5,4))] [20658,20659,20660,20661] CONDITIONAL_S
Y_MEAS 20659 [(5,4)] HALF_D_PLUS_2 [20651] [] [] [] [] [20658,20659,20660,20661] CONDITIONAL_S
IDLE 20660 [(4,4)] HALF_D_PLUS_2 [20651] [] [] [] [] [20658,20659,20660,20661] CONDITIONAL_S
DISCARD 20661 [(5,4)] 0 [20651] [] [] [] [] [20658,20659,20660,20661] CONDITIONAL_S
INJECT_T 20662 [(0,4)] D [] [] [] [] [] [] none
MERGE 20663 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20672,20673,20670,20671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20664 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20665 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20666 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20667 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20668 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20669 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20670 [(4,4),(5,4)] D [20663] [] [] [] [((4,4),(5,4))] [20672,20673,20670,20671] CONDITIONAL_S
Y_MEAS 20671 [(5,4)] HALF_D_PLUS_2 [20663] [] [] [] [] [20672,20673,20670,20671] CONDITIONAL_S
IDLE 20672 [(4,4)] HALF_D_PLUS_2 [20663] [] [] [] [] [20672,20673,20670,20671] CONDITIONAL_S
DISCARD 20673 [(5,4)] 0 [20663] [] [] [] [] [20672,20673,20670,20671] CONDITIONAL_S
MERGE 20674 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20674,20675,20676,20677] CONDITIONAL_S
Y_MEAS 20675 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20674,20675,20676,20677] CONDITIONAL_S
IDLE 20676 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20674,20675,20676,20677] CONDITIONAL_S
DISCARD 20677 [(5,4)] 0 [] [] [] [] [] [20674,20675,20676,20677] CONDITIONAL_S
INJECT_T 20678 [(0,4)] D [] [] [] [] [] [] none
MERGE 20679 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20688,20689,20686,20687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20680 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20681 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20682 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20683 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20684 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20685 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20686 [(4,4),(5,4)] D [20679] [] [] [] [((4,4),(5,4))] [20688,20689,20686,20687] CONDITIONAL_S
Y_MEAS 20687 [(5,4)] HALF_D_PLUS_2 [20679] [] [] [] [] [20688,20689,20686,20687] CONDITIONAL_S
IDLE 20688 [(4,4)] HALF_D_PLUS_2 [20679] [] [] [] [] [20688,20689,20686,20687] CONDITIONAL_S
DISCARD 20689 [(5,4)] 0 [20679] [] [] [] [] [20688,20689,20686,20687] CONDITIONAL_S
MERGE 20690 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20690,20691,20692,20693] CONDITIONAL_S
Y_MEAS 20691 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20690,20691,20692,20693] CONDITIONAL_S
IDLE 20692 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20690,20691,20692,20693] CONDITIONAL_S
DISCARD 20693 [(5,4)] 0 [] [] [] [] [] [20690,20691,20692,20693] CONDITIONAL_S
INJECT_T 20694 [(0,4)] D [] [] [] [] [] [] none
MERGE 20695 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20704,20705,20702,20703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20696 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20697 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20698 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20699 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20700 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20701 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20702 [(4,4),(5,4)] D [20695] [] [] [] [((4,4),(5,4))] [20704,20705,20702,20703] CONDITIONAL_S
Y_MEAS 20703 [(5,4)] HALF_D_PLUS_2 [20695] [] [] [] [] [20704,20705,20702,20703] CONDITIONAL_S
IDLE 20704 [(4,4)] HALF_D_PLUS_2 [20695] [] [] [] [] [20704,20705,20702,20703] CONDITIONAL_S
DISCARD 20705 [(5,4)] 0 [20695] [] [] [] [] [20704,20705,20702,20703] CONDITIONAL_S
INJECT_T 20706 [(0,4)] D [] [] [] [] [] [] none
MERGE 20707 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20714,20715,20716,20717] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20708 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20709 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20710 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20711 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20712 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20713 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20714 [(4,4),(5,4)] D [20707] [] [] [] [((4,4),(5,4))] [20714,20715,20716,20717] CONDITIONAL_S
Y_MEAS 20715 [(5,4)] HALF_D_PLUS_2 [20707] [] [] [] [] [20714,20715,20716,20717] CONDITIONAL_S
IDLE 20716 [(4,4)] HALF_D_PLUS_2 [20707] [] [] [] [] [20714,20715,20716,20717] CONDITIONAL_S
DISCARD 20717 [(5,4)] 0 [20707] [] [] [] [] [20714,20715,20716,20717] CONDITIONAL_S
MERGE 20718 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20720,20721,20718,20719] CONDITIONAL_S
Y_MEAS 20719 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20720,20721,20718,20719] CONDITIONAL_S
IDLE 20720 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20720,20721,20718,20719] CONDITIONAL_S
DISCARD 20721 [(5,4)] 0 [] [] [] [] [] [20720,20721,20718,20719] CONDITIONAL_S
INJECT_T 20722 [(0,4)] D [] [] [] [] [] [] none
MERGE 20723 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20730,20731,20732,20733] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20724 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20725 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20726 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20727 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20728 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20729 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20730 [(4,4),(5,4)] D [20723] [] [] [] [((4,4),(5,4))] [20730,20731,20732,20733] CONDITIONAL_S
Y_MEAS 20731 [(5,4)] HALF_D_PLUS_2 [20723] [] [] [] [] [20730,20731,20732,20733] CONDITIONAL_S
IDLE 20732 [(4,4)] HALF_D_PLUS_2 [20723] [] [] [] [] [20730,20731,20732,20733] CONDITIONAL_S
DISCARD 20733 [(5,4)] 0 [20723] [] [] [] [] [20730,20731,20732,20733] CONDITIONAL_S
MERGE 20734 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20736,20737,20734,20735] CONDITIONAL_S
Y_MEAS 20735 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20736,20737,20734,20735] CONDITIONAL_S
IDLE 20736 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20736,20737,20734,20735] CONDITIONAL_S
DISCARD 20737 [(5,4)] 0 [] [] [] [] [] [20736,20737,20734,20735] CONDITIONAL_S
INJECT_T 20738 [(0,4)] D [] [] [] [] [] [] none
MERGE 20739 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20746,20747,20748,20749] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20740 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20741 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20742 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20743 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20744 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20745 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20746 [(4,4),(5,4)] D [20739] [] [] [] [((4,4),(5,4))] [20746,20747,20748,20749] CONDITIONAL_S
Y_MEAS 20747 [(5,4)] HALF_D_PLUS_2 [20739] [] [] [] [] [20746,20747,20748,20749] CONDITIONAL_S
IDLE 20748 [(4,4)] HALF_D_PLUS_2 [20739] [] [] [] [] [20746,20747,20748,20749] CONDITIONAL_S
DISCARD 20749 [(5,4)] 0 [20739] [] [] [] [] [20746,20747,20748,20749] CONDITIONAL_S
MERGE 20750 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20752,20753,20750,20751] CONDITIONAL_S
Y_MEAS 20751 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20752,20753,20750,20751] CONDITIONAL_S
IDLE 20752 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20752,20753,20750,20751] CONDITIONAL_S
DISCARD 20753 [(5,4)] 0 [] [] [] [] [] [20752,20753,20750,20751] CONDITIONAL_S
INJECT_T 20754 [(0,4)] D [] [] [] [] [] [] none
MERGE 20755 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20762,20763,20764,20765] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20756 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20757 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20758 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20759 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20760 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20761 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20762 [(4,4),(5,4)] D [20755] [] [] [] [((4,4),(5,4))] [20762,20763,20764,20765] CONDITIONAL_S
Y_MEAS 20763 [(5,4)] HALF_D_PLUS_2 [20755] [] [] [] [] [20762,20763,20764,20765] CONDITIONAL_S
IDLE 20764 [(4,4)] HALF_D_PLUS_2 [20755] [] [] [] [] [20762,20763,20764,20765] CONDITIONAL_S
DISCARD 20765 [(5,4)] 0 [20755] [] [] [] [] [20762,20763,20764,20765] CONDITIONAL_S
MERGE 20766 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20768,20769,20766,20767] CONDITIONAL_S
Y_MEAS 20767 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20768,20769,20766,20767] CONDITIONAL_S
IDLE 20768 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20768,20769,20766,20767] CONDITIONAL_S
DISCARD 20769 [(5,4)] 0 [] [] [] [] [] [20768,20769,20766,20767] CONDITIONAL_S
INJECT_T 20770 [(0,4)] D [] [] [] [] [] [] none
MERGE 20771 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20778,20779,20780,20781] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20772 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20773 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20774 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20775 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20776 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20777 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20778 [(4,4),(5,4)] D [20771] [] [] [] [((4,4),(5,4))] [20778,20779,20780,20781] CONDITIONAL_S
Y_MEAS 20779 [(5,4)] HALF_D_PLUS_2 [20771] [] [] [] [] [20778,20779,20780,20781] CONDITIONAL_S
IDLE 20780 [(4,4)] HALF_D_PLUS_2 [20771] [] [] [] [] [20778,20779,20780,20781] CONDITIONAL_S
DISCARD 20781 [(5,4)] 0 [20771] [] [] [] [] [20778,20779,20780,20781] CONDITIONAL_S
INJECT_T 20782 [(0,4)] D [] [] [] [] [] [] none
MERGE 20783 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20792,20793,20790,20791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20784 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20785 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20786 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20787 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20788 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20789 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20790 [(4,4),(5,4)] D [20783] [] [] [] [((4,4),(5,4))] [20792,20793,20790,20791] CONDITIONAL_S
Y_MEAS 20791 [(5,4)] HALF_D_PLUS_2 [20783] [] [] [] [] [20792,20793,20790,20791] CONDITIONAL_S
IDLE 20792 [(4,4)] HALF_D_PLUS_2 [20783] [] [] [] [] [20792,20793,20790,20791] CONDITIONAL_S
DISCARD 20793 [(5,4)] 0 [20783] [] [] [] [] [20792,20793,20790,20791] CONDITIONAL_S
INJECT_T 20794 [(0,4)] D [] [] [] [] [] [] none
MERGE 20795 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20802,20803,20804,20805] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20796 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20797 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20798 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20799 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20800 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20801 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20802 [(4,4),(5,4)] D [20795] [] [] [] [((4,4),(5,4))] [20802,20803,20804,20805] CONDITIONAL_S
Y_MEAS 20803 [(5,4)] HALF_D_PLUS_2 [20795] [] [] [] [] [20802,20803,20804,20805] CONDITIONAL_S
IDLE 20804 [(4,4)] HALF_D_PLUS_2 [20795] [] [] [] [] [20802,20803,20804,20805] CONDITIONAL_S
DISCARD 20805 [(5,4)] 0 [20795] [] [] [] [] [20802,20803,20804,20805] CONDITIONAL_S
MERGE 20806 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20808,20809,20806,20807] CONDITIONAL_S
Y_MEAS 20807 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20808,20809,20806,20807] CONDITIONAL_S
IDLE 20808 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20808,20809,20806,20807] CONDITIONAL_S
DISCARD 20809 [(5,4)] 0 [] [] [] [] [] [20808,20809,20806,20807] CONDITIONAL_S
INJECT_T 20810 [(0,4)] D [] [] [] [] [] [] none
MERGE 20811 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20818,20819,20820,20821] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20812 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20813 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20814 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20815 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20816 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20817 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20818 [(4,4),(5,4)] D [20811] [] [] [] [((4,4),(5,4))] [20818,20819,20820,20821] CONDITIONAL_S
Y_MEAS 20819 [(5,4)] HALF_D_PLUS_2 [20811] [] [] [] [] [20818,20819,20820,20821] CONDITIONAL_S
IDLE 20820 [(4,4)] HALF_D_PLUS_2 [20811] [] [] [] [] [20818,20819,20820,20821] CONDITIONAL_S
DISCARD 20821 [(5,4)] 0 [20811] [] [] [] [] [20818,20819,20820,20821] CONDITIONAL_S
INJECT_T 20822 [(0,4)] D [] [] [] [] [] [] none
MERGE 20823 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20832,20833,20830,20831] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20824 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20825 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20826 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20827 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20828 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20829 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20830 [(4,4),(5,4)] D [20823] [] [] [] [((4,4),(5,4))] [20832,20833,20830,20831] CONDITIONAL_S
Y_MEAS 20831 [(5,4)] HALF_D_PLUS_2 [20823] [] [] [] [] [20832,20833,20830,20831] CONDITIONAL_S
IDLE 20832 [(4,4)] HALF_D_PLUS_2 [20823] [] [] [] [] [20832,20833,20830,20831] CONDITIONAL_S
DISCARD 20833 [(5,4)] 0 [20823] [] [] [] [] [20832,20833,20830,20831] CONDITIONAL_S
INJECT_T 20834 [(0,4)] D [] [] [] [] [] [] none
MERGE 20835 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20842,20843,20844,20845] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20836 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20837 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20838 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20839 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20840 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20841 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20842 [(4,4),(5,4)] D [20835] [] [] [] [((4,4),(5,4))] [20842,20843,20844,20845] CONDITIONAL_S
Y_MEAS 20843 [(5,4)] HALF_D_PLUS_2 [20835] [] [] [] [] [20842,20843,20844,20845] CONDITIONAL_S
IDLE 20844 [(4,4)] HALF_D_PLUS_2 [20835] [] [] [] [] [20842,20843,20844,20845] CONDITIONAL_S
DISCARD 20845 [(5,4)] 0 [20835] [] [] [] [] [20842,20843,20844,20845] CONDITIONAL_S
INJECT_T 20846 [(0,4)] D [] [] [] [] [] [] none
MERGE 20847 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20856,20857,20854,20855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20848 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20849 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20850 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20851 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20852 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20853 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20854 [(4,4),(5,4)] D [20847] [] [] [] [((4,4),(5,4))] [20856,20857,20854,20855] CONDITIONAL_S
Y_MEAS 20855 [(5,4)] HALF_D_PLUS_2 [20847] [] [] [] [] [20856,20857,20854,20855] CONDITIONAL_S
IDLE 20856 [(4,4)] HALF_D_PLUS_2 [20847] [] [] [] [] [20856,20857,20854,20855] CONDITIONAL_S
DISCARD 20857 [(5,4)] 0 [20847] [] [] [] [] [20856,20857,20854,20855] CONDITIONAL_S
MERGE 20858 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20858,20859,20860,20861] CONDITIONAL_S
Y_MEAS 20859 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20858,20859,20860,20861] CONDITIONAL_S
IDLE 20860 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20858,20859,20860,20861] CONDITIONAL_S
DISCARD 20861 [(5,4)] 0 [] [] [] [] [] [20858,20859,20860,20861] CONDITIONAL_S
INJECT_T 20862 [(0,4)] D [] [] [] [] [] [] none
MERGE 20863 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20872,20873,20870,20871] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20864 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20865 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20866 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20867 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20868 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20869 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20870 [(4,4),(5,4)] D [20863] [] [] [] [((4,4),(5,4))] [20872,20873,20870,20871] CONDITIONAL_S
Y_MEAS 20871 [(5,4)] HALF_D_PLUS_2 [20863] [] [] [] [] [20872,20873,20870,20871] CONDITIONAL_S
IDLE 20872 [(4,4)] HALF_D_PLUS_2 [20863] [] [] [] [] [20872,20873,20870,20871] CONDITIONAL_S
DISCARD 20873 [(5,4)] 0 [20863] [] [] [] [] [20872,20873,20870,20871] CONDITIONAL_S
INJECT_T 20874 [(0,4)] D [] [] [] [] [] [] none
MERGE 20875 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20882,20883,20884,20885] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20876 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20877 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20878 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20879 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20880 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20881 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20882 [(4,4),(5,4)] D [20875] [] [] [] [((4,4),(5,4))] [20882,20883,20884,20885] CONDITIONAL_S
Y_MEAS 20883 [(5,4)] HALF_D_PLUS_2 [20875] [] [] [] [] [20882,20883,20884,20885] CONDITIONAL_S
IDLE 20884 [(4,4)] HALF_D_PLUS_2 [20875] [] [] [] [] [20882,20883,20884,20885] CONDITIONAL_S
DISCARD 20885 [(5,4)] 0 [20875] [] [] [] [] [20882,20883,20884,20885] CONDITIONAL_S
INJECT_T 20886 [(0,4)] D [] [] [] [] [] [] none
MERGE 20887 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20896,20897,20894,20895] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20888 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20889 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20890 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20891 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20892 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20893 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20894 [(4,4),(5,4)] D [20887] [] [] [] [((4,4),(5,4))] [20896,20897,20894,20895] CONDITIONAL_S
Y_MEAS 20895 [(5,4)] HALF_D_PLUS_2 [20887] [] [] [] [] [20896,20897,20894,20895] CONDITIONAL_S
IDLE 20896 [(4,4)] HALF_D_PLUS_2 [20887] [] [] [] [] [20896,20897,20894,20895] CONDITIONAL_S
DISCARD 20897 [(5,4)] 0 [20887] [] [] [] [] [20896,20897,20894,20895] CONDITIONAL_S
INJECT_T 20898 [(0,4)] D [] [] [] [] [] [] none
MERGE 20899 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20906,20907,20908,20909] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20900 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20901 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20902 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20903 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20904 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20905 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20906 [(4,4),(5,4)] D [20899] [] [] [] [((4,4),(5,4))] [20906,20907,20908,20909] CONDITIONAL_S
Y_MEAS 20907 [(5,4)] HALF_D_PLUS_2 [20899] [] [] [] [] [20906,20907,20908,20909] CONDITIONAL_S
IDLE 20908 [(4,4)] HALF_D_PLUS_2 [20899] [] [] [] [] [20906,20907,20908,20909] CONDITIONAL_S
DISCARD 20909 [(5,4)] 0 [20899] [] [] [] [] [20906,20907,20908,20909] CONDITIONAL_S
INJECT_T 20910 [(0,4)] D [] [] [] [] [] [] none
MERGE 20911 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20920,20921,20918,20919] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20912 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20913 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20914 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20915 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20916 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20917 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20918 [(4,4),(5,4)] D [20911] [] [] [] [((4,4),(5,4))] [20920,20921,20918,20919] CONDITIONAL_S
Y_MEAS 20919 [(5,4)] HALF_D_PLUS_2 [20911] [] [] [] [] [20920,20921,20918,20919] CONDITIONAL_S
IDLE 20920 [(4,4)] HALF_D_PLUS_2 [20911] [] [] [] [] [20920,20921,20918,20919] CONDITIONAL_S
DISCARD 20921 [(5,4)] 0 [20911] [] [] [] [] [20920,20921,20918,20919] CONDITIONAL_S
MERGE 20922 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20922,20923,20924,20925] CONDITIONAL_S
Y_MEAS 20923 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20922,20923,20924,20925] CONDITIONAL_S
IDLE 20924 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20922,20923,20924,20925] CONDITIONAL_S
DISCARD 20925 [(5,4)] 0 [] [] [] [] [] [20922,20923,20924,20925] CONDITIONAL_S
INJECT_T 20926 [(0,4)] D [] [] [] [] [] [] none
MERGE 20927 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20936,20937,20934,20935] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20928 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20929 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20930 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20931 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20932 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20933 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20934 [(4,4),(5,4)] D [20927] [] [] [] [((4,4),(5,4))] [20936,20937,20934,20935] CONDITIONAL_S
Y_MEAS 20935 [(5,4)] HALF_D_PLUS_2 [20927] [] [] [] [] [20936,20937,20934,20935] CONDITIONAL_S
IDLE 20936 [(4,4)] HALF_D_PLUS_2 [20927] [] [] [] [] [20936,20937,20934,20935] CONDITIONAL_S
DISCARD 20937 [(5,4)] 0 [20927] [] [] [] [] [20936,20937,20934,20935] CONDITIONAL_S
INJECT_T 20938 [(0,4)] D [] [] [] [] [] [] none
MERGE 20939 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20946,20947,20948,20949] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20940 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20941 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20942 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20943 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20944 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20945 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20946 [(4,4),(5,4)] D [20939] [] [] [] [((4,4),(5,4))] [20946,20947,20948,20949] CONDITIONAL_S
Y_MEAS 20947 [(5,4)] HALF_D_PLUS_2 [20939] [] [] [] [] [20946,20947,20948,20949] CONDITIONAL_S
IDLE 20948 [(4,4)] HALF_D_PLUS_2 [20939] [] [] [] [] [20946,20947,20948,20949] CONDITIONAL_S
DISCARD 20949 [(5,4)] 0 [20939] [] [] [] [] [20946,20947,20948,20949] CONDITIONAL_S
INJECT_T 20950 [(0,4)] D [] [] [] [] [] [] none
MERGE 20951 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20960,20961,20958,20959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20952 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20953 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20954 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20955 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20956 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20957 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20958 [(4,4),(5,4)] D [20951] [] [] [] [((4,4),(5,4))] [20960,20961,20958,20959] CONDITIONAL_S
Y_MEAS 20959 [(5,4)] HALF_D_PLUS_2 [20951] [] [] [] [] [20960,20961,20958,20959] CONDITIONAL_S
IDLE 20960 [(4,4)] HALF_D_PLUS_2 [20951] [] [] [] [] [20960,20961,20958,20959] CONDITIONAL_S
DISCARD 20961 [(5,4)] 0 [20951] [] [] [] [] [20960,20961,20958,20959] CONDITIONAL_S
INJECT_T 20962 [(0,4)] D [] [] [] [] [] [] none
MERGE 20963 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20970,20971,20972,20973] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20964 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20965 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20966 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20967 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20968 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20969 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20970 [(4,4),(5,4)] D [20963] [] [] [] [((4,4),(5,4))] [20970,20971,20972,20973] CONDITIONAL_S
Y_MEAS 20971 [(5,4)] HALF_D_PLUS_2 [20963] [] [] [] [] [20970,20971,20972,20973] CONDITIONAL_S
IDLE 20972 [(4,4)] HALF_D_PLUS_2 [20963] [] [] [] [] [20970,20971,20972,20973] CONDITIONAL_S
DISCARD 20973 [(5,4)] 0 [20963] [] [] [] [] [20970,20971,20972,20973] CONDITIONAL_S
INJECT_T 20974 [(0,4)] D [] [] [] [] [] [] none
MERGE 20975 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20984,20985,20982,20983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20976 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20977 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20978 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20979 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20980 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20981 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20982 [(4,4),(5,4)] D [20975] [] [] [] [((4,4),(5,4))] [20984,20985,20982,20983] CONDITIONAL_S
Y_MEAS 20983 [(5,4)] HALF_D_PLUS_2 [20975] [] [] [] [] [20984,20985,20982,20983] CONDITIONAL_S
IDLE 20984 [(4,4)] HALF_D_PLUS_2 [20975] [] [] [] [] [20984,20985,20982,20983] CONDITIONAL_S
DISCARD 20985 [(5,4)] 0 [20975] [] [] [] [] [20984,20985,20982,20983] CONDITIONAL_S
INJECT_T 20986 [(0,4)] D [] [] [] [] [] [] none
MERGE 20987 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20994,20995,20996,20997] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20988 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20989 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20990 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20991 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20992 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20993 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20994 [(4,4),(5,4)] D [20987] [] [] [] [((4,4),(5,4))] [20994,20995,20996,20997] CONDITIONAL_S
Y_MEAS 20995 [(5,4)] HALF_D_PLUS_2 [20987] [] [] [] [] [20994,20995,20996,20997] CONDITIONAL_S
IDLE 20996 [(4,4)] HALF_D_PLUS_2 [20987] [] [] [] [] [20994,20995,20996,20997] CONDITIONAL_S
DISCARD 20997 [(5,4)] 0 [20987] [] [] [] [] [20994,20995,20996,20997] CONDITIONAL_S
INJECT_T 20998 [(0,4)] D [] [] [] [] [] [] none
MERGE 20999 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21008,21009,21006,21007] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21000 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21001 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21002 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21003 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21004 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21005 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21006 [(4,4),(5,4)] D [20999] [] [] [] [((4,4),(5,4))] [21008,21009,21006,21007] CONDITIONAL_S
Y_MEAS 21007 [(5,4)] HALF_D_PLUS_2 [20999] [] [] [] [] [21008,21009,21006,21007] CONDITIONAL_S
IDLE 21008 [(4,4)] HALF_D_PLUS_2 [20999] [] [] [] [] [21008,21009,21006,21007] CONDITIONAL_S
DISCARD 21009 [(5,4)] 0 [20999] [] [] [] [] [21008,21009,21006,21007] CONDITIONAL_S
MERGE 21010 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21010,21011,21012,21013] CONDITIONAL_S
Y_MEAS 21011 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21010,21011,21012,21013] CONDITIONAL_S
IDLE 21012 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21010,21011,21012,21013] CONDITIONAL_S
DISCARD 21013 [(5,4)] 0 [] [] [] [] [] [21010,21011,21012,21013] CONDITIONAL_S
INJECT_T 21014 [(0,4)] D [] [] [] [] [] [] none
MERGE 21015 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21024,21025,21022,21023] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21016 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21017 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21018 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21019 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21020 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21021 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21022 [(4,4),(5,4)] D [21015] [] [] [] [((4,4),(5,4))] [21024,21025,21022,21023] CONDITIONAL_S
Y_MEAS 21023 [(5,4)] HALF_D_PLUS_2 [21015] [] [] [] [] [21024,21025,21022,21023] CONDITIONAL_S
IDLE 21024 [(4,4)] HALF_D_PLUS_2 [21015] [] [] [] [] [21024,21025,21022,21023] CONDITIONAL_S
DISCARD 21025 [(5,4)] 0 [21015] [] [] [] [] [21024,21025,21022,21023] CONDITIONAL_S
INJECT_T 21026 [(0,4)] D [] [] [] [] [] [] none
MERGE 21027 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21034,21035,21036,21037] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21028 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21029 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21030 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21031 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21032 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21033 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21034 [(4,4),(5,4)] D [21027] [] [] [] [((4,4),(5,4))] [21034,21035,21036,21037] CONDITIONAL_S
Y_MEAS 21035 [(5,4)] HALF_D_PLUS_2 [21027] [] [] [] [] [21034,21035,21036,21037] CONDITIONAL_S
IDLE 21036 [(4,4)] HALF_D_PLUS_2 [21027] [] [] [] [] [21034,21035,21036,21037] CONDITIONAL_S
DISCARD 21037 [(5,4)] 0 [21027] [] [] [] [] [21034,21035,21036,21037] CONDITIONAL_S
INJECT_T 21038 [(0,4)] D [] [] [] [] [] [] none
MERGE 21039 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21048,21049,21046,21047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21040 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21041 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21042 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21043 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21044 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21045 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21046 [(4,4),(5,4)] D [21039] [] [] [] [((4,4),(5,4))] [21048,21049,21046,21047] CONDITIONAL_S
Y_MEAS 21047 [(5,4)] HALF_D_PLUS_2 [21039] [] [] [] [] [21048,21049,21046,21047] CONDITIONAL_S
IDLE 21048 [(4,4)] HALF_D_PLUS_2 [21039] [] [] [] [] [21048,21049,21046,21047] CONDITIONAL_S
DISCARD 21049 [(5,4)] 0 [21039] [] [] [] [] [21048,21049,21046,21047] CONDITIONAL_S
INJECT_T 21050 [(0,4)] D [] [] [] [] [] [] none
MERGE 21051 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21058,21059,21060,21061] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21052 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21053 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21054 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21055 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21056 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21057 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21058 [(4,4),(5,4)] D [21051] [] [] [] [((4,4),(5,4))] [21058,21059,21060,21061] CONDITIONAL_S
Y_MEAS 21059 [(5,4)] HALF_D_PLUS_2 [21051] [] [] [] [] [21058,21059,21060,21061] CONDITIONAL_S
IDLE 21060 [(4,4)] HALF_D_PLUS_2 [21051] [] [] [] [] [21058,21059,21060,21061] CONDITIONAL_S
DISCARD 21061 [(5,4)] 0 [21051] [] [] [] [] [21058,21059,21060,21061] CONDITIONAL_S
MERGE 21062 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21064,21065,21062,21063] CONDITIONAL_S
Y_MEAS 21063 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21064,21065,21062,21063] CONDITIONAL_S
IDLE 21064 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21064,21065,21062,21063] CONDITIONAL_S
DISCARD 21065 [(5,4)] 0 [] [] [] [] [] [21064,21065,21062,21063] CONDITIONAL_S
INJECT_T 21066 [(0,4)] D [] [] [] [] [] [] none
MERGE 21067 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21074,21075,21076,21077] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21068 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21069 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21070 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21071 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21072 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21073 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21074 [(4,4),(5,4)] D [21067] [] [] [] [((4,4),(5,4))] [21074,21075,21076,21077] CONDITIONAL_S
Y_MEAS 21075 [(5,4)] HALF_D_PLUS_2 [21067] [] [] [] [] [21074,21075,21076,21077] CONDITIONAL_S
IDLE 21076 [(4,4)] HALF_D_PLUS_2 [21067] [] [] [] [] [21074,21075,21076,21077] CONDITIONAL_S
DISCARD 21077 [(5,4)] 0 [21067] [] [] [] [] [21074,21075,21076,21077] CONDITIONAL_S
MERGE 21078 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21080,21081,21078,21079] CONDITIONAL_S
Y_MEAS 21079 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21080,21081,21078,21079] CONDITIONAL_S
IDLE 21080 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21080,21081,21078,21079] CONDITIONAL_S
DISCARD 21081 [(5,4)] 0 [] [] [] [] [] [21080,21081,21078,21079] CONDITIONAL_S
INJECT_T 21082 [(0,4)] D [] [] [] [] [] [] none
MERGE 21083 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21090,21091,21092,21093] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21084 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21085 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21086 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21087 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21088 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21089 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21090 [(4,4),(5,4)] D [21083] [] [] [] [((4,4),(5,4))] [21090,21091,21092,21093] CONDITIONAL_S
Y_MEAS 21091 [(5,4)] HALF_D_PLUS_2 [21083] [] [] [] [] [21090,21091,21092,21093] CONDITIONAL_S
IDLE 21092 [(4,4)] HALF_D_PLUS_2 [21083] [] [] [] [] [21090,21091,21092,21093] CONDITIONAL_S
DISCARD 21093 [(5,4)] 0 [21083] [] [] [] [] [21090,21091,21092,21093] CONDITIONAL_S
MERGE 21094 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21096,21097,21094,21095] CONDITIONAL_S
Y_MEAS 21095 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21096,21097,21094,21095] CONDITIONAL_S
IDLE 21096 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21096,21097,21094,21095] CONDITIONAL_S
DISCARD 21097 [(5,4)] 0 [] [] [] [] [] [21096,21097,21094,21095] CONDITIONAL_S
INJECT_T 21098 [(0,4)] D [] [] [] [] [] [] none
MERGE 21099 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21106,21107,21108,21109] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21100 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21101 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21102 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21103 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21104 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21105 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21106 [(4,4),(5,4)] D [21099] [] [] [] [((4,4),(5,4))] [21106,21107,21108,21109] CONDITIONAL_S
Y_MEAS 21107 [(5,4)] HALF_D_PLUS_2 [21099] [] [] [] [] [21106,21107,21108,21109] CONDITIONAL_S
IDLE 21108 [(4,4)] HALF_D_PLUS_2 [21099] [] [] [] [] [21106,21107,21108,21109] CONDITIONAL_S
DISCARD 21109 [(5,4)] 0 [21099] [] [] [] [] [21106,21107,21108,21109] CONDITIONAL_S
INJECT_T 21110 [(0,4)] D [] [] [] [] [] [] none
MERGE 21111 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21120,21121,21118,21119] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21112 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21113 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21114 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21115 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21116 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21117 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21118 [(4,4),(5,4)] D [21111] [] [] [] [((4,4),(5,4))] [21120,21121,21118,21119] CONDITIONAL_S
Y_MEAS 21119 [(5,4)] HALF_D_PLUS_2 [21111] [] [] [] [] [21120,21121,21118,21119] CONDITIONAL_S
IDLE 21120 [(4,4)] HALF_D_PLUS_2 [21111] [] [] [] [] [21120,21121,21118,21119] CONDITIONAL_S
DISCARD 21121 [(5,4)] 0 [21111] [] [] [] [] [21120,21121,21118,21119] CONDITIONAL_S
MERGE 21122 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21122,21123,21124,21125] CONDITIONAL_S
Y_MEAS 21123 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21122,21123,21124,21125] CONDITIONAL_S
IDLE 21124 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21122,21123,21124,21125] CONDITIONAL_S
DISCARD 21125 [(5,4)] 0 [] [] [] [] [] [21122,21123,21124,21125] CONDITIONAL_S
INJECT_T 21126 [(0,4)] D [] [] [] [] [] [] none
MERGE 21127 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21136,21137,21134,21135] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21128 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21129 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21130 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21131 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21132 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21133 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21134 [(4,4),(5,4)] D [21127] [] [] [] [((4,4),(5,4))] [21136,21137,21134,21135] CONDITIONAL_S
Y_MEAS 21135 [(5,4)] HALF_D_PLUS_2 [21127] [] [] [] [] [21136,21137,21134,21135] CONDITIONAL_S
IDLE 21136 [(4,4)] HALF_D_PLUS_2 [21127] [] [] [] [] [21136,21137,21134,21135] CONDITIONAL_S
DISCARD 21137 [(5,4)] 0 [21127] [] [] [] [] [21136,21137,21134,21135] CONDITIONAL_S
MERGE 21138 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21138,21139,21140,21141] CONDITIONAL_S
Y_MEAS 21139 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21138,21139,21140,21141] CONDITIONAL_S
IDLE 21140 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21138,21139,21140,21141] CONDITIONAL_S
DISCARD 21141 [(5,4)] 0 [] [] [] [] [] [21138,21139,21140,21141] CONDITIONAL_S
INJECT_T 21142 [(0,4)] D [] [] [] [] [] [] none
MERGE 21143 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21152,21153,21150,21151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21144 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21145 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21146 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21147 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21148 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21149 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21150 [(4,4),(5,4)] D [21143] [] [] [] [((4,4),(5,4))] [21152,21153,21150,21151] CONDITIONAL_S
Y_MEAS 21151 [(5,4)] HALF_D_PLUS_2 [21143] [] [] [] [] [21152,21153,21150,21151] CONDITIONAL_S
IDLE 21152 [(4,4)] HALF_D_PLUS_2 [21143] [] [] [] [] [21152,21153,21150,21151] CONDITIONAL_S
DISCARD 21153 [(5,4)] 0 [21143] [] [] [] [] [21152,21153,21150,21151] CONDITIONAL_S
INJECT_T 21154 [(0,4)] D [] [] [] [] [] [] none
MERGE 21155 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21162,21163,21164,21165] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21156 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21157 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21158 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21159 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21160 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21161 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21162 [(4,4),(5,4)] D [21155] [] [] [] [((4,4),(5,4))] [21162,21163,21164,21165] CONDITIONAL_S
Y_MEAS 21163 [(5,4)] HALF_D_PLUS_2 [21155] [] [] [] [] [21162,21163,21164,21165] CONDITIONAL_S
IDLE 21164 [(4,4)] HALF_D_PLUS_2 [21155] [] [] [] [] [21162,21163,21164,21165] CONDITIONAL_S
DISCARD 21165 [(5,4)] 0 [21155] [] [] [] [] [21162,21163,21164,21165] CONDITIONAL_S
MERGE 21166 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21168,21169,21166,21167] CONDITIONAL_S
Y_MEAS 21167 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21168,21169,21166,21167] CONDITIONAL_S
IDLE 21168 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21168,21169,21166,21167] CONDITIONAL_S
DISCARD 21169 [(5,4)] 0 [] [] [] [] [] [21168,21169,21166,21167] CONDITIONAL_S
INJECT_T 21170 [(0,4)] D [] [] [] [] [] [] none
MERGE 21171 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21178,21179,21180,21181] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21172 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21173 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21174 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21175 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21176 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21177 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21178 [(4,4),(5,4)] D [21171] [] [] [] [((4,4),(5,4))] [21178,21179,21180,21181] CONDITIONAL_S
Y_MEAS 21179 [(5,4)] HALF_D_PLUS_2 [21171] [] [] [] [] [21178,21179,21180,21181] CONDITIONAL_S
IDLE 21180 [(4,4)] HALF_D_PLUS_2 [21171] [] [] [] [] [21178,21179,21180,21181] CONDITIONAL_S
DISCARD 21181 [(5,4)] 0 [21171] [] [] [] [] [21178,21179,21180,21181] CONDITIONAL_S
INJECT_T 21182 [(0,4)] D [] [] [] [] [] [] none
MERGE 21183 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21192,21193,21190,21191] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21184 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21185 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21186 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21187 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21188 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21189 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21190 [(4,4),(5,4)] D [21183] [] [] [] [((4,4),(5,4))] [21192,21193,21190,21191] CONDITIONAL_S
Y_MEAS 21191 [(5,4)] HALF_D_PLUS_2 [21183] [] [] [] [] [21192,21193,21190,21191] CONDITIONAL_S
IDLE 21192 [(4,4)] HALF_D_PLUS_2 [21183] [] [] [] [] [21192,21193,21190,21191] CONDITIONAL_S
DISCARD 21193 [(5,4)] 0 [21183] [] [] [] [] [21192,21193,21190,21191] CONDITIONAL_S
INJECT_T 21194 [(0,4)] D [] [] [] [] [] [] none
MERGE 21195 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21202,21203,21204,21205] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21196 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21197 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21198 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21199 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21200 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21201 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21202 [(4,4),(5,4)] D [21195] [] [] [] [((4,4),(5,4))] [21202,21203,21204,21205] CONDITIONAL_S
Y_MEAS 21203 [(5,4)] HALF_D_PLUS_2 [21195] [] [] [] [] [21202,21203,21204,21205] CONDITIONAL_S
IDLE 21204 [(4,4)] HALF_D_PLUS_2 [21195] [] [] [] [] [21202,21203,21204,21205] CONDITIONAL_S
DISCARD 21205 [(5,4)] 0 [21195] [] [] [] [] [21202,21203,21204,21205] CONDITIONAL_S
INJECT_T 21206 [(0,4)] D [] [] [] [] [] [] none
MERGE 21207 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21216,21217,21214,21215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21208 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21209 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21210 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21211 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21212 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21213 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21214 [(4,4),(5,4)] D [21207] [] [] [] [((4,4),(5,4))] [21216,21217,21214,21215] CONDITIONAL_S
Y_MEAS 21215 [(5,4)] HALF_D_PLUS_2 [21207] [] [] [] [] [21216,21217,21214,21215] CONDITIONAL_S
IDLE 21216 [(4,4)] HALF_D_PLUS_2 [21207] [] [] [] [] [21216,21217,21214,21215] CONDITIONAL_S
DISCARD 21217 [(5,4)] 0 [21207] [] [] [] [] [21216,21217,21214,21215] CONDITIONAL_S
INJECT_T 21218 [(0,4)] D [] [] [] [] [] [] none
MERGE 21219 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21226,21227,21228,21229] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21220 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21221 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21222 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21223 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21224 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21225 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21226 [(4,4),(5,4)] D [21219] [] [] [] [((4,4),(5,4))] [21226,21227,21228,21229] CONDITIONAL_S
Y_MEAS 21227 [(5,4)] HALF_D_PLUS_2 [21219] [] [] [] [] [21226,21227,21228,21229] CONDITIONAL_S
IDLE 21228 [(4,4)] HALF_D_PLUS_2 [21219] [] [] [] [] [21226,21227,21228,21229] CONDITIONAL_S
DISCARD 21229 [(5,4)] 0 [21219] [] [] [] [] [21226,21227,21228,21229] CONDITIONAL_S
INJECT_T 21230 [(0,4)] D [] [] [] [] [] [] none
MERGE 21231 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21240,21241,21238,21239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21232 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21233 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21234 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21235 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21236 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21237 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21238 [(4,4),(5,4)] D [21231] [] [] [] [((4,4),(5,4))] [21240,21241,21238,21239] CONDITIONAL_S
Y_MEAS 21239 [(5,4)] HALF_D_PLUS_2 [21231] [] [] [] [] [21240,21241,21238,21239] CONDITIONAL_S
IDLE 21240 [(4,4)] HALF_D_PLUS_2 [21231] [] [] [] [] [21240,21241,21238,21239] CONDITIONAL_S
DISCARD 21241 [(5,4)] 0 [21231] [] [] [] [] [21240,21241,21238,21239] CONDITIONAL_S
INJECT_T 21242 [(0,4)] D [] [] [] [] [] [] none
MERGE 21243 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21250,21251,21252,21253] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21244 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21245 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21246 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21247 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21248 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21249 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21250 [(4,4),(5,4)] D [21243] [] [] [] [((4,4),(5,4))] [21250,21251,21252,21253] CONDITIONAL_S
Y_MEAS 21251 [(5,4)] HALF_D_PLUS_2 [21243] [] [] [] [] [21250,21251,21252,21253] CONDITIONAL_S
IDLE 21252 [(4,4)] HALF_D_PLUS_2 [21243] [] [] [] [] [21250,21251,21252,21253] CONDITIONAL_S
DISCARD 21253 [(5,4)] 0 [21243] [] [] [] [] [21250,21251,21252,21253] CONDITIONAL_S
INJECT_T 21254 [(0,4)] D [] [] [] [] [] [] none
MERGE 21255 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21264,21265,21262,21263] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21256 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21257 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21258 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21259 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21260 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21261 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21262 [(4,4),(5,4)] D [21255] [] [] [] [((4,4),(5,4))] [21264,21265,21262,21263] CONDITIONAL_S
Y_MEAS 21263 [(5,4)] HALF_D_PLUS_2 [21255] [] [] [] [] [21264,21265,21262,21263] CONDITIONAL_S
IDLE 21264 [(4,4)] HALF_D_PLUS_2 [21255] [] [] [] [] [21264,21265,21262,21263] CONDITIONAL_S
DISCARD 21265 [(5,4)] 0 [21255] [] [] [] [] [21264,21265,21262,21263] CONDITIONAL_S
MERGE 21266 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21266,21267,21268,21269] CONDITIONAL_S
Y_MEAS 21267 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21266,21267,21268,21269] CONDITIONAL_S
IDLE 21268 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21266,21267,21268,21269] CONDITIONAL_S
DISCARD 21269 [(5,4)] 0 [] [] [] [] [] [21266,21267,21268,21269] CONDITIONAL_S
INJECT_T 21270 [(0,4)] D [] [] [] [] [] [] none
MERGE 21271 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21280,21281,21278,21279] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21272 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21273 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21274 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21275 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21276 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21277 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21278 [(4,4),(5,4)] D [21271] [] [] [] [((4,4),(5,4))] [21280,21281,21278,21279] CONDITIONAL_S
Y_MEAS 21279 [(5,4)] HALF_D_PLUS_2 [21271] [] [] [] [] [21280,21281,21278,21279] CONDITIONAL_S
IDLE 21280 [(4,4)] HALF_D_PLUS_2 [21271] [] [] [] [] [21280,21281,21278,21279] CONDITIONAL_S
DISCARD 21281 [(5,4)] 0 [21271] [] [] [] [] [21280,21281,21278,21279] CONDITIONAL_S
MERGE 21282 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21282,21283,21284,21285] CONDITIONAL_S
Y_MEAS 21283 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21282,21283,21284,21285] CONDITIONAL_S
IDLE 21284 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21282,21283,21284,21285] CONDITIONAL_S
DISCARD 21285 [(5,4)] 0 [] [] [] [] [] [21282,21283,21284,21285] CONDITIONAL_S
INJECT_T 21286 [(0,4)] D [] [] [] [] [] [] none
MERGE 21287 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21296,21297,21294,21295] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21288 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21289 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21290 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21291 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21292 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21293 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21294 [(4,4),(5,4)] D [21287] [] [] [] [((4,4),(5,4))] [21296,21297,21294,21295] CONDITIONAL_S
Y_MEAS 21295 [(5,4)] HALF_D_PLUS_2 [21287] [] [] [] [] [21296,21297,21294,21295] CONDITIONAL_S
IDLE 21296 [(4,4)] HALF_D_PLUS_2 [21287] [] [] [] [] [21296,21297,21294,21295] CONDITIONAL_S
DISCARD 21297 [(5,4)] 0 [21287] [] [] [] [] [21296,21297,21294,21295] CONDITIONAL_S
INJECT_T 21298 [(0,4)] D [] [] [] [] [] [] none
MERGE 21299 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21306,21307,21308,21309] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21300 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21301 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21302 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21303 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21304 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21305 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21306 [(4,4),(5,4)] D [21299] [] [] [] [((4,4),(5,4))] [21306,21307,21308,21309] CONDITIONAL_S
Y_MEAS 21307 [(5,4)] HALF_D_PLUS_2 [21299] [] [] [] [] [21306,21307,21308,21309] CONDITIONAL_S
IDLE 21308 [(4,4)] HALF_D_PLUS_2 [21299] [] [] [] [] [21306,21307,21308,21309] CONDITIONAL_S
DISCARD 21309 [(5,4)] 0 [21299] [] [] [] [] [21306,21307,21308,21309] CONDITIONAL_S
INJECT_T 21310 [(0,4)] D [] [] [] [] [] [] none
MERGE 21311 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21320,21321,21318,21319] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21312 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21313 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21314 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21315 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21316 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21317 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21318 [(4,4),(5,4)] D [21311] [] [] [] [((4,4),(5,4))] [21320,21321,21318,21319] CONDITIONAL_S
Y_MEAS 21319 [(5,4)] HALF_D_PLUS_2 [21311] [] [] [] [] [21320,21321,21318,21319] CONDITIONAL_S
IDLE 21320 [(4,4)] HALF_D_PLUS_2 [21311] [] [] [] [] [21320,21321,21318,21319] CONDITIONAL_S
DISCARD 21321 [(5,4)] 0 [21311] [] [] [] [] [21320,21321,21318,21319] CONDITIONAL_S
INJECT_T 21322 [(0,4)] D [] [] [] [] [] [] none
MERGE 21323 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21330,21331,21332,21333] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21324 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21325 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21326 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21327 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21328 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21329 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21330 [(4,4),(5,4)] D [21323] [] [] [] [((4,4),(5,4))] [21330,21331,21332,21333] CONDITIONAL_S
Y_MEAS 21331 [(5,4)] HALF_D_PLUS_2 [21323] [] [] [] [] [21330,21331,21332,21333] CONDITIONAL_S
IDLE 21332 [(4,4)] HALF_D_PLUS_2 [21323] [] [] [] [] [21330,21331,21332,21333] CONDITIONAL_S
DISCARD 21333 [(5,4)] 0 [21323] [] [] [] [] [21330,21331,21332,21333] CONDITIONAL_S
MERGE 21334 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21336,21337,21334,21335] CONDITIONAL_S
Y_MEAS 21335 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21336,21337,21334,21335] CONDITIONAL_S
IDLE 21336 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21336,21337,21334,21335] CONDITIONAL_S
DISCARD 21337 [(5,4)] 0 [] [] [] [] [] [21336,21337,21334,21335] CONDITIONAL_S
INJECT_T 21338 [(0,4)] D [] [] [] [] [] [] none
MERGE 21339 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21346,21347,21348,21349] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21340 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21341 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21342 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21343 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21344 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21345 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21346 [(4,4),(5,4)] D [21339] [] [] [] [((4,4),(5,4))] [21346,21347,21348,21349] CONDITIONAL_S
Y_MEAS 21347 [(5,4)] HALF_D_PLUS_2 [21339] [] [] [] [] [21346,21347,21348,21349] CONDITIONAL_S
IDLE 21348 [(4,4)] HALF_D_PLUS_2 [21339] [] [] [] [] [21346,21347,21348,21349] CONDITIONAL_S
DISCARD 21349 [(5,4)] 0 [21339] [] [] [] [] [21346,21347,21348,21349] CONDITIONAL_S
INJECT_T 21350 [(0,4)] D [] [] [] [] [] [] none
MERGE 21351 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21360,21361,21358,21359] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21352 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21353 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21354 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21355 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21356 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21357 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21358 [(4,4),(5,4)] D [21351] [] [] [] [((4,4),(5,4))] [21360,21361,21358,21359] CONDITIONAL_S
Y_MEAS 21359 [(5,4)] HALF_D_PLUS_2 [21351] [] [] [] [] [21360,21361,21358,21359] CONDITIONAL_S
IDLE 21360 [(4,4)] HALF_D_PLUS_2 [21351] [] [] [] [] [21360,21361,21358,21359] CONDITIONAL_S
DISCARD 21361 [(5,4)] 0 [21351] [] [] [] [] [21360,21361,21358,21359] CONDITIONAL_S
INJECT_T 21362 [(0,4)] D [] [] [] [] [] [] none
MERGE 21363 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21370,21371,21372,21373] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21364 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21365 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21366 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21367 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21368 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21369 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21370 [(4,4),(5,4)] D [21363] [] [] [] [((4,4),(5,4))] [21370,21371,21372,21373] CONDITIONAL_S
Y_MEAS 21371 [(5,4)] HALF_D_PLUS_2 [21363] [] [] [] [] [21370,21371,21372,21373] CONDITIONAL_S
IDLE 21372 [(4,4)] HALF_D_PLUS_2 [21363] [] [] [] [] [21370,21371,21372,21373] CONDITIONAL_S
DISCARD 21373 [(5,4)] 0 [21363] [] [] [] [] [21370,21371,21372,21373] CONDITIONAL_S
INJECT_T 21374 [(0,4)] D [] [] [] [] [] [] none
MERGE 21375 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21384,21385,21382,21383] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21376 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21377 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21378 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21379 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21380 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21381 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21382 [(4,4),(5,4)] D [21375] [] [] [] [((4,4),(5,4))] [21384,21385,21382,21383] CONDITIONAL_S
Y_MEAS 21383 [(5,4)] HALF_D_PLUS_2 [21375] [] [] [] [] [21384,21385,21382,21383] CONDITIONAL_S
IDLE 21384 [(4,4)] HALF_D_PLUS_2 [21375] [] [] [] [] [21384,21385,21382,21383] CONDITIONAL_S
DISCARD 21385 [(5,4)] 0 [21375] [] [] [] [] [21384,21385,21382,21383] CONDITIONAL_S
INJECT_T 21386 [(0,4)] D [] [] [] [] [] [] none
MERGE 21387 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21394,21395,21396,21397] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21388 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21389 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21390 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21391 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21392 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21393 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21394 [(4,4),(5,4)] D [21387] [] [] [] [((4,4),(5,4))] [21394,21395,21396,21397] CONDITIONAL_S
Y_MEAS 21395 [(5,4)] HALF_D_PLUS_2 [21387] [] [] [] [] [21394,21395,21396,21397] CONDITIONAL_S
IDLE 21396 [(4,4)] HALF_D_PLUS_2 [21387] [] [] [] [] [21394,21395,21396,21397] CONDITIONAL_S
DISCARD 21397 [(5,4)] 0 [21387] [] [] [] [] [21394,21395,21396,21397] CONDITIONAL_S
INJECT_T 21398 [(0,4)] D [] [] [] [] [] [] none
MERGE 21399 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21408,21409,21406,21407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21400 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21401 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21402 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21403 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21404 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21405 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21406 [(4,4),(5,4)] D [21399] [] [] [] [((4,4),(5,4))] [21408,21409,21406,21407] CONDITIONAL_S
Y_MEAS 21407 [(5,4)] HALF_D_PLUS_2 [21399] [] [] [] [] [21408,21409,21406,21407] CONDITIONAL_S
IDLE 21408 [(4,4)] HALF_D_PLUS_2 [21399] [] [] [] [] [21408,21409,21406,21407] CONDITIONAL_S
DISCARD 21409 [(5,4)] 0 [21399] [] [] [] [] [21408,21409,21406,21407] CONDITIONAL_S
MERGE 21410 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21410,21411,21412,21413] CONDITIONAL_S
Y_MEAS 21411 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21410,21411,21412,21413] CONDITIONAL_S
IDLE 21412 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21410,21411,21412,21413] CONDITIONAL_S
DISCARD 21413 [(5,4)] 0 [] [] [] [] [] [21410,21411,21412,21413] CONDITIONAL_S
INJECT_T 21414 [(0,4)] D [] [] [] [] [] [] none
MERGE 21415 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21424,21425,21422,21423] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21416 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21417 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21418 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21419 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21420 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21421 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21422 [(4,4),(5,4)] D [21415] [] [] [] [((4,4),(5,4))] [21424,21425,21422,21423] CONDITIONAL_S
Y_MEAS 21423 [(5,4)] HALF_D_PLUS_2 [21415] [] [] [] [] [21424,21425,21422,21423] CONDITIONAL_S
IDLE 21424 [(4,4)] HALF_D_PLUS_2 [21415] [] [] [] [] [21424,21425,21422,21423] CONDITIONAL_S
DISCARD 21425 [(5,4)] 0 [21415] [] [] [] [] [21424,21425,21422,21423] CONDITIONAL_S
INJECT_T 21426 [(0,4)] D [] [] [] [] [] [] none
MERGE 21427 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21434,21435,21436,21437] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21428 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21429 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21430 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21431 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21432 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21433 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21434 [(4,4),(5,4)] D [21427] [] [] [] [((4,4),(5,4))] [21434,21435,21436,21437] CONDITIONAL_S
Y_MEAS 21435 [(5,4)] HALF_D_PLUS_2 [21427] [] [] [] [] [21434,21435,21436,21437] CONDITIONAL_S
IDLE 21436 [(4,4)] HALF_D_PLUS_2 [21427] [] [] [] [] [21434,21435,21436,21437] CONDITIONAL_S
DISCARD 21437 [(5,4)] 0 [21427] [] [] [] [] [21434,21435,21436,21437] CONDITIONAL_S
MERGE 21438 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21440,21441,21438,21439] CONDITIONAL_S
Y_MEAS 21439 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21440,21441,21438,21439] CONDITIONAL_S
IDLE 21440 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21440,21441,21438,21439] CONDITIONAL_S
DISCARD 21441 [(5,4)] 0 [] [] [] [] [] [21440,21441,21438,21439] CONDITIONAL_S
INJECT_T 21442 [(0,4)] D [] [] [] [] [] [] none
MERGE 21443 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21450,21451,21452,21453] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21444 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21445 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21446 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21447 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21448 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21449 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21450 [(4,4),(5,4)] D [21443] [] [] [] [((4,4),(5,4))] [21450,21451,21452,21453] CONDITIONAL_S
Y_MEAS 21451 [(5,4)] HALF_D_PLUS_2 [21443] [] [] [] [] [21450,21451,21452,21453] CONDITIONAL_S
IDLE 21452 [(4,4)] HALF_D_PLUS_2 [21443] [] [] [] [] [21450,21451,21452,21453] CONDITIONAL_S
DISCARD 21453 [(5,4)] 0 [21443] [] [] [] [] [21450,21451,21452,21453] CONDITIONAL_S
INJECT_T 21454 [(0,4)] D [] [] [] [] [] [] none
MERGE 21455 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21464,21465,21462,21463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21456 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21457 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21458 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21459 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21460 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21461 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21462 [(4,4),(5,4)] D [21455] [] [] [] [((4,4),(5,4))] [21464,21465,21462,21463] CONDITIONAL_S
Y_MEAS 21463 [(5,4)] HALF_D_PLUS_2 [21455] [] [] [] [] [21464,21465,21462,21463] CONDITIONAL_S
IDLE 21464 [(4,4)] HALF_D_PLUS_2 [21455] [] [] [] [] [21464,21465,21462,21463] CONDITIONAL_S
DISCARD 21465 [(5,4)] 0 [21455] [] [] [] [] [21464,21465,21462,21463] CONDITIONAL_S
INJECT_T 21466 [(0,4)] D [] [] [] [] [] [] none
MERGE 21467 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21474,21475,21476,21477] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21468 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21469 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21470 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21471 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21472 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21473 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21474 [(4,4),(5,4)] D [21467] [] [] [] [((4,4),(5,4))] [21474,21475,21476,21477] CONDITIONAL_S
Y_MEAS 21475 [(5,4)] HALF_D_PLUS_2 [21467] [] [] [] [] [21474,21475,21476,21477] CONDITIONAL_S
IDLE 21476 [(4,4)] HALF_D_PLUS_2 [21467] [] [] [] [] [21474,21475,21476,21477] CONDITIONAL_S
DISCARD 21477 [(5,4)] 0 [21467] [] [] [] [] [21474,21475,21476,21477] CONDITIONAL_S
INJECT_T 21478 [(0,4)] D [] [] [] [] [] [] none
MERGE 21479 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21488,21489,21486,21487] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21480 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21481 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21482 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21483 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21484 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21485 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21486 [(4,4),(5,4)] D [21479] [] [] [] [((4,4),(5,4))] [21488,21489,21486,21487] CONDITIONAL_S
Y_MEAS 21487 [(5,4)] HALF_D_PLUS_2 [21479] [] [] [] [] [21488,21489,21486,21487] CONDITIONAL_S
IDLE 21488 [(4,4)] HALF_D_PLUS_2 [21479] [] [] [] [] [21488,21489,21486,21487] CONDITIONAL_S
DISCARD 21489 [(5,4)] 0 [21479] [] [] [] [] [21488,21489,21486,21487] CONDITIONAL_S
INJECT_T 21490 [(0,4)] D [] [] [] [] [] [] none
MERGE 21491 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21498,21499,21500,21501] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21492 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21493 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21494 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21495 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21496 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21497 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21498 [(4,4),(5,4)] D [21491] [] [] [] [((4,4),(5,4))] [21498,21499,21500,21501] CONDITIONAL_S
Y_MEAS 21499 [(5,4)] HALF_D_PLUS_2 [21491] [] [] [] [] [21498,21499,21500,21501] CONDITIONAL_S
IDLE 21500 [(4,4)] HALF_D_PLUS_2 [21491] [] [] [] [] [21498,21499,21500,21501] CONDITIONAL_S
DISCARD 21501 [(5,4)] 0 [21491] [] [] [] [] [21498,21499,21500,21501] CONDITIONAL_S
MERGE 21502 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21504,21505,21502,21503] CONDITIONAL_S
Y_MEAS 21503 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21504,21505,21502,21503] CONDITIONAL_S
IDLE 21504 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21504,21505,21502,21503] CONDITIONAL_S
DISCARD 21505 [(5,4)] 0 [] [] [] [] [] [21504,21505,21502,21503] CONDITIONAL_S
INJECT_T 21506 [(0,4)] D [] [] [] [] [] [] none
MERGE 21507 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21514,21515,21516,21517] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21508 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21509 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21510 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21511 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21512 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21513 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21514 [(4,4),(5,4)] D [21507] [] [] [] [((4,4),(5,4))] [21514,21515,21516,21517] CONDITIONAL_S
Y_MEAS 21515 [(5,4)] HALF_D_PLUS_2 [21507] [] [] [] [] [21514,21515,21516,21517] CONDITIONAL_S
IDLE 21516 [(4,4)] HALF_D_PLUS_2 [21507] [] [] [] [] [21514,21515,21516,21517] CONDITIONAL_S
DISCARD 21517 [(5,4)] 0 [21507] [] [] [] [] [21514,21515,21516,21517] CONDITIONAL_S
INJECT_T 21518 [(0,4)] D [] [] [] [] [] [] none
MERGE 21519 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21528,21529,21526,21527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21520 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21521 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21522 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21523 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21524 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21525 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21526 [(4,4),(5,4)] D [21519] [] [] [] [((4,4),(5,4))] [21528,21529,21526,21527] CONDITIONAL_S
Y_MEAS 21527 [(5,4)] HALF_D_PLUS_2 [21519] [] [] [] [] [21528,21529,21526,21527] CONDITIONAL_S
IDLE 21528 [(4,4)] HALF_D_PLUS_2 [21519] [] [] [] [] [21528,21529,21526,21527] CONDITIONAL_S
DISCARD 21529 [(5,4)] 0 [21519] [] [] [] [] [21528,21529,21526,21527] CONDITIONAL_S
INJECT_T 21530 [(0,4)] D [] [] [] [] [] [] none
MERGE 21531 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21538,21539,21540,21541] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21532 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21533 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21534 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21535 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21536 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21537 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21538 [(4,4),(5,4)] D [21531] [] [] [] [((4,4),(5,4))] [21538,21539,21540,21541] CONDITIONAL_S
Y_MEAS 21539 [(5,4)] HALF_D_PLUS_2 [21531] [] [] [] [] [21538,21539,21540,21541] CONDITIONAL_S
IDLE 21540 [(4,4)] HALF_D_PLUS_2 [21531] [] [] [] [] [21538,21539,21540,21541] CONDITIONAL_S
DISCARD 21541 [(5,4)] 0 [21531] [] [] [] [] [21538,21539,21540,21541] CONDITIONAL_S
MERGE 21542 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21544,21545,21542,21543] CONDITIONAL_S
Y_MEAS 21543 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21544,21545,21542,21543] CONDITIONAL_S
IDLE 21544 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21544,21545,21542,21543] CONDITIONAL_S
DISCARD 21545 [(5,4)] 0 [] [] [] [] [] [21544,21545,21542,21543] CONDITIONAL_S
INJECT_T 21546 [(0,4)] D [] [] [] [] [] [] none
MERGE 21547 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21554,21555,21556,21557] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21548 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21549 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21550 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21551 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21552 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21553 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21554 [(4,4),(5,4)] D [21547] [] [] [] [((4,4),(5,4))] [21554,21555,21556,21557] CONDITIONAL_S
Y_MEAS 21555 [(5,4)] HALF_D_PLUS_2 [21547] [] [] [] [] [21554,21555,21556,21557] CONDITIONAL_S
IDLE 21556 [(4,4)] HALF_D_PLUS_2 [21547] [] [] [] [] [21554,21555,21556,21557] CONDITIONAL_S
DISCARD 21557 [(5,4)] 0 [21547] [] [] [] [] [21554,21555,21556,21557] CONDITIONAL_S
MERGE 21558 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21560,21561,21558,21559] CONDITIONAL_S
Y_MEAS 21559 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21560,21561,21558,21559] CONDITIONAL_S
IDLE 21560 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21560,21561,21558,21559] CONDITIONAL_S
DISCARD 21561 [(5,4)] 0 [] [] [] [] [] [21560,21561,21558,21559] CONDITIONAL_S
INJECT_T 21562 [(0,4)] D [] [] [] [] [] [] none
MERGE 21563 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21570,21571,21572,21573] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21564 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21565 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21566 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21567 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21568 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21569 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21570 [(4,4),(5,4)] D [21563] [] [] [] [((4,4),(5,4))] [21570,21571,21572,21573] CONDITIONAL_S
Y_MEAS 21571 [(5,4)] HALF_D_PLUS_2 [21563] [] [] [] [] [21570,21571,21572,21573] CONDITIONAL_S
IDLE 21572 [(4,4)] HALF_D_PLUS_2 [21563] [] [] [] [] [21570,21571,21572,21573] CONDITIONAL_S
DISCARD 21573 [(5,4)] 0 [21563] [] [] [] [] [21570,21571,21572,21573] CONDITIONAL_S
INJECT_T 21574 [(0,4)] D [] [] [] [] [] [] none
MERGE 21575 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21584,21585,21582,21583] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21576 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21577 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21578 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21579 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21580 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21581 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21582 [(4,4),(5,4)] D [21575] [] [] [] [((4,4),(5,4))] [21584,21585,21582,21583] CONDITIONAL_S
Y_MEAS 21583 [(5,4)] HALF_D_PLUS_2 [21575] [] [] [] [] [21584,21585,21582,21583] CONDITIONAL_S
IDLE 21584 [(4,4)] HALF_D_PLUS_2 [21575] [] [] [] [] [21584,21585,21582,21583] CONDITIONAL_S
DISCARD 21585 [(5,4)] 0 [21575] [] [] [] [] [21584,21585,21582,21583] CONDITIONAL_S
MERGE 21586 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21586,21587,21588,21589] CONDITIONAL_S
Y_MEAS 21587 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21586,21587,21588,21589] CONDITIONAL_S
IDLE 21588 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21586,21587,21588,21589] CONDITIONAL_S
DISCARD 21589 [(5,4)] 0 [] [] [] [] [] [21586,21587,21588,21589] CONDITIONAL_S
INJECT_T 21590 [(0,4)] D [] [] [] [] [] [] none
MERGE 21591 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21600,21601,21598,21599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21592 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21593 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21594 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21595 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21596 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21597 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21598 [(4,4),(5,4)] D [21591] [] [] [] [((4,4),(5,4))] [21600,21601,21598,21599] CONDITIONAL_S
Y_MEAS 21599 [(5,4)] HALF_D_PLUS_2 [21591] [] [] [] [] [21600,21601,21598,21599] CONDITIONAL_S
IDLE 21600 [(4,4)] HALF_D_PLUS_2 [21591] [] [] [] [] [21600,21601,21598,21599] CONDITIONAL_S
DISCARD 21601 [(5,4)] 0 [21591] [] [] [] [] [21600,21601,21598,21599] CONDITIONAL_S
INJECT_T 21602 [(0,4)] D [] [] [] [] [] [] none
MERGE 21603 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21610,21611,21612,21613] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21604 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21605 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21606 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21607 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21608 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21609 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21610 [(4,4),(5,4)] D [21603] [] [] [] [((4,4),(5,4))] [21610,21611,21612,21613] CONDITIONAL_S
Y_MEAS 21611 [(5,4)] HALF_D_PLUS_2 [21603] [] [] [] [] [21610,21611,21612,21613] CONDITIONAL_S
IDLE 21612 [(4,4)] HALF_D_PLUS_2 [21603] [] [] [] [] [21610,21611,21612,21613] CONDITIONAL_S
DISCARD 21613 [(5,4)] 0 [21603] [] [] [] [] [21610,21611,21612,21613] CONDITIONAL_S
INJECT_T 21614 [(0,4)] D [] [] [] [] [] [] none
MERGE 21615 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21624,21625,21622,21623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21616 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21617 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21618 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21619 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21620 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21621 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21622 [(4,4),(5,4)] D [21615] [] [] [] [((4,4),(5,4))] [21624,21625,21622,21623] CONDITIONAL_S
Y_MEAS 21623 [(5,4)] HALF_D_PLUS_2 [21615] [] [] [] [] [21624,21625,21622,21623] CONDITIONAL_S
IDLE 21624 [(4,4)] HALF_D_PLUS_2 [21615] [] [] [] [] [21624,21625,21622,21623] CONDITIONAL_S
DISCARD 21625 [(5,4)] 0 [21615] [] [] [] [] [21624,21625,21622,21623] CONDITIONAL_S
INJECT_T 21626 [(0,4)] D [] [] [] [] [] [] none
MERGE 21627 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21634,21635,21636,21637] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21628 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21629 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21630 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21631 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21632 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21633 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21634 [(4,4),(5,4)] D [21627] [] [] [] [((4,4),(5,4))] [21634,21635,21636,21637] CONDITIONAL_S
Y_MEAS 21635 [(5,4)] HALF_D_PLUS_2 [21627] [] [] [] [] [21634,21635,21636,21637] CONDITIONAL_S
IDLE 21636 [(4,4)] HALF_D_PLUS_2 [21627] [] [] [] [] [21634,21635,21636,21637] CONDITIONAL_S
DISCARD 21637 [(5,4)] 0 [21627] [] [] [] [] [21634,21635,21636,21637] CONDITIONAL_S
INJECT_T 21638 [(0,4)] D [] [] [] [] [] [] none
MERGE 21639 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21648,21649,21646,21647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21640 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21641 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21642 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21643 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21644 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21645 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21646 [(4,4),(5,4)] D [21639] [] [] [] [((4,4),(5,4))] [21648,21649,21646,21647] CONDITIONAL_S
Y_MEAS 21647 [(5,4)] HALF_D_PLUS_2 [21639] [] [] [] [] [21648,21649,21646,21647] CONDITIONAL_S
IDLE 21648 [(4,4)] HALF_D_PLUS_2 [21639] [] [] [] [] [21648,21649,21646,21647] CONDITIONAL_S
DISCARD 21649 [(5,4)] 0 [21639] [] [] [] [] [21648,21649,21646,21647] CONDITIONAL_S
MERGE 21650 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21650,21651,21652,21653] CONDITIONAL_S
Y_MEAS 21651 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21650,21651,21652,21653] CONDITIONAL_S
IDLE 21652 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21650,21651,21652,21653] CONDITIONAL_S
DISCARD 21653 [(5,4)] 0 [] [] [] [] [] [21650,21651,21652,21653] CONDITIONAL_S
INJECT_T 21654 [(0,4)] D [] [] [] [] [] [] none
MERGE 21655 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21664,21665,21662,21663] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21656 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21657 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21658 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21659 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21660 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21661 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21662 [(4,4),(5,4)] D [21655] [] [] [] [((4,4),(5,4))] [21664,21665,21662,21663] CONDITIONAL_S
Y_MEAS 21663 [(5,4)] HALF_D_PLUS_2 [21655] [] [] [] [] [21664,21665,21662,21663] CONDITIONAL_S
IDLE 21664 [(4,4)] HALF_D_PLUS_2 [21655] [] [] [] [] [21664,21665,21662,21663] CONDITIONAL_S
DISCARD 21665 [(5,4)] 0 [21655] [] [] [] [] [21664,21665,21662,21663] CONDITIONAL_S
INJECT_T 21666 [(0,4)] D [] [] [] [] [] [] none
MERGE 21667 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21674,21675,21676,21677] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21668 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21669 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21670 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21671 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21672 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21673 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21674 [(4,4),(5,4)] D [21667] [] [] [] [((4,4),(5,4))] [21674,21675,21676,21677] CONDITIONAL_S
Y_MEAS 21675 [(5,4)] HALF_D_PLUS_2 [21667] [] [] [] [] [21674,21675,21676,21677] CONDITIONAL_S
IDLE 21676 [(4,4)] HALF_D_PLUS_2 [21667] [] [] [] [] [21674,21675,21676,21677] CONDITIONAL_S
DISCARD 21677 [(5,4)] 0 [21667] [] [] [] [] [21674,21675,21676,21677] CONDITIONAL_S
MERGE 21678 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21680,21681,21678,21679] CONDITIONAL_S
Y_MEAS 21679 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21680,21681,21678,21679] CONDITIONAL_S
IDLE 21680 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21680,21681,21678,21679] CONDITIONAL_S
DISCARD 21681 [(5,4)] 0 [] [] [] [] [] [21680,21681,21678,21679] CONDITIONAL_S
INJECT_T 21682 [(0,4)] D [] [] [] [] [] [] none
MERGE 21683 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21690,21691,21692,21693] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21684 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21685 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21686 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21687 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21688 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21689 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21690 [(4,4),(5,4)] D [21683] [] [] [] [((4,4),(5,4))] [21690,21691,21692,21693] CONDITIONAL_S
Y_MEAS 21691 [(5,4)] HALF_D_PLUS_2 [21683] [] [] [] [] [21690,21691,21692,21693] CONDITIONAL_S
IDLE 21692 [(4,4)] HALF_D_PLUS_2 [21683] [] [] [] [] [21690,21691,21692,21693] CONDITIONAL_S
DISCARD 21693 [(5,4)] 0 [21683] [] [] [] [] [21690,21691,21692,21693] CONDITIONAL_S
MERGE 21694 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21696,21697,21694,21695] CONDITIONAL_S
Y_MEAS 21695 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21696,21697,21694,21695] CONDITIONAL_S
IDLE 21696 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21696,21697,21694,21695] CONDITIONAL_S
DISCARD 21697 [(5,4)] 0 [] [] [] [] [] [21696,21697,21694,21695] CONDITIONAL_S
INJECT_T 21698 [(0,4)] D [] [] [] [] [] [] none
MERGE 21699 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21706,21707,21708,21709] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21700 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21701 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21702 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21703 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21704 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21705 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21706 [(4,4),(5,4)] D [21699] [] [] [] [((4,4),(5,4))] [21706,21707,21708,21709] CONDITIONAL_S
Y_MEAS 21707 [(5,4)] HALF_D_PLUS_2 [21699] [] [] [] [] [21706,21707,21708,21709] CONDITIONAL_S
IDLE 21708 [(4,4)] HALF_D_PLUS_2 [21699] [] [] [] [] [21706,21707,21708,21709] CONDITIONAL_S
DISCARD 21709 [(5,4)] 0 [21699] [] [] [] [] [21706,21707,21708,21709] CONDITIONAL_S
MERGE 21710 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21712,21713,21710,21711] CONDITIONAL_S
Y_MEAS 21711 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21712,21713,21710,21711] CONDITIONAL_S
IDLE 21712 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21712,21713,21710,21711] CONDITIONAL_S
DISCARD 21713 [(5,4)] 0 [] [] [] [] [] [21712,21713,21710,21711] CONDITIONAL_S
INJECT_T 21714 [(0,4)] D [] [] [] [] [] [] none
MERGE 21715 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21722,21723,21724,21725] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21716 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21717 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21718 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21719 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21720 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21721 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21722 [(4,4),(5,4)] D [21715] [] [] [] [((4,4),(5,4))] [21722,21723,21724,21725] CONDITIONAL_S
Y_MEAS 21723 [(5,4)] HALF_D_PLUS_2 [21715] [] [] [] [] [21722,21723,21724,21725] CONDITIONAL_S
IDLE 21724 [(4,4)] HALF_D_PLUS_2 [21715] [] [] [] [] [21722,21723,21724,21725] CONDITIONAL_S
DISCARD 21725 [(5,4)] 0 [21715] [] [] [] [] [21722,21723,21724,21725] CONDITIONAL_S
MERGE 21726 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21728,21729,21726,21727] CONDITIONAL_S
Y_MEAS 21727 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21728,21729,21726,21727] CONDITIONAL_S
IDLE 21728 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21728,21729,21726,21727] CONDITIONAL_S
DISCARD 21729 [(5,4)] 0 [] [] [] [] [] [21728,21729,21726,21727] CONDITIONAL_S
MERGE 21730 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21730,21731,21732,21733] CONDITIONAL_S
Y_MEAS 21731 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21730,21731,21732,21733] CONDITIONAL_S
IDLE 21732 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21730,21731,21732,21733] CONDITIONAL_S
DISCARD 21733 [(5,4)] 0 [] [] [] [] [] [21730,21731,21732,21733] CONDITIONAL_S
DISCARD 21734 [(2,2)] 0 [] [] [] [] [] [] none
DISCARD 21735 [(2,4)] 0 [] [] [] [] [] [] none
DISCARD 21736 [(2,6)] 0 [] [] [] [] [] [] none
DISCARD 21737 [(2,8)] 0 [] [] [] [] [] [] none
DISCARD 21738 [(2,10)] 0 [] [] [] [] [] [] none
DISCARD 21739 [(4,2)] 0 [] [] [] [] [] [] none
DISCARD 21740 [(4,4)] 0 [] [] [] [] [] [] none
DISCARD 21741 [(4,6)] 0 [] [] [] [] [] [] none
DISCARD 21742 [(4,8)] 0 [] [] [] [] [] [] none
DISCARD 21743 [(4,10)] 0 [] [] [] [] [] [] none
DISCARD 21744 [(6,2)] 0 [] [] [] [] [] [] none
DISCARD 21745 [(6,4)] 0 [] [] [] [] [] [] none
DISCARD 21746 [(6,6)] 0 [] [] [] [] [] [] none
DISCARD 21747 [(6,8)] 0 [] [] [] [] [] [] none
DISCARD 21748 [(6,10)] 0 [] [] [] [] [] [] none
DISCARD 21749 [(8,2)] 0 [] [] [] [] [] [] none
DISCARD 21750 [(8,4)] 0 [] [] [] [] [] [] none