Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date             : Thu Jul  6 18:33:44 2023
| Host             : Sega running 64-bit major release  (build 9200)
| Command          : report_power -file mts_wrapper_power_routed.rpt -pb mts_wrapper_power_summary_routed.pb -rpx mts_wrapper_power_routed.rpx
| Design           : mts_wrapper
| Device           : xczu48dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.979       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 9.619        |
| Device Static (W)        | 1.360        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 90.8         |
| Junction Temperature (C) | 34.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.282 |       16 |       --- |             --- |
| CLB Logic                |     0.127 |    37007 |       --- |             --- |
|   LUT as Shift Register  |     0.079 |      595 |    213600 |            0.28 |
|   Register               |     0.032 |    17807 |    850560 |            2.09 |
|   LUT as Logic           |     0.015 |    12992 |    425280 |            3.05 |
|   LUT as Distributed RAM |    <0.001 |       20 |    213600 |           <0.01 |
|   CARRY8                 |    <0.001 |       80 |     53160 |            0.15 |
|   BUFG                   |    <0.001 |        2 |        64 |            3.13 |
|   Others                 |     0.000 |     1373 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      429 |    425280 |            0.10 |
| Signals                  |     0.392 |    32659 |       --- |             --- |
| Block RAM                |     0.450 |    183.5 |      1080 |           16.99 |
| RFAMS                    |     5.902 |        8 |       --- |             --- |
|   RFADC                  |     4.266 |        4 |         4 |          100.00 |
|   RFDAC                  |     1.636 |        4 |         4 |          100.00 |
| MMCM                     |     0.115 |        0 |       --- |             --- |
| DSPs                     |     0.057 |       40 |      4272 |            0.94 |
| I/O                      |    <0.001 |        2 |       347 |            0.58 |
| SYSMON                   |     0.005 |        1 |       --- |             --- |
| PS8                      |     2.289 |        1 |       --- |             --- |
| Static Power             |     1.360 |          |           |                 |
|   PS Static              |     0.105 |          |           |                 |
|   PL Static              |     1.255 |          |           |                 |
| Total                    |    10.979 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     1.890 |       1.502 |      0.388 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.073 |       0.000 |      0.073 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.050 |       0.044 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.338 |       0.063 |      0.275 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.058 |       0.000 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.640 |       0.601 |      0.040 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.252 |       0.244 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.719 |       0.714 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.620 |       0.586 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     2.111 |       2.084 |      0.027 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.693 |       0.679 |      0.014 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.211 |       0.210 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.186 |       0.176 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     1.311 |       1.198 |      0.113 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.902 |       0.876 |      0.027 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.038 |       0.000 |      0.038 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                             | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------+
| PL_CLK                                                                                              | PL_CLK[0]                                                                          |             2.0 |
| clk_out1_mts_MTSclkwiz_0                                                                            | mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0 |             2.0 |
| clk_out2_mts_MTSclkwiz_0                                                                            | mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_mts_MTSclkwiz_0 |             4.0 |
| clk_pl_0                                                                                            | mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]                                    |            10.0 |
| clkfbout_mts_MTSclkwiz_0                                                                            | mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_mts_MTSclkwiz_0 |             2.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                 |            50.0 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| mts_wrapper                 |     9.619 |
|   dbg_hub                   |     0.011 |
|     inst                    |     0.011 |
|       BSCANID.u_xsdbm_id    |     0.011 |
|   mts_i                     |     9.608 |
|     IQ_product_0            |     0.093 |
|       U0                    |     0.093 |
|     blk_mem_gen_1           |     0.012 |
|       U0                    |     0.012 |
|     c_counter_binary_0      |     0.001 |
|       U0                    |     0.001 |
|     clocktreeMTS            |     0.136 |
|       MTSclkwiz             |     0.132 |
|       synchronizeSYSREF     |     0.004 |
|     control_interconnect    |     0.006 |
|       s00_couplers          |     0.005 |
|       xbar                  |     0.001 |
|     ila_0                   |     1.055 |
|       U0                    |     1.055 |
|     system_management_wiz_0 |     0.006 |
|       U0                    |     0.006 |
|     usp_rf_data_converter_1 |     5.990 |
|       inst                  |     5.990 |
|     vio_0                   |     0.007 |
|       inst                  |     0.007 |
|     zynq_ultra_ps_e_0       |     2.299 |
|       U0                    |     2.299 |
+-----------------------------+-----------+


