# ğŸ“š MYLOGIC EDA TOOL - TÃ€I LIá»†U CHÃNH

## ğŸ“‹ Tá»•ng quan

ThÆ° má»¥c `docs/` chá»©a tÃ i liá»‡u chi tiáº¿t vá» cÃ¡c thuáº­t toÃ¡n vÃ  há»‡ thá»‘ng MyLogic EDA Tool. TÃ i liá»‡u Ä‘Æ°á»£c tá»• chá»©c theo cáº¥u trÃºc khoa há»c Ä‘á»ƒ há»— trá»£ viá»‡c há»c táº­p, nghiÃªn cá»©u vÃ  phÃ¡t triá»ƒn.

## ğŸ“‘ Cáº¥u trÃºc tÃ i liá»‡u má»›i

### ğŸ¯ 1. Tá»•ng quan há»‡ thá»‘ng (`00_overview/`)
- **[Giá»›i thiá»‡u tá»•ng quan](00_overview/01_introduction.md)** - Tá»•ng quan vá» MyLogic EDA Tool
- **[Ná»n táº£ng lÃ½ thuyáº¿t](00_overview/02_theoretical_foundation.md)** - CÃ¡c khÃ¡i niá»‡m cÆ¡ báº£n
- **[HÆ°á»›ng dáº«n cÃ i Ä‘áº·t](00_overview/installation_guide.md)** - CÃ i Ä‘áº·t vÃ  setup
- **[Cáº¥u trÃºc dá»± Ã¡n](00_overview/project_structure_guide.md)** - Kiáº¿n trÃºc há»‡ thá»‘ng
- **[Workflow tá»•ng há»£p](00_overview/combinational_workflow.md)** - Quy trÃ¬nh synthesis
- **[HÆ°á»›ng dáº«n Yosys](00_overview/yosys_guide.md)** - TÃ­ch há»£p Yosys
- **[Tham kháº£o API](00_overview/api_reference.md)** - API vÃ  interfaces

### ğŸ§® 2. Thuáº­t toÃ¡n Logic Synthesis (`algorithms/`)
- **[Structural Hashing (Strash)](algorithms/01_strash.md)** - Loáº¡i bá» duplicate nodes
- **[Dead Code Elimination (DCE)](algorithms/02_dce.md)** - Loáº¡i bá» logic khÃ´ng sá»­ dá»¥ng
- **[Common Subexpression Elimination (CSE)](algorithms/03_cse.md)** - Chia sáº» common logic
- **[Constant Propagation](algorithms/04_constprop.md)** - Propagate constants
- **[Logic Balancing](algorithms/05_balance.md)** - CÃ¢n báº±ng logic depth
- **[Complete Synthesis Flow](algorithms/README.md)** - Quy trÃ¬nh tá»•ng há»£p hoÃ n chá»‰nh

### ğŸ”¬ 3. VLSI CAD Algorithms (`vlsi_cad/`)
- **[Binary Decision Diagrams (BDD)](vlsi_cad/bdd.md)** - Biá»ƒu diá»…n Boolean functions
- **[SAT Solver](vlsi_cad/sat.md)** - Boolean Satisfiability
- **[Placement Algorithms](vlsi_cad/placement.md)** - Thuáº­t toÃ¡n placement
- **[Routing Algorithms](vlsi_cad/routing.md)** - Thuáº­t toÃ¡n routing
- **[Static Timing Analysis](vlsi_cad/sta.md)** - PhÃ¢n tÃ­ch timing
- **[Technology Mapping](vlsi_cad/README.md)** - Ãnh xáº¡ cÃ´ng nghá»‡

### ğŸ® 4. Simulation (`simulation/`)
- **[Simulation Overview](simulation/simulation_overview.md)** - Tá»•ng quan mÃ´ phá»ng
- **[Vector Simulation](simulation/README.md)** - MÃ´ phá»ng vector

### ğŸ§ª 5. Testing vÃ  Verification (`testing/`)
- **[Test Framework](testing/README.md)** - Cáº¥u trÃºc testing
- **[Test Cases](testing/README.md)** - CÃ¡c test cases chi tiáº¿t
- **[Performance Metrics](testing/README.md)** - ÄÃ¡nh giÃ¡ hiá»‡u suáº¥t

### ğŸ“Š 6. Benchmarks vÃ  Evaluation (`benchmarks/`)
- **[Benchmark Circuits](benchmarks/README.md)** - Circuits chuáº©n
- **[Performance Comparison](benchmarks/README.md)** - So sÃ¡nh hiá»‡u suáº¥t
- **[Results Analysis](benchmarks/README.md)** - PhÃ¢n tÃ­ch káº¿t quáº£

### ğŸ“ 7. BÃ¡o cÃ¡o dá»± Ã¡n (`report/`)
- **[Report Outline](report/report_outline.md)** - SÆ°á»n bÃ¡o cÃ¡o chi tiáº¿t

## ğŸ¯ CÃ¡ch sá»­ dá»¥ng tÃ i liá»‡u

### ğŸ“– Äá»c theo trÃ¬nh tá»±
1. Báº¯t Ä‘áº§u vá»›i [Giá»›i thiá»‡u tá»•ng quan](00_overview/01_introduction.md)
2. Äá»c [Ná»n táº£ng lÃ½ thuyáº¿t](00_overview/02_theoretical_foundation.md)
3. TÃ¬m hiá»ƒu tá»«ng thuáº­t toÃ¡n theo thá»© tá»± trong `algorithms/`
4. Tham kháº£o [API Reference](00_overview/api_reference.md) khi cáº§n

### ğŸ” TÃ¬m kiáº¿m nhanh
- **Thuáº­t toÃ¡n cá»¥ thá»ƒ**: VÃ o thÆ° má»¥c `algorithms/`
- **VLSI CAD**: VÃ o thÆ° má»¥c `vlsi_cad/`
- **Simulation**: VÃ o thÆ° má»¥c `simulation/`
- **Testing**: VÃ o thÆ° má»¥c `testing/`
- **API**: Xem `00_overview/api_reference.md`

### ğŸ’» Thá»±c hÃ nh
- Cháº¡y cÃ¡c vÃ­ dá»¥ trong tÃ i liá»‡u
- Sá»­ dá»¥ng test suite Ä‘á»ƒ verify
- Tham kháº£o source code trong `core/`

## ğŸ“ Quy Æ°á»›c viáº¿t tÃ i liá»‡u

### ğŸŒ NgÃ´n ngá»¯
- **Giáº£i thÃ­ch**: Tiáº¿ng Viá»‡t
- **Thuáº­t ngá»¯ ká»¹ thuáº­t**: English (cÃ³ giáº£i thÃ­ch)
- **Code**: Python vá»›i comments tiáº¿ng Viá»‡t

### ğŸ“Š Format
- **Headers**: Markdown format vá»›i emoji
- **Code blocks**: Syntax highlighting
- **Diagrams**: ASCII art hoáº·c Mermaid
- **Examples**: RÃµ rÃ ng, cÃ³ thá»ƒ cháº¡y Ä‘Æ°á»£c

### ğŸ”— Cross-references
- LiÃªn káº¿t giá»¯a cÃ¡c pháº§n liÃªn quan
- Tham chiáº¿u Ä‘áº¿n source code
- Link Ä‘áº¿n external resources

## ğŸš€ Quick Start

### ğŸ“¥ CÃ i Ä‘áº·t nhanh
```bash
git clone https://github.com/THOPHAN12/MyLogic-EDA-Tool.git
cd MyLogic-EDA-Tool
pip install -r requirements.txt
```

### ğŸ® Sá»­ dá»¥ng cÆ¡ báº£n
```bash
python mylogic.py
mylogic> read examples/full_adder.v
mylogic> simulate
mylogic> synthesis standard
```

### ğŸ“š Äá»c tÃ i liá»‡u
- Báº¯t Ä‘áº§u: [Giá»›i thiá»‡u](00_overview/01_introduction.md)
- Thuáº­t toÃ¡n: [Algorithms](algorithms/README.md)
- API: [API Reference](00_overview/api_reference.md)

## ğŸ¤ ÄÃ³ng gÃ³p

### ğŸ“ CÃ¡ch Ä‘Ã³ng gÃ³p
1. Fork repository
2. Táº¡o branch má»›i cho documentation
3. Viáº¿t/chá»‰nh sá»­a tÃ i liá»‡u
4. Submit pull request

### âœ… Guidelines
- TuÃ¢n thá»§ format vÃ  style
- Kiá»ƒm tra spelling vÃ  grammar
- Cáº­p nháº­t cross-references
- Test cÃ¡c code examples

## ğŸ“ LiÃªn há»‡

- **GitHub Issues**: Táº¡o issue trÃªn GitHub
- **Discussions**: Sá»­ dá»¥ng GitHub Discussions
- **Repository**: https://github.com/THOPHAN12/MyLogic-EDA-Tool

---

**ğŸ“… Cáº­p nháº­t**: 2025-01-12  
**ğŸ‘¨â€ğŸ’» TÃ¡c giáº£**: MyLogic EDA Tool Team  
**ğŸ“ PhiÃªn báº£n**: 2.0 (Restructured)