

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Jul 31 21:07:37 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  146026|  146026|  146026|  146026|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Filter1_Loop_W_Row_Loop  |  146024|  146024|        21|         12|          1|  12168|    yes   |
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    503|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        0|      -|     128|     30|    -|
|Multiplexer      |        -|      -|       -|    320|    -|
|Register         |        -|      -|     534|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|    1083|   1815|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32neOg_U1  |cnn_fadd_32ns_32neOg  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32ng8j_U3  |cnn_fcmp_32ns_32ng8j  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32nfYi_U2  |cnn_fmul_32ns_32nfYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nhbi_U4  |cnn_mac_muladd_5nhbi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_1_weights_1_U  |conv_1_conv_1_weicud  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_1_weights_2_U  |conv_1_conv_1_weidEe  |        0|  32|   9|    0|    18|   32|     1|          576|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        0| 128|  30|    0|    60|  128|     4|         1920|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_669_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln14_fu_655_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln23_2_fu_324_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln23_3_fu_416_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln23_4_fu_448_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln23_5_fu_466_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln23_6_fu_574_p2     |     +    |      0|  0|  12|           6|           6|
    |add_ln23_7_fu_623_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_8_fu_634_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_9_fu_645_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_fu_587_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln30_1_fu_729_p2     |     +    |      0|  0|  12|          13|          13|
    |add_ln8_fu_336_p2        |     +    |      0|  0|  19|          14|           1|
    |c_fu_318_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_502_p2              |     +    |      0|  0|  12|           3|           1|
    |r_fu_342_p2              |     +    |      0|  0|  15|           5|           1|
    |wr_fu_675_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln23_1_fu_617_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_fu_568_p2       |     -    |      0|  0|  12|           6|           6|
    |sub_ln30_fu_716_p2       |     -    |      0|  0|  12|          13|          13|
    |and_ln29_fu_780_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln30_1_fu_410_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln30_2_fu_496_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_398_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_348_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln14_fu_404_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln18_1_fu_740_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_392_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln29_7_fu_768_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_762_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_330_p2       |   icmp   |      0|  0|  13|          14|          14|
    |or_ln23_1_fu_514_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln23_fu_508_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_774_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_1_fu_490_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_422_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_686_p3    |  select  |      0|  0|  10|           1|           1|
    |select_ln14_fu_680_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln23_1_fu_520_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln23_2_fu_528_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln23_fu_661_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln30_1_fu_362_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_370_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln30_3_fu_378_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln30_4_fu_428_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln30_5_fu_436_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_6_fu_454_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_7_fu_472_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_fu_354_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_1_fu_484_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_386_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 503|         241|         215|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_239_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_262_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten14_phi_fu_227_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten47_phi_fu_205_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_250_p4    |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_216_p4               |   9|          2|    5|         10|
    |ap_phi_mux_w_sum_0_phi_fu_273_p4           |   9|          2|   32|         64|
    |ap_phi_mux_wr_0_phi_fu_285_p4              |   9|          2|    2|          4|
    |c_0_reg_235                                |   9|          2|    5|         10|
    |f_0_reg_258                                |   9|          2|    3|          6|
    |grp_fu_292_p0                              |  21|          4|   32|        128|
    |grp_fu_292_p1                              |  27|          5|   32|        160|
    |grp_fu_296_p0                              |  21|          4|   32|        128|
    |grp_fu_296_p1                              |  21|          4|   32|        128|
    |indvar_flatten14_reg_223                   |   9|          2|   10|         20|
    |indvar_flatten47_reg_201                   |   9|          2|   14|         28|
    |indvar_flatten_reg_246                     |   9|          2|    5|         10|
    |input_r_address0                           |  15|          3|   10|         30|
    |r_0_reg_212                                |   9|          2|    5|         10|
    |w_sum_0_reg_269                            |   9|          2|   32|         64|
    |wr_0_reg_281                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 320|         69|  292|        895|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln11_reg_927                |  10|   0|   10|          0|
    |add_ln14_reg_912                |   5|   0|    5|          0|
    |add_ln23_9_reg_877              |  11|   0|   11|          0|
    |add_ln8_reg_808                 |  14|   0|   14|          0|
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |c_0_reg_235                     |   5|   0|    5|          0|
    |conv_1_bias_load_reg_967        |  32|   0|   32|          0|
    |conv_1_weights_1_loa_reg_892    |  32|   0|   32|          0|
    |conv_1_weights_2_loa_reg_902    |  32|   0|   32|          0|
    |conv_out_addr_reg_953           |  12|   0|   12|          0|
    |f_0_reg_258                     |   3|   0|    3|          0|
    |icmp_ln11_reg_813               |   1|   0|    1|          0|
    |icmp_ln18_1_reg_958             |   1|   0|    1|          0|
    |icmp_ln8_reg_804                |   1|   0|    1|          0|
    |icmp_ln8_reg_804_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten14_reg_223        |  10|   0|   10|          0|
    |indvar_flatten47_reg_201        |  14|   0|   14|          0|
    |indvar_flatten_reg_246          |   5|   0|    5|          0|
    |input_load_1_reg_897            |  32|   0|   32|          0|
    |or_ln23_1_reg_835               |   1|   0|    1|          0|
    |or_ln30_reg_824                 |   1|   0|    1|          0|
    |r_0_reg_212                     |   5|   0|    5|          0|
    |reg_308                         |  32|   0|   32|          0|
    |reg_313                         |  32|   0|   32|          0|
    |select_ln11_reg_948             |  10|   0|   10|          0|
    |select_ln14_reg_943             |   5|   0|    5|          0|
    |select_ln23_1_reg_840           |   2|   0|    2|          0|
    |select_ln23_2_reg_845           |   3|   0|    3|          0|
    |select_ln30_1_reg_818           |   5|   0|    5|          0|
    |select_ln30_5_reg_829           |   5|   0|    5|          0|
    |tmp_1_reg_922                   |  32|   0|   32|          0|
    |tmp_2_reg_932                   |  32|   0|   32|          0|
    |tmp_s_reg_907                   |  32|   0|   32|          0|
    |w_sum_0_reg_269                 |  32|   0|   32|          0|
    |w_sum_4_2_reg_972               |  32|   0|   32|          0|
    |w_sum_reg_978                   |  32|   0|   32|          0|
    |wr_0_reg_281                    |   2|   0|    2|          0|
    |wr_reg_937                      |   2|   0|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 534|   0|  534|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

