$date
	Mon Apr  6 02:20:35 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module controller_tb $end
$var wire 1 ! TOGGLE $end
$var wire 1 " RUNNING $end
$var wire 1 # INIT $end
$var wire 1 $ FINISH $end
$var wire 1 % BIST_END $end
$var reg 1 & CLK $end
$var reg 1 ' RESET $end
$var reg 1 ( START $end
$scope module uut $end
$var wire 1 % bist_end $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 " running $end
$var wire 1 ( start $end
$var wire 1 ! toggle $end
$var wire 1 # init $end
$var wire 1 $ finish $end
$var reg 1 ) complete $end
$var reg 4 * nclock [3:0] $end
$var reg 3 + ncounter [2:0] $end
$var reg 4 , next_state [3:0] $end
$var reg 4 - state [3:0] $end
$var reg 1 . toggle_r $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
bx -
bx ,
bx +
bx *
x)
0(
0'
0&
x%
x$
x#
x"
x!
$end
#5000
1&
#10000
0&
#13000
0)
0%
1'
#15000
b0 ,
0!
0.
b101 *
b1 +
x#
x$
bx -
1&
#20000
0&
#25000
0"
0#
0$
b0 -
1&
#26000
0'
#30000
0&
#35000
1&
#39000
1(
#40000
0&
#45000
b10 ,
b1 -
1&
#50000
0&
#52000
0(
#55000
b11 ,
1#
b10 -
1&
#60000
0&
#65000
1"
0#
b11 -
1&
#70000
0&
#75000
1!
b10 +
1.
1&
#80000
0&
#85000
0!
b11 +
0.
1&
#90000
0&
#95000
1!
b100 +
1.
1&
#100000
0&
#105000
0!
0.
b100 ,
b101 +
1&
#110000
0&
#115000
b101 ,
1$
b100 -
0"
b110 +
1&
#120000
0&
#125000
1%
1)
b0 ,
0$
b101 -
1&
#130000
0&
#135000
b1 +
b0 -
1&
#140000
0&
#145000
1&
#150000
0&
#155000
1&
#160000
0&
#165000
b10 ,
b1 -
0)
0%
1&
1(
#170000
0&
#175000
b11 ,
1#
b10 -
1&
#178000
0(
#180000
0&
#185000
1"
0#
b11 -
1&
#190000
0&
#195000
1!
b10 +
1.
1&
#200000
0&
#205000
0!
b11 +
0.
1&
#210000
0&
#215000
1!
b100 +
1.
1&
#220000
0&
#225000
0!
0.
b100 ,
b101 +
1&
#230000
0&
#235000
b101 ,
1$
b100 -
0"
b110 +
1&
#240000
0&
#245000
1%
1)
b0 ,
0$
b101 -
1&
#250000
0&
#255000
b1 +
b0 -
1&
#260000
0&
#265000
1&
#270000
0&
#275000
1&
#278000
