
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v
# synth_design -part xc7z020clg484-3 -top fht_1d_x8 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top fht_1d_x8 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 380 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.992 ; gain = 68.895 ; free physical = 246982 ; free virtual = 314767
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fht_1d_x8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:6]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fht_bfly_noFF' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:345]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fht_bfly_noFF' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:345]
INFO: [Synth 8-6157] synthesizing module 'fht_bfly' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:236]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fht_bfly' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:236]
INFO: [Synth 8-6157] synthesizing module 'fht_bfly__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:236]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fht_bfly__parameterized0' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:236]
WARNING: [Synth 8-3848] Net mult_res1 in module/entity fht_1d_x8 does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:143]
WARNING: [Synth 8-3848] Net mult_res2 in module/entity fht_1d_x8 does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:144]
INFO: [Synth 8-6155] done synthesizing module 'fht_1d_x8' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.758 ; gain = 113.660 ; free physical = 246860 ; free virtual = 314645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.758 ; gain = 113.660 ; free physical = 246862 ; free virtual = 314647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.754 ; gain = 121.656 ; free physical = 246861 ; free virtual = 314647
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.754 ; gain = 129.656 ; free physical = 246829 ; free virtual = 314615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 473   
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fht_1d_x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 9     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module fht_bfly_noFF 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 38    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fht_bfly 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 43    
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fht_bfly__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u21_fht_bfly/a_FF_reg[0]' (FDRE) to 'u23_fht_bfly/a_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'u21_fht_bfly/b_FF_reg[0]' (FDRE) to 'u23_fht_bfly/b_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'u31_fht_bfly/a_FF_reg[0]' (FDRE) to 'u32_fht_bfly/a_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'u31_fht_bfly/b_FF_reg[0]' (FDRE) to 'u32_fht_bfly/b_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'u34_fht_bfly/a_FF_reg[0]' (FDRE) to 'u33_fht_bfly/a_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'h0_FF_reg[0]' (FDCE) to 'h4_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'h7_FF_reg[0]' (FDCE) to 'h3_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'h6_FF_reg[0]' (FDCE) to 'h2_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'h5_FF_reg[0]' (FDCE) to 'h1_FF_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.551 ; gain = 277.453 ; free physical = 247686 ; free virtual = 315469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247658 ; free virtual = 315441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u33_fht_bfly/a_FF_reg[0]' (FDRE) to 'u32_fht_bfly/a_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'h4_FF_reg[0]' (FDCE) to 'h2_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[0]' (FDCE) to 'h1_FF_reg[0]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[1]' (FDCE) to 'h5_FF_reg[1]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[1]' (FDCE) to 'h7_FF_reg[1]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[2]' (FDCE) to 'h5_FF_reg[2]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[2]' (FDCE) to 'h7_FF_reg[2]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[3]' (FDCE) to 'h5_FF_reg[3]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[3]' (FDCE) to 'h7_FF_reg[3]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[4]' (FDCE) to 'h5_FF_reg[4]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[4]' (FDCE) to 'h7_FF_reg[4]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[5]' (FDCE) to 'h5_FF_reg[5]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[5]' (FDCE) to 'h7_FF_reg[5]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[6]' (FDCE) to 'h5_FF_reg[6]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[6]' (FDCE) to 'h7_FF_reg[6]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[7]' (FDCE) to 'h5_FF_reg[7]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[7]' (FDCE) to 'h7_FF_reg[7]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[8]' (FDCE) to 'h5_FF_reg[8]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[8]' (FDCE) to 'h7_FF_reg[8]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[9]' (FDCE) to 'h5_FF_reg[9]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[9]' (FDCE) to 'h7_FF_reg[9]'
INFO: [Synth 8-3886] merging instance 'h7_FF_reg[9]' (FDCE) to 'h7_FF_reg[10]'
INFO: [Synth 8-3886] merging instance 'h5_FF_reg[9]' (FDCE) to 'h5_FF_reg[10]'
INFO: [Synth 8-3886] merging instance 'h1_FF_reg[10]' (FDCE) to 'h5_FF_reg[10]'
INFO: [Synth 8-3886] merging instance 'h3_FF_reg[10]' (FDCE) to 'h7_FF_reg[10]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247636 ; free virtual = 315419
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247471 ; free virtual = 315254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247469 ; free virtual = 315252
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247463 ; free virtual = 315246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247463 ; free virtual = 315246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247461 ; free virtual = 315244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247461 ; free virtual = 315244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     9|
|3     |LUT3 |    37|
|4     |LUT4 |    28|
|5     |LUT5 |    72|
|6     |LUT6 |   128|
|7     |FDCE |   218|
|8     |FDRE |   108|
+------+-----+------+

Report Instance Areas: 
+------+---------------+---------------------------+------+
|      |Instance       |Module                     |Cells |
+------+---------------+---------------------------+------+
|1     |top            |                           |   601|
|2     |  u21_fht_bfly |fht_bfly                   |    66|
|3     |  u22_fht_bfly |fht_bfly_0                 |    73|
|4     |  u23_fht_bfly |fht_bfly_1                 |    81|
|5     |  u31_fht_bfly |fht_bfly__parameterized0   |    48|
|6     |  u32_fht_bfly |fht_bfly__parameterized0_2 |    58|
|7     |  u33_fht_bfly |fht_bfly__parameterized0_3 |     9|
|8     |  u34_fht_bfly |fht_bfly__parameterized0_4 |     9|
+------+---------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247468 ; free virtual = 315252
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.555 ; gain = 277.457 ; free physical = 247467 ; free virtual = 315251
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1709.559 ; gain = 277.457 ; free physical = 247473 ; free virtual = 315256
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.723 ; gain = 0.000 ; free physical = 247312 ; free virtual = 315095
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.723 ; gain = 416.723 ; free physical = 247361 ; free virtual = 315144
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2411.379 ; gain = 562.656 ; free physical = 246492 ; free virtual = 314275
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports sclk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.379 ; gain = 0.000 ; free physical = 246485 ; free virtual = 314268
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.387 ; gain = 0.000 ; free physical = 246472 ; free virtual = 314255
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "sclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2545.668 ; gain = 0.004 ; free physical = 246096 ; free virtual = 313880

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246096 ; free virtual = 313880

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246072 ; free virtual = 313856
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246072 ; free virtual = 313855
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246072 ; free virtual = 313856
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246072 ; free virtual = 313856
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246070 ; free virtual = 313853
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246070 ; free virtual = 313853
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246069 ; free virtual = 313853
Ending Logic Optimization Task | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246069 ; free virtual = 313853

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246065 ; free virtual = 313849

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246065 ; free virtual = 313849

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246065 ; free virtual = 313849
Ending Netlist Obfuscation Task | Checksum: 5cc2c1fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 246065 ; free virtual = 313849
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.668 ; gain = 0.004 ; free physical = 246065 ; free virtual = 313849
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 5cc2c1fe
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module fht_1d_x8 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2577.652 ; gain = 0.000 ; free physical = 246038 ; free virtual = 313821
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "sclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.003 | TNS=0.000 |
IDT: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2577.656 ; gain = 0.004 ; free physical = 246027 ; free virtual = 313811
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2577.656 ; gain = 0.004 ; free physical = 246023 ; free virtual = 313806
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2761.820 ; gain = 184.164 ; free physical = 246007 ; free virtual = 313790
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2761.820 ; gain = 184.168 ; free physical = 246006 ; free virtual = 313790

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 246002 ; free virtual = 313785


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design fht_1d_x8 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 0 newly gated: 3 Total: 326
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/3 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12a2173fd

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245940 ; free virtual = 313723
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12a2173fd
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2761.820 ; gain = 216.152 ; free physical = 246006 ; free virtual = 313789
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27900640 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1545ef9fd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 246027 ; free virtual = 313811
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1545ef9fd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 246027 ; free virtual = 313810
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1545ef9fd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 246023 ; free virtual = 313806
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1545ef9fd

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 246022 ; free virtual = 313806
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1545ef9fd

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 246022 ; free virtual = 313805

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 246021 ; free virtual = 313805
Ending Netlist Obfuscation Task | Checksum: 1545ef9fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 246021 ; free virtual = 313805
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245821 ; free virtual = 313605
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f46328b0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245821 ; free virtual = 313605
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245822 ; free virtual = 313606

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 69009cff

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245824 ; free virtual = 313607

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 869fcf9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245809 ; free virtual = 313593

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 869fcf9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245809 ; free virtual = 313593
Phase 1 Placer Initialization | Checksum: 869fcf9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245809 ; free virtual = 313592

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8980aea2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245799 ; free virtual = 313583

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245790 ; free virtual = 313576

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 97af19d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245802 ; free virtual = 313587
Phase 2 Global Placement | Checksum: 10981b7e2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245767 ; free virtual = 313553

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10981b7e2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245764 ; free virtual = 313549

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14733090d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245765 ; free virtual = 313550

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: da797dad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245762 ; free virtual = 313547

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9fe96612

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245761 ; free virtual = 313546

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e8731e39

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245714 ; free virtual = 313499

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 163b1fa9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245709 ; free virtual = 313495

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a34220de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245709 ; free virtual = 313494
Phase 3 Detail Placement | Checksum: 1a34220de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245709 ; free virtual = 313494

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2235c5667

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2235c5667

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245712 ; free virtual = 313499
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.299. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f4c725d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245712 ; free virtual = 313498
Phase 4.1 Post Commit Optimization | Checksum: 1f4c725d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245711 ; free virtual = 313497

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f4c725d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245711 ; free virtual = 313498

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f4c725d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245711 ; free virtual = 313498

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245711 ; free virtual = 313497
Phase 4.4 Final Placement Cleanup | Checksum: 152abb9a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245711 ; free virtual = 313497
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 152abb9a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245711 ; free virtual = 313497
Ending Placer Task | Checksum: a0b700ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245728 ; free virtual = 313515
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245727 ; free virtual = 313514
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245708 ; free virtual = 313493
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245687 ; free virtual = 313472
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 245667 ; free virtual = 313454
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "sclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 566b099f ConstDB: 0 ShapeSum: 4a4bf74e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "sclk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "x_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rstn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rstn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: fc769e65

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244680 ; free virtual = 312465
Post Restoration Checksum: NetGraph: 364f12bc NumContArr: c6278ba9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fc769e65

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244676 ; free virtual = 312460

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fc769e65

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244640 ; free virtual = 312424

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fc769e65

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244640 ; free virtual = 312424
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21112fa96

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244652 ; free virtual = 312437
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.409  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2087698b2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244649 ; free virtual = 312434

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 255e63293

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244595 ; free virtual = 312380

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e06d2b36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244638 ; free virtual = 312423
Phase 4 Rip-up And Reroute | Checksum: 1e06d2b36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244638 ; free virtual = 312423

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e06d2b36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244638 ; free virtual = 312423

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e06d2b36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244638 ; free virtual = 312423
Phase 5 Delay and Skew Optimization | Checksum: 1e06d2b36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244638 ; free virtual = 312423

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 131e23160

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244637 ; free virtual = 312423
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.188  | TNS=0.000  | WHS=0.152  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 131e23160

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244637 ; free virtual = 312423
Phase 6 Post Hold Fix | Checksum: 131e23160

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244637 ; free virtual = 312423

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0462359 %
  Global Horizontal Routing Utilization  = 0.0651623 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1385103bb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244631 ; free virtual = 312416

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1385103bb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244628 ; free virtual = 312413

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19252d62a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244630 ; free virtual = 312415

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.188  | TNS=0.000  | WHS=0.152  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19252d62a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244629 ; free virtual = 312415
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244662 ; free virtual = 312448

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244663 ; free virtual = 312448
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244664 ; free virtual = 312449
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244656 ; free virtual = 312443
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.820 ; gain = 0.000 ; free physical = 244660 ; free virtual = 312447
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "sclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2785.258 ; gain = 0.000 ; free physical = 246734 ; free virtual = 314517
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:28:57 2022...
