// DO NOT EDIT
// This file is automatically generated!
// $ smg.shen rtl/SMG/seq.smg
//
// https://github.com/sam-falvo/smg

module Sequencer(
	input [7:0]	ccr,
	input 	xt4,
	input 	xt3,
	input 	xt2,
	input 	xt1,
	input 	xt0,
	input [31:0]	ir,
	input 	dack_i,
	input 	iack_i,
	input 	ft0,
	input 	rst,
	output 	fence_o,
	output 	xt4_o,
	output 	alub_imm12sb,
	output 	ccr_alu,
	output 	dwe_o,
	output 	ddat_rdat,
	output 	rdat_ddat,
	output 	dsiz_fn3,
	output 	dstb_1,
	output 	dcyc_1,
	output 	dadr_alu,
	output 	ia_pc,
	output 	sx32_en,
	output 	pc_alu,
	output 	xt3_o,
	output 	and_en,
	output 	rsh_en,
	output 	xor_en,
	output 	ltu_en,
	output 	lts_en,
	output 	invB_en,
	output 	cflag_i,
	output 	lsh_en,
	output 	sum_en,
	output 	alub_imm20uj,
	output 	alub_imm20u,
	output 	alub_imm12s,
	output 	alub_imm12i,
	output 	alub_rdat,
	output 	alua_ia,
	output 	alua_0,
	output 	alua_rdat,
	output 	rwe_o,
	output 	rdat_pc,
	output 	rdat_alu,
	output 	ra_ird,
	output 	ra_ir2,
	output 	ra_ir1,
	output 	xt2_o,
	output 	xt1_o,
	output 	jammed_o,
	output 	xt0_o,
	output 	ir_idat,
	output 	pc_pcPlus4,
	output 	isiz_2,
	output 	iadr_pc,
	output 	pc_mbvec,
	output 	ft0_o
);
wire  isFence;
wire  isBr;
wire  isJal;
wire  isStore;
wire  isLoad;
wire  isLuiAuipc;
wire  useAlu2;
wire  useAlu;
wire  fn3_is_111;
wire  fn3_is_110;
wire  fn3_is_101;
wire  fn3_is_100;
wire  fn3_is_011;
wire  fn3_is_010;
wire  fn3_is_001;
wire  fn3_is_000;
wire  isJalr;
wire  isOpR;
wire  isOpI;
wire R1391 = (|rst) ; 
wire R1392 = ~(|rst) & (|ft0) & ~(|iack_i) ; 
wire R1393 = ~(|rst) & (|ft0) & (|iack_i) ; 
wire R1394 = ~(|rst) & ~(|ft0) & ~(|xt0) & ~(|xt1) & ~(|xt2) & ~(|xt3) ; 
wire R1395 = ( ir[14:12] == 3'b000 ) ; 
wire R1396 = ( ir[14:12] == 3'b001 ) ; 
wire R1397 = ( ir[14:12] == 3'b010 ) ; 
wire R1398 = ( ir[14:12] == 3'b011 ) ; 
wire R1399 = ( ir[14:12] == 3'b100 ) ; 
wire R1400 = ( ir[14:12] == 3'b101 ) ; 
wire R1401 = ( ir[14:12] == 3'b110 ) ; 
wire R1402 = ( ir[14:12] == 3'b111 ) ; 
wire R1403 = ( ir[6:4] == 7'b001 ) & ( ir[2:0] == 3'b011 ) ; 
wire R1404 = ( ir[6:4] == 7'b011 ) & ( ir[2:0] == 3'b011 ) ; 
wire R1405 = ~(|rst) & (|xt0) & (|isOpI) ; 
wire R1406 = ~(|rst) & (|xt1) & (|isOpI) ; 
wire R1407 = ~(|rst) & (|xt2) & (|isOpI) ; 
wire R1408 = (|useAlu) & (|fn3_is_000) ; 
wire R1409 = (|useAlu) & (|fn3_is_001) ; 
wire R1410 = (|useAlu) & (|fn3_is_010) ; 
wire R1411 = (|useAlu) & (|fn3_is_011) ; 
wire R1412 = (|useAlu) & (|fn3_is_100) ; 
wire R1413 = (|useAlu) & (|fn3_is_101) & ~(|ir[30]) ; 
wire R1414 = (|useAlu) & (|fn3_is_101) & (|ir[30]) ; 
wire R1415 = (|useAlu) & (|fn3_is_110) ; 
wire R1416 = (|useAlu) & (|fn3_is_111) ; 
wire R1417 = (|useAlu) & (|ir[3]) ; 
wire R1418 = ~(|rst) & (|xt0) & (|isOpR) ; 
wire R1419 = ~(|rst) & (|xt1) & (|isOpR) ; 
wire R1420 = ~(|rst) & (|xt2) & (|isOpR) ; 
wire R1421 = ~(|rst) & (|xt3) & (|isOpR) ; 
wire R1422 = (|useAlu2) & (|fn3_is_000) & ~(|ir[30]) ; 
wire R1423 = (|useAlu2) & (|fn3_is_000) & (|ir[30]) ; 
wire R1424 = (|useAlu2) & (|fn3_is_001) ; 
wire R1425 = (|useAlu2) & (|fn3_is_010) ; 
wire R1426 = (|useAlu2) & (|fn3_is_011) ; 
wire R1427 = (|useAlu2) & (|fn3_is_100) ; 
wire R1428 = (|useAlu2) & (|fn3_is_101) & ~(|ir[30]) ; 
wire R1429 = (|useAlu2) & (|fn3_is_101) & (|ir[30]) ; 
wire R1430 = (|useAlu2) & (|fn3_is_110) ; 
wire R1431 = (|useAlu2) & (|fn3_is_111) ; 
wire R1432 = (|useAlu2) & (|ir[3]) ; 
wire R1433 = ( ir[6:0] == 7'b1100111 ) ; 
wire R1434 = ( ir[6:0] == 7'b1101111 ) ; 
wire R1435 = ~(|rst) & (|xt0) & (|isJalr) ; 
wire R1436 = ~(|rst) & (|xt1) & (|isJalr) ; 
wire R1437 = ~(|rst) & (|xt2) & (|isJalr) ; 
wire R1438 = ~(|rst) & (|xt3) & (|isJalr) ; 
wire R1439 = ~(|rst) & (|xt0) & (|isJal) ; 
wire R1440 = ~(|rst) & (|xt1) & (|isJal) ; 
wire R1441 = ~(|rst) & (|xt2) & (|isJal) ; 
wire R1442 = ~(|ir[6]) & ( ir[4:0] == 5'b10111 ) ; 
wire R1443 = ~(|rst) & (|xt0) & (|isLuiAuipc) ; 
wire R1444 = ~(|rst) & (|xt0) & (|isLuiAuipc) & (|ir[5]) ; 
wire R1445 = ~(|rst) & (|xt0) & (|isLuiAuipc) & ~(|ir[5]) ; 
wire R1446 = ~(|rst) & (|xt1) & (|isLuiAuipc) ; 
wire R1447 = ( ir[6:0] == 7'b0000011 ) ; 
wire R1448 = ( ir[6:0] == 7'b0100011 ) ; 
wire R1449 = ~(|rst) & (|xt0) & (|isLoad) ; 
wire R1450 = ~(|rst) & (|xt1) & (|isLoad) ; 
wire R1451 = ~(|rst) & (|xt2) & (|isLoad) & ~(|dack_i) ; 
wire R1452 = ~(|rst) & (|xt2) & (|isLoad) & (|dack_i) ; 
wire R1453 = ~(|rst) & (|xt0) & (|isStore) ; 
wire R1454 = ~(|rst) & (|xt1) & (|isStore) ; 
wire R1455 = ~(|rst) & (|xt2) & (|isStore) & ~(|dack_i) ; 
wire R1456 = ~(|rst) & (|xt2) & (|isStore) & (|dack_i) ; 
wire R1457 = ( ir[6:0] == 7'b1100011 ) ; 
wire R1458 = ~(|rst) & (|xt0) & (|isBr) ; 
wire R1459 = ~(|rst) & (|xt1) & (|isBr) ; 
wire R1460 = ~(|rst) & (|xt2) & (|isBr) ; 
wire R1461 = ~(|rst) & (|xt3) & (|isBr) ; 
wire R1462 = ~(|rst) & (|xt4) & (|isBr) ; 
wire R1463 = (|isBr) & (|xt4) & (|fn3_is_000) & (|ccr[0]) ; 
wire R1464 = (|isBr) & (|xt4) & (|fn3_is_001) & (|ccr[1]) ; 
wire R1465 = (|isBr) & (|xt4) & (|fn3_is_100) & (|ccr[4]) ; 
wire R1466 = (|isBr) & (|xt4) & (|fn3_is_101) & (|ccr[5]) ; 
wire R1467 = (|isBr) & (|xt4) & (|fn3_is_110) & (|ccr[6]) ; 
wire R1468 = (|isBr) & (|xt4) & (|fn3_is_111) & (|ccr[7]) ; 
wire R1469 = ( ir[31:28] == 4'b0000 ) & ( ir[19:0] == 20'h0000F ) ; 
wire R1470 = ( ir[31:0] == 32'h0000100F ) ; 
wire R1471 = ~(|rst) & (|isFence) & (|xt0) ; 
wire R1472 = ~(|rst) & (|isFence) & (|xt1) ; 
wire R1473 = ~(|rst) & (|isFence) & (|xt2) ; 
wire R1474 = ~(|rst) & (|isFence) & (|xt3) ; 
wire  out1475 = R1391 ? 1 : 0 ; 
wire  out1476 = R1391 ? 1 : 0 ; 
wire  out1477 = R1392 ? 1 : 0 ; 
wire  out1478 = R1392 ? 1 : 0 ; 
wire  out1479 = R1392 ? 1 : 0 ; 
wire  out1480 = R1393 ? 1 : 0 ; 
wire  out1481 = R1393 ? 1 : 0 ; 
wire  out1482 = R1393 ? 1 : 0 ; 
wire  out1483 = R1393 ? 1 : 0 ; 
wire  out1484 = R1393 ? 1 : 0 ; 
wire  out1485 = R1393 ? 1 : 0 ; 
wire  out1486 = R1394 ? 1 : 0 ; 
wire  out1487 = R1395 ? 1 : 0 ; 
wire  out1488 = R1396 ? 1 : 0 ; 
wire  out1489 = R1397 ? 1 : 0 ; 
wire  out1490 = R1398 ? 1 : 0 ; 
wire  out1491 = R1399 ? 1 : 0 ; 
wire  out1492 = R1400 ? 1 : 0 ; 
wire  out1493 = R1401 ? 1 : 0 ; 
wire  out1494 = R1402 ? 1 : 0 ; 
wire  out1495 = R1403 ? 1 : 0 ; 
wire  out1496 = R1404 ? 1 : 0 ; 
wire  out1497 = R1405 ? 1 : 0 ; 
wire  out1498 = R1405 ? 1 : 0 ; 
wire  out1499 = R1406 ? 1 : 0 ; 
wire  out1500 = R1406 ? 1 : 0 ; 
wire  out1501 = R1406 ? 1 : 0 ; 
wire  out1502 = R1407 ? 1 : 0 ; 
wire  out1503 = R1407 ? 1 : 0 ; 
wire  out1504 = R1407 ? 1 : 0 ; 
wire  out1505 = R1407 ? 1 : 0 ; 
wire  out1506 = R1407 ? 1 : 0 ; 
wire  out1507 = R1408 ? 1 : 0 ; 
wire  out1508 = R1409 ? 1 : 0 ; 
wire  out1509 = R1410 ? 1 : 0 ; 
wire  out1510 = R1410 ? 1 : 0 ; 
wire  out1511 = R1410 ? 1 : 0 ; 
wire  out1512 = R1411 ? 1 : 0 ; 
wire  out1513 = R1411 ? 1 : 0 ; 
wire  out1514 = R1411 ? 1 : 0 ; 
wire  out1515 = R1412 ? 1 : 0 ; 
wire  out1516 = R1413 ? 1 : 0 ; 
wire  out1517 = R1414 ? 1 : 0 ; 
wire  out1518 = R1414 ? 1 : 0 ; 
wire  out1519 = R1415 ? 1 : 0 ; 
wire  out1520 = R1415 ? 1 : 0 ; 
wire  out1521 = R1416 ? 1 : 0 ; 
wire  out1522 = R1417 ? 1 : 0 ; 
wire  out1523 = R1418 ? 1 : 0 ; 
wire  out1524 = R1418 ? 1 : 0 ; 
wire  out1525 = R1419 ? 1 : 0 ; 
wire  out1526 = R1419 ? 1 : 0 ; 
wire  out1527 = R1419 ? 1 : 0 ; 
wire  out1528 = R1420 ? 1 : 0 ; 
wire  out1529 = R1420 ? 1 : 0 ; 
wire  out1530 = R1421 ? 1 : 0 ; 
wire  out1531 = R1421 ? 1 : 0 ; 
wire  out1532 = R1421 ? 1 : 0 ; 
wire  out1533 = R1421 ? 1 : 0 ; 
wire  out1534 = R1421 ? 1 : 0 ; 
wire  out1535 = R1422 ? 1 : 0 ; 
wire  out1536 = R1423 ? 1 : 0 ; 
wire  out1537 = R1423 ? 1 : 0 ; 
wire  out1538 = R1423 ? 1 : 0 ; 
wire  out1539 = R1424 ? 1 : 0 ; 
wire  out1540 = R1425 ? 1 : 0 ; 
wire  out1541 = R1425 ? 1 : 0 ; 
wire  out1542 = R1425 ? 1 : 0 ; 
wire  out1543 = R1426 ? 1 : 0 ; 
wire  out1544 = R1426 ? 1 : 0 ; 
wire  out1545 = R1426 ? 1 : 0 ; 
wire  out1546 = R1427 ? 1 : 0 ; 
wire  out1547 = R1428 ? 1 : 0 ; 
wire  out1548 = R1429 ? 1 : 0 ; 
wire  out1549 = R1429 ? 1 : 0 ; 
wire  out1550 = R1430 ? 1 : 0 ; 
wire  out1551 = R1430 ? 1 : 0 ; 
wire  out1552 = R1431 ? 1 : 0 ; 
wire  out1553 = R1432 ? 1 : 0 ; 
wire  out1554 = R1433 ? 1 : 0 ; 
wire  out1555 = R1434 ? 1 : 0 ; 
wire  out1556 = R1435 ? 1 : 0 ; 
wire  out1557 = R1435 ? 1 : 0 ; 
wire  out1558 = R1435 ? 1 : 0 ; 
wire  out1559 = R1435 ? 1 : 0 ; 
wire  out1560 = R1436 ? 1 : 0 ; 
wire  out1561 = R1436 ? 1 : 0 ; 
wire  out1562 = R1437 ? 1 : 0 ; 
wire  out1563 = R1437 ? 1 : 0 ; 
wire  out1564 = R1437 ? 1 : 0 ; 
wire  out1565 = R1438 ? 1 : 0 ; 
wire  out1566 = R1438 ? 1 : 0 ; 
wire  out1567 = R1438 ? 1 : 0 ; 
wire  out1568 = R1439 ? 1 : 0 ; 
wire  out1569 = R1439 ? 1 : 0 ; 
wire  out1570 = R1439 ? 1 : 0 ; 
wire  out1571 = R1439 ? 1 : 0 ; 
wire  out1572 = R1440 ? 1 : 0 ; 
wire  out1573 = R1440 ? 1 : 0 ; 
wire  out1574 = R1440 ? 1 : 0 ; 
wire  out1575 = R1441 ? 1 : 0 ; 
wire  out1576 = R1441 ? 1 : 0 ; 
wire  out1577 = R1441 ? 1 : 0 ; 
wire  out1578 = R1442 ? 1 : 0 ; 
wire  out1579 = R1443 ? 1 : 0 ; 
wire  out1580 = R1443 ? 1 : 0 ; 
wire  out1581 = R1444 ? 1 : 0 ; 
wire  out1582 = R1445 ? 1 : 0 ; 
wire  out1583 = R1446 ? 1 : 0 ; 
wire  out1584 = R1446 ? 1 : 0 ; 
wire  out1585 = R1446 ? 1 : 0 ; 
wire  out1586 = R1446 ? 1 : 0 ; 
wire  out1587 = R1446 ? 1 : 0 ; 
wire  out1588 = R1447 ? 1 : 0 ; 
wire  out1589 = R1448 ? 1 : 0 ; 
wire  out1590 = R1449 ? 1 : 0 ; 
wire  out1591 = R1449 ? 1 : 0 ; 
wire  out1592 = R1450 ? 1 : 0 ; 
wire  out1593 = R1450 ? 1 : 0 ; 
wire  out1594 = R1450 ? 1 : 0 ; 
wire  out1595 = R1451 ? 1 : 0 ; 
wire  out1596 = R1451 ? 1 : 0 ; 
wire  out1597 = R1451 ? 1 : 0 ; 
wire  out1598 = R1451 ? 1 : 0 ; 
wire  out1599 = R1451 ? 1 : 0 ; 
wire  out1600 = R1451 ? 1 : 0 ; 
wire  out1601 = R1452 ? 1 : 0 ; 
wire  out1602 = R1452 ? 1 : 0 ; 
wire  out1603 = R1452 ? 1 : 0 ; 
wire  out1604 = R1452 ? 1 : 0 ; 
wire  out1605 = R1452 ? 1 : 0 ; 
wire  out1606 = R1452 ? 1 : 0 ; 
wire  out1607 = R1452 ? 1 : 0 ; 
wire  out1608 = R1452 ? 1 : 0 ; 
wire  out1609 = R1452 ? 1 : 0 ; 
wire  out1610 = R1453 ? 1 : 0 ; 
wire  out1611 = R1453 ? 1 : 0 ; 
wire  out1612 = R1454 ? 1 : 0 ; 
wire  out1613 = R1454 ? 1 : 0 ; 
wire  out1614 = R1454 ? 1 : 0 ; 
wire  out1615 = R1454 ? 1 : 0 ; 
wire  out1616 = R1455 ? 1 : 0 ; 
wire  out1617 = R1455 ? 1 : 0 ; 
wire  out1618 = R1455 ? 1 : 0 ; 
wire  out1619 = R1455 ? 1 : 0 ; 
wire  out1620 = R1455 ? 1 : 0 ; 
wire  out1621 = R1455 ? 1 : 0 ; 
wire  out1622 = R1455 ? 1 : 0 ; 
wire  out1623 = R1455 ? 1 : 0 ; 
wire  out1624 = R1455 ? 1 : 0 ; 
wire  out1625 = R1456 ? 1 : 0 ; 
wire  out1626 = R1456 ? 1 : 0 ; 
wire  out1627 = R1456 ? 1 : 0 ; 
wire  out1628 = R1456 ? 1 : 0 ; 
wire  out1629 = R1456 ? 1 : 0 ; 
wire  out1630 = R1456 ? 1 : 0 ; 
wire  out1631 = R1456 ? 1 : 0 ; 
wire  out1632 = R1456 ? 1 : 0 ; 
wire  out1633 = R1457 ? 1 : 0 ; 
wire  out1634 = R1458 ? 1 : 0 ; 
wire  out1635 = R1458 ? 1 : 0 ; 
wire  out1636 = R1459 ? 1 : 0 ; 
wire  out1637 = R1459 ? 1 : 0 ; 
wire  out1638 = R1459 ? 1 : 0 ; 
wire  out1639 = R1460 ? 1 : 0 ; 
wire  out1640 = R1460 ? 1 : 0 ; 
wire  out1641 = R1461 ? 1 : 0 ; 
wire  out1642 = R1461 ? 1 : 0 ; 
wire  out1643 = R1461 ? 1 : 0 ; 
wire  out1644 = R1461 ? 1 : 0 ; 
wire  out1645 = R1461 ? 1 : 0 ; 
wire  out1646 = R1461 ? 1 : 0 ; 
wire  out1647 = R1461 ? 1 : 0 ; 
wire  out1648 = R1462 ? 1 : 0 ; 
wire  out1649 = R1462 ? 1 : 0 ; 
wire  out1650 = R1463 ? 1 : 0 ; 
wire  out1651 = R1464 ? 1 : 0 ; 
wire  out1652 = R1465 ? 1 : 0 ; 
wire  out1653 = R1466 ? 1 : 0 ; 
wire  out1654 = R1467 ? 1 : 0 ; 
wire  out1655 = R1468 ? 1 : 0 ; 
wire  out1656 = R1469 ? 1 : 0 ; 
wire  out1657 = R1470 ? 1 : 0 ; 
wire  out1658 = R1471 ? 1 : 0 ; 
wire  out1659 = R1471 ? 1 : 0 ; 
wire  out1660 = R1472 ? 1 : 0 ; 
wire  out1661 = R1472 ? 1 : 0 ; 
wire  out1662 = R1473 ? 1 : 0 ; 
wire  out1663 = R1473 ? 1 : 0 ; 
wire  out1664 = R1474 ? 1 : 0 ; 
wire  out1665 = R1474 ? 1 : 0 ; 
assign dsiz_fn3 = out1629|out1621|out1605|out1600;
assign isBr = out1633;
assign isFence = out1657|out1656;
assign isLoad = out1588;
assign invB_en = out1643|out1544|out1541|out1538|out1513|out1510;
assign ia_pc = out1483;
assign cflag_i = out1644|out1549|out1543|out1540|out1537|out1518|out1512|out1509;
assign and_en = out1552|out1550|out1521|out1519;
assign isJalr = out1554;
assign alua_ia = out1646|out1582|out1573;
assign isLuiAuipc = out1578;
assign fn3_is_000 = out1487;
assign fn3_is_001 = out1488;
assign fn3_is_010 = out1489;
assign fn3_is_100 = out1491;
assign fn3_is_011 = out1490;
assign fn3_is_101 = out1492;
assign fn3_is_110 = out1493;
assign fence_o = out1665|out1663|out1661|out1659;
assign fn3_is_111 = out1494;
assign iadr_pc = out1480|out1477;
assign useAlu = out1505;
assign ra_ird = out1606|out1583|out1569|out1557|out1530|out1502;
assign dwe_o = out1631|out1624;
assign jammed_o = out1486;
assign pc_alu = out1655|out1654|out1653|out1652|out1651|out1650|out1576|out1566;
assign dadr_alu = out1626|out1618|out1602|out1597;
assign ccr_alu = out1645;
assign pc_mbvec = out1476;
assign ir_idat = out1484;
assign lsh_en = out1539|out1508;
assign rdat_pc = out1570|out1558;
assign rdat_ddat = out1608;
assign ddat_rdat = out1630|out1622;
assign rsh_en = out1548|out1547|out1517|out1516;
assign rwe_o = out1607|out1585|out1571|out1559|out1532|out1504;
assign alua_rdat = out1638|out1613|out1593|out1563|out1526|out1500;
assign alub_imm12i = out1594|out1564|out1501;
assign sx32_en = out1553|out1522;
assign alub_rdat = out1640|out1529;
assign rdat_alu = out1584|out1531|out1503;
assign lts_en = out1542|out1511;
assign isStore = out1589;
assign sum_en = out1649|out1642|out1625|out1617|out1601|out1596|out1586|out1577|out1567|out1536|out1535|out1507;
assign ltu_en = out1545|out1514;
assign alub_imm12sb = out1647;
assign xor_en = out1551|out1546|out1520|out1515;
assign alub_imm12s = out1614;
assign alub_imm20u = out1580;
assign alub_imm20uj = out1574;
assign alua_0 = out1581;
assign dcyc_1 = out1627|out1619|out1603|out1598;
assign ft0_o = out1664|out1648|out1632|out1609|out1587|out1575|out1565|out1534|out1506|out1479|out1475;
assign useAlu2 = out1533;
assign dstb_1 = out1628|out1620|out1604|out1599;
assign ra_ir1 = out1635|out1611|out1591|out1561|out1524|out1498;
assign ra_ir2 = out1637|out1623|out1615|out1527;
assign isOpI = out1495;
assign pc_pcPlus4 = out1482;
assign xt0_o = out1485;
assign xt1_o = out1658|out1634|out1610|out1590|out1579|out1568|out1556|out1523|out1497;
assign isiz_2 = out1481|out1478;
assign xt2_o = out1660|out1636|out1616|out1612|out1595|out1592|out1572|out1560|out1525|out1499;
assign isOpR = out1496;
assign xt3_o = out1662|out1639|out1562|out1528;
assign xt4_o = out1641;
assign isJal = out1555;
endmodule
