###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =      9725609   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =     13084717   # Number of read requests issued
num_writes_done                =      5095942   # Number of read requests issued
num_cycles                     =    309811402   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =          232   # Number of epochs
num_read_cmds                  =     13084366   # Number of READ/READP commands
num_act_cmds                   =      5799548   # Number of ACT commands
num_write_row_hits             =      2667951   # Number of write row buffer hits
num_pre_cmds                   =      5799539   # Number of PRE commands
num_write_cmds                 =      5095930   # Number of WRITE/WRITEP commands
num_ondemand_pres              =      5191519   # Number of ondemend PRE commands
num_ref_cmds                   =        59590   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =     19695814   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =     21434679   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =    290115588   # Cyles of rank active rank.0
rank_active_cycles.1           =    288376723   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      7419262   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      6125222   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =      1795097   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       944951   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       746176   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       393376   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =       240784   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =       166899   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =       101283   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        67423   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       180194   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          354   # Read request latency (cycles)
read_latency[20-39]            =      7264857   # Read request latency (cycles)
read_latency[40-59]            =      1150923   # Read request latency (cycles)
read_latency[60-79]            =      2034949   # Read request latency (cycles)
read_latency[80-99]            =       513420   # Read request latency (cycles)
read_latency[100-119]          =       525642   # Read request latency (cycles)
read_latency[120-139]          =       442397   # Read request latency (cycles)
read_latency[140-159]          =       367989   # Read request latency (cycles)
read_latency[160-179]          =       179321   # Read request latency (cycles)
read_latency[180-199]          =       100762   # Read request latency (cycles)
read_latency[200-]             =       504103   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          122   # Write cmd latency (cycles)
write_latency[20-39]           =         1498   # Write cmd latency (cycles)
write_latency[40-59]           =         3385   # Write cmd latency (cycles)
write_latency[60-79]           =       118230   # Write cmd latency (cycles)
write_latency[80-99]           =       364376   # Write cmd latency (cycles)
write_latency[100-119]         =       275273   # Write cmd latency (cycles)
write_latency[120-139]         =       233347   # Write cmd latency (cycles)
write_latency[140-159]         =       241425   # Write cmd latency (cycles)
write_latency[160-179]         =       269039   # Write cmd latency (cycles)
write_latency[180-199]         =       297274   # Write cmd latency (cycles)
write_latency[200-]            =      3291961   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =   1.1167e+11   # Refresh energy
write_energy                   =  2.77871e+10   # Write energy
act_energy                     =   4.7213e+10   # Activation energy
read_energy                    =  8.03903e+10   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  2.28379e+11   # Active standby energy rank.0
act_stb_energy.1               =   2.2701e+11   # Active standby energy rank.1
pre_stb_energy.0               =  1.32356e+10   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.44041e+10   # Precharge standby energy rank.1
average_interarrival           =      17.0407   # Average request interarrival latency (cycles)
average_read_latency           =      63.5351   # Average read request latency (cycles)
average_power                  =      2421.12   # Average power (mW)
average_bandwidth              =      5.00762   # Average bandwidth
total_energy                   =   7.5009e+11   # Total energy (pJ)
