INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsi/nrbenn14/ECEn_220/labs/lab_10/project_1/mod_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsi/nrbenn14/ECEn_220/labs/lab_10/project_1/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsi/nrbenn14/ECEn_220/labs/lab_10/project_1/tb_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/fsi/nrbenn14/ECEn_220/labs/lab_10/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
