
*** Running vivado
    with args -log interl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source interl.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source interl.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 470.191 ; gain = 187.297
Command: synth_design -top interl -part xa7z010clg400-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1472 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 731.664 ; gain = 236.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'interl' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
	Parameter k bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GAMMA' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:75]
	Parameter K bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ACC1' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:103]
	Parameter K bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ACC1' (1#1) [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:103]
INFO: [Synth 8-6155] done synthesizing module 'GAMMA' (2#1) [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:75]
WARNING: [Synth 8-6104] Input port 'gout' has an internal driver [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:54]
WARNING: [Synth 8-7023] instance 'uut' of module 'ACC1' has 6 connections declared, but only 5 given [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:62]
INFO: [Synth 8-6155] done synthesizing module 'interl' (3#1) [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
WARNING: [Synth 8-3331] design ACC1 has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 804.348 ; gain = 309.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 804.348 ; gain = 309.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7z010clg400-1I
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7z010clg400-1I
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 804.348 ; gain = 309.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 804.348 ; gain = 309.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module interl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module ACC1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module GAMMA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 956.219 ; gain = 461.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 958.695 ; gain = 463.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 958.695 ; gain = 463.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 959.742 ; gain = 464.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 959.742 ; gain = 464.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[13] with 1st driver pin 'gout_IBUF[13]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[13] with 2nd driver pin 'b1/A1/Y_reg[13]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[12] with 1st driver pin 'gout_IBUF[12]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[12] with 2nd driver pin 'b1/A1/Y_reg[12]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[11] with 1st driver pin 'gout_IBUF[11]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[11] with 2nd driver pin 'b1/A1/Y_reg[11]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[10] with 1st driver pin 'gout_IBUF[10]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[10] with 2nd driver pin 'b1/A1/Y_reg[10]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[9] with 1st driver pin 'gout_IBUF[9]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[9] with 2nd driver pin 'b1/A1/Y_reg[9]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[8] with 1st driver pin 'gout_IBUF[8]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[8] with 2nd driver pin 'b1/A1/Y_reg[8]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[7] with 1st driver pin 'gout_IBUF[7]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[7] with 2nd driver pin 'b1/A1/Y_reg[7]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[6] with 1st driver pin 'gout_IBUF[6]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[6] with 2nd driver pin 'b1/A1/Y_reg[6]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[5] with 1st driver pin 'gout_IBUF[5]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[5] with 2nd driver pin 'b1/A1/Y_reg[5]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[4] with 1st driver pin 'gout_IBUF[4]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[4] with 2nd driver pin 'b1/A1/Y_reg[4]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[3] with 1st driver pin 'gout_IBUF[3]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[3] with 2nd driver pin 'b1/A1/Y_reg[3]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[2] with 1st driver pin 'gout_IBUF[2]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[2] with 2nd driver pin 'b1/A1/Y_reg[2]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[1] with 1st driver pin 'gout_IBUF[1]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[1] with 2nd driver pin 'b1/A1/Y_reg[1]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[0] with 1st driver pin 'gout_IBUF[0]_inst/O' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gout_IBUF[0] with 2nd driver pin 'b1/A1/Y_reg[0]/Q' [D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.srcs/sources_1/new/ACC UNIT.v:122]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       14|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 959.742 ; gain = 464.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 959.742 ; gain = 464.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 959.742 ; gain = 464.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 959.742 ; gain = 464.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT2   |    30|
|4     |LUT3   |    39|
|5     |LUT4   |    16|
|6     |LUT5   |    15|
|7     |LUT6   |     4|
|8     |FDRE   |    30|
|9     |IBUF   |    72|
|10    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   237|
|2     |  b1     |GAMMA  |    68|
|3     |    A1   |ACC1_0 |    64|
|4     |  uut    |ACC1   |    81|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 959.742 ; gain = 464.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 28 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 959.742 ; gain = 464.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 959.742 ; gain = 464.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 971.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 3 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1072.570 ; gain = 602.379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.570 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VLSI_ARCHITECTURE/INTERLEAVER/INTERLEAVER.runs/synth_1/interl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file interl_utilization_synth.rpt -pb interl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 19:05:42 2024...
