/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~((celloutsig_0_11z | celloutsig_0_13z) & (celloutsig_0_7z[6] | celloutsig_0_9z[1]));
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_5z } + { celloutsig_0_7z[13:12], celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } + { in_data[169:166], celloutsig_1_1z };
  assign celloutsig_0_8z = in_data[6:4] & { in_data[54], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_11z = { in_data[9:5], celloutsig_0_1z, celloutsig_0_9z } >= celloutsig_0_7z[18:7];
  assign celloutsig_0_13z = { celloutsig_0_7z[21:2], celloutsig_0_5z, celloutsig_0_2z } > { in_data[14:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_1z <= { in_data[69:68], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_1z } <= { in_data[91:85], celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } <= { in_data[9:6], celloutsig_0_0z };
  assign celloutsig_1_7z = celloutsig_1_3z[3:0] || celloutsig_1_3z[4:1];
  assign celloutsig_1_5z = & celloutsig_1_3z;
  assign celloutsig_1_0z = | in_data[181:179];
  assign celloutsig_1_1z = | in_data[100:97];
  assign celloutsig_1_8z = | { celloutsig_1_6z[2:1], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_0z[1] & in_data[84];
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[184:175] };
  assign celloutsig_0_0z = in_data[27:23] >> in_data[41:37];
  assign celloutsig_1_4z = in_data[150:146] >> { celloutsig_1_3z[4:1], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_9z[6:4], celloutsig_1_0z } << celloutsig_1_9z[5:2];
  assign celloutsig_1_6z = in_data[101:98] << celloutsig_1_3z[3:0];
  assign celloutsig_1_10z = { in_data[107:106], celloutsig_1_0z, celloutsig_1_5z } << celloutsig_1_6z;
  assign celloutsig_0_7z = { in_data[75:65], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } >>> { in_data[42], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_9z = { in_data[139:133], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >>> { celloutsig_1_4z[4:2], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_9z = celloutsig_0_7z[12:10] - celloutsig_0_8z;
  assign celloutsig_0_12z = ~((celloutsig_0_8z[0] & celloutsig_0_1z[0]) | celloutsig_0_10z);
  assign celloutsig_1_15z = ~((celloutsig_1_2z & celloutsig_1_3z[0]) | celloutsig_1_9z[3]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_1z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[4:1];
  assign celloutsig_0_3z = ~((in_data[42] & celloutsig_0_0z[3]) | (celloutsig_0_1z[1] & in_data[7]));
  assign out_data[128] = celloutsig_1_10z[0] ~^ celloutsig_1_15z;
  assign { out_data[131:129], out_data[99:96], out_data[32], out_data[2:0] } = { 3'h7, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
