===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 4.4010 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2529 (  3.6%)    0.2529 (  5.7%)  FIR Parser
    6.0276 ( 85.4%)    3.3694 ( 76.6%)  'firrtl.circuit' Pipeline
    0.1155 (  1.6%)    0.0643 (  1.5%)    'firrtl.module' Pipeline
    0.1020 (  1.4%)    0.0569 (  1.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0135 (  0.2%)    0.0074 (  0.2%)      LowerCHIRRTL
    0.0136 (  0.2%)    0.0136 (  0.3%)    InferWidths
    0.0455 (  0.6%)    0.0455 (  1.0%)    InferResets
    0.0016 (  0.0%)    0.0016 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0929 (  1.3%)    0.0929 (  2.1%)    LowerFIRRTLTypes
    4.8048 ( 68.1%)    2.6070 ( 59.2%)    'firrtl.module' Pipeline
    0.0810 (  1.1%)    0.0446 (  1.0%)      ExpandWhens
    4.7238 ( 66.9%)    2.5706 ( 58.4%)      Canonicalizer
    0.0224 (  0.3%)    0.0224 (  0.5%)    Inliner
    0.0259 (  0.4%)    0.0259 (  0.6%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.4975 (  7.0%)    0.4975 ( 11.3%)    'firrtl.module' Pipeline
    0.4975 (  7.0%)    0.4975 ( 11.3%)      Canonicalizer
    0.0845 (  1.2%)    0.0845 (  1.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.6255 (  8.9%)    0.6255 ( 14.2%)  'hw.module' Pipeline
    0.0011 (  0.0%)    0.0011 (  0.0%)    HWCleanup
    0.0263 (  0.4%)    0.0263 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.5972 (  8.5%)    0.5972 ( 13.6%)    Canonicalizer
    0.0009 (  0.0%)    0.0009 (  0.0%)    HWLegalizeModules
    0.0054 (  0.1%)    0.0054 (  0.1%)  HWLegalizeNames
    0.0146 (  0.2%)    0.0146 (  0.3%)  'hw.module' Pipeline
    0.0146 (  0.2%)    0.0146 (  0.3%)    PrettifyVerilog
    0.0478 (  0.7%)    0.0478 (  1.1%)  ExportVerilog emission
    0.0008 (  0.0%)    0.0008 (  0.0%)  Rest
    7.0592 (100.0%)    4.4010 (100.0%)  Total

{
  totalTime: 4.41,
  maxMemory: 68526080
}
