git clone --depth 1 --no-tags https://github.com/netchipguy/opencos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746548000
git clone --depth 1 --no-tags https://github.com/PankajNair/Single-Cycle-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738659828
git clone --depth 1 --no-tags https://github.com/jacquesc03/MazeRunner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745910522
git clone --depth 1 --no-tags https://github.com/UrosSrbulj/formalna.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744755384
git clone --depth 1 --no-tags https://github.com/DanilTensa/isDD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747496589
git clone --depth 1 --no-tags https://github.com/xuzy8888/9bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741379431
git clone --depth 1 --no-tags https://github.com/patrickzha/MLP_Accelerator-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746201136
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/ALU-Verification-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746805748
git clone --depth 1 --no-tags https://github.com/mgleeim1/EE303.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748353613
git clone --depth 1 --no-tags https://github.com/jimbro1000/fpga6847rgb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745949423
git clone --depth 1 --no-tags https://github.com/mfallon90/mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743269367
git clone --depth 1 --no-tags https://github.com/UmerShahidengr/MatMul_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744144026
git clone --depth 1 --no-tags https://github.com/lkim07/Baccarat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735166235
git clone --depth 1 --no-tags https://github.com/ABID-U/https-3-Stage-Pipelined-Processor-with-CSR-support.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736406693
git clone --depth 1 --no-tags https://github.com/galaxybabyy/LABA_SAP_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736013502
git clone --depth 1 --no-tags https://github.com/abhiverma13/RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732871503
git clone --depth 1 --no-tags https://github.com/SreenivasanJJ/carry_save_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737572338
git clone --depth 1 --no-tags https://github.com/hamid-chipstack/testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737120833
git clone --depth 1 --no-tags https://github.com/nvchuyen/Understanding_Virtual_Sequencer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735844885
git clone --depth 1 --no-tags https://github.com/thunnie920/COSE221.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738109337
git clone --depth 1 --no-tags https://github.com/thunnie920/COSE222.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738115443
git clone --depth 1 --no-tags https://github.com/cimonik/CPU_singlecycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738495744
git clone --depth 1 --no-tags https://github.com/Sanjay4477/12-hour-clock-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740105777
git clone --depth 1 --no-tags https://github.com/rishabh4749/Left_Right_Rotator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737841748
git clone --depth 1 --no-tags https://github.com/dsa-shua/FPGA-SystolicArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740529937
git clone --depth 1 --no-tags https://github.com/kashorafof/Riscv32I_SV_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742524857
git clone --depth 1 --no-tags https://github.com/Benjamin-Anderson-II/ECE_272-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734901787
git clone --depth 1 --no-tags https://github.com/nick-pilgrim/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736052803
git clone --depth 1 --no-tags https://github.com/rykent/OTTER-MCU_LCD_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736163047
git clone --depth 1 --no-tags https://github.com/kysya11/Sapr1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734118139
git clone --depth 1 --no-tags https://github.com/WajahatRiaz/AHB-Lite-Smoke.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736219442
git clone --depth 1 --no-tags https://github.com/talha6663/three-stage-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737342301
git clone --depth 1 --no-tags https://github.com/Umer282Irshad/RISCV_3Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737350426
git clone --depth 1 --no-tags https://github.com/Hirasoh/Risc_V_Termproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737313399
git clone --depth 1 --no-tags https://github.com/vaixbhav/risc-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738743329
git clone --depth 1 --no-tags https://github.com/JianmingTONG/ZPRIZE_AWS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739257264
git clone --depth 1 --no-tags https://github.com/raiyan-2002/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739664260
git clone --depth 1 --no-tags https://github.com/OmarAzula/lab_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737361901
git clone --depth 1 --no-tags https://github.com/prateek-0328/Memory-Subsystem-with-Approximate-Data-Transfer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733015737
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/SV_TB_Register_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733809289
git clone --depth 1 --no-tags https://github.com/HummockHamek/Design-and-Verification-of-Synchronous-FIFO-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743236773
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Reset_Value.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736752426
git clone --depth 1 --no-tags https://github.com/ValdiviaM/algoritmo_de_booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742017064
git clone --depth 1 --no-tags https://github.com/AlanVanDang/Comp541-Final-Project-Wild-West-Showdown.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746890344
git clone --depth 1 --no-tags https://github.com/achen200/hamming_parity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747447616
git clone --depth 1 --no-tags https://github.com/MaxSailor/EITF35.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748223888
git clone --depth 1 --no-tags https://github.com/varun-rajesh/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748334213
git clone --depth 1 --no-tags https://github.com/CovJus01/Image-Decompressor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744762207
git clone --depth 1 --no-tags https://github.com/kapi36/Verification-of-16-bit-counter-using-Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744533407
git clone --depth 1 --no-tags https://github.com/jafetsoto/RVfpga-Cache-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744777101
git clone --depth 1 --no-tags https://github.com/KOTHAVANI/APB_PROTOCOL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748353011
git clone --depth 1 --no-tags https://github.com/pat0kamba/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745245400
git clone --depth 1 --no-tags https://github.com/ZAINABFATIMA0/3-Stage-pipeline-Risc_V-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737344172
git clone --depth 1 --no-tags https://github.com/skshamshi/ECE593-W24-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747008330
git clone --depth 1 --no-tags https://github.com/abfouts/ece_593_asynchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748001525
git clone --depth 1 --no-tags https://github.com/arruk/MIPS_monocycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741155092
git clone --depth 1 --no-tags https://github.com/Omar123511/Digital_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732880625
git clone --depth 1 --no-tags https://github.com/mira-sweis/MIPS-Multi-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732896735
git clone --depth 1 --no-tags https://github.com/DOKurilova/labaAPB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733085026
git clone --depth 1 --no-tags https://github.com/pauliedrico/MBE-RAD4-MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733208445
git clone --depth 1 --no-tags https://github.com/Yoavyu/FIFO-Associative-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734284408
git clone --depth 1 --no-tags https://github.com/Benjamin-Anderson-II/ECE_271-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734902041
git clone --depth 1 --no-tags https://github.com/mathewwu11/ARC4-Decryption-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735184452
git clone --depth 1 --no-tags https://github.com/zhuravlik-top/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734268399
git clone --depth 1 --no-tags https://github.com/m1chellelinn/Reduced-Instruction-Set-Computer-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735843863
git clone --depth 1 --no-tags https://github.com/ksx2/verilogTask2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736528513
git clone --depth 1 --no-tags https://github.com/shahzaib663/CA_FINAL_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737351824
git clone --depth 1 --no-tags https://github.com/mikearl774/DES-Spr22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737352191
git clone --depth 1 --no-tags https://github.com/dav3floyd/FEC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737477810
git clone --depth 1 --no-tags https://github.com/mohamedvdn/COCOTB-SDIO_PROTOCOL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736993978
git clone --depth 1 --no-tags https://github.com/IvanGrafsky/gray_vs_mtstb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737634411
git clone --depth 1 --no-tags https://github.com/ManojMaruvapalli/Layered-TestBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738992335
git clone --depth 1 --no-tags https://github.com/qnigma/qnigma-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739125621
git clone --depth 1 --no-tags https://github.com/JellyCo9064/RISC-V-CPU_CSE470.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739190682
git clone --depth 1 --no-tags https://github.com/AravindK25/AHB-to-APB_Bridge-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740508713
git clone --depth 1 --no-tags https://github.com/Shalu2613/Router-1x3--RTL-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742858811
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/constraint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744495823
git clone --depth 1 --no-tags https://github.com/CinnamonSandwich/Single_Cycle_RISCV_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738971327
git clone --depth 1 --no-tags https://github.com/shyeonn/Single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745346662
git clone --depth 1 --no-tags https://github.com/Umer282Irshad/RISCV_5Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743669557
git clone --depth 1 --no-tags https://github.com/ChuckGarcian/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746039371
git clone --depth 1 --no-tags https://github.com/ColinWu427/LZW_FPGA_Occelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747306151
git clone --depth 1 --no-tags https://github.com/AdamGetBackToWork/Arithmetic_Logic_Unit_indiv_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734095859
git clone --depth 1 --no-tags https://github.com/fsaltunyuva/CMPE361-LAB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735869457
git clone --depth 1 --no-tags https://github.com/sakhan-1111/IEEE754-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733701766
git clone --depth 1 --no-tags https://github.com/jack1ew/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734060411
git clone --depth 1 --no-tags https://github.com/Mariam-Sherif/Design-and-UVM-verification-for-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734832859
git clone --depth 1 --no-tags https://github.com/Michael200344/FPGA-Risk-World-Domination.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735146417
git clone --depth 1 --no-tags https://github.com/ceaj91/RISC-V_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735878665
git clone --depth 1 --no-tags https://github.com/esdmr/mano-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734804317
git clone --depth 1 --no-tags https://github.com/benjicruz/ECE-M116C-Honors-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735440651
git clone --depth 1 --no-tags https://github.com/meentallyy/LR1_AP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735985574
git clone --depth 1 --no-tags https://github.com/PopovArtS/cntrl_bram_AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736017967
git clone --depth 1 --no-tags https://github.com/shtzw965/puvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736432892
git clone --depth 1 --no-tags https://github.com/ttqureshi/3-stage-pipelined-32-bit-Processor-RISC-V-ISA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732625501
git clone --depth 1 --no-tags https://github.com/Anya620/RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735316117
git clone --depth 1 --no-tags https://github.com/Justin-Meme-Sometimes/UART-RX-TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737501459
