# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../seven-segment display/seven-segment display.srcs/sources_1/new/MUX_8_1.vhd" \
"../../../../../seven-segment display/seven-segment display.srcs/sim_1/new/MUX_8_1_tb.vhd" \

# Do not sort compile order
nosort
