// Seed: 2159298203
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    module_0,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  inout wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_36;
endmodule
module module_1 #(
    parameter id_17 = 32'd9,
    parameter id_2  = 32'd53,
    parameter id_8  = 32'd81,
    parameter id_9  = 32'd14
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18
);
  output wire id_18;
  input wire _id_17;
  output logic [7:0] id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire _id_9;
  inout wire _id_8;
  output wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  parameter id_19 = 1;
  wire [-1 : id_2  >=  id_17] id_20;
  logic id_21 = 1;
  assign id_6[1&&id_8] = 1;
  module_0 modCall_1 (
      id_4,
      id_18,
      id_20,
      id_1,
      id_10,
      id_3,
      id_14,
      id_13,
      id_19,
      id_21,
      id_21,
      id_15,
      id_11,
      id_1,
      id_15,
      id_13,
      id_19,
      id_19,
      id_11,
      id_21,
      id_15,
      id_5,
      id_20,
      id_4,
      id_1,
      id_1,
      id_18,
      id_4,
      id_1,
      id_21,
      id_21,
      id_21,
      id_19,
      id_12,
      id_21
  );
  wire id_22;
  ;
  wire  id_23;
  logic id_24;
  logic id_25;
  ;
  wire id_26;
  wire id_27;
  ;
  initial id_16[id_9 : 1&1] = id_26;
endmodule
