

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Thu Apr 11 18:47:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_block_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_conv2D0_Pipeline_readImg_fu_168              |conv2D0_Pipeline_readImg              |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_conv2D0_Pipeline_readweights_fu_180          |conv2D0_Pipeline_readweights          |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_192  |conv2D0_Pipeline_loop_orow_loop_ocol  |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_conv2D0_Pipeline_writeImg_fu_215             |conv2D0_Pipeline_writeImg             |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   5|    410|    776|    -|
|Memory           |        0|   -|    128|      4|    0|
|Multiplexer      |        -|   -|      -|    336|    -|
|Register         |        -|   -|     85|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   5|    623|   1118|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   6|      1|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_192  |conv2D0_Pipeline_loop_orow_loop_ocol  |        0|   5|  368|  496|    0|
    |grp_conv2D0_Pipeline_readImg_fu_168              |conv2D0_Pipeline_readImg              |        0|   0|   15|   73|    0|
    |grp_conv2D0_Pipeline_readweights_fu_180          |conv2D0_Pipeline_readweights          |        0|   0|   22|  132|    0|
    |grp_conv2D0_Pipeline_writeImg_fu_215             |conv2D0_Pipeline_writeImg             |        0|   0|    5|   75|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   5|  410|  776|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |img_inT_U     |img_inT_RAM_1WNR_AUTO_1R1W  |        0|  48|   1|    0|     8|    8|     1|           64|
    |img_inT_1_U   |img_inT_RAM_1WNR_AUTO_1R1W  |        0|  48|   1|    0|     8|    8|     1|           64|
    |weightsT_U    |weightsT_RAM_AUTO_1R1W      |        0|  16|   1|    0|     5|    8|     1|           40|
    |weightsT_1_U  |weightsT_RAM_AUTO_1R1W      |        0|  16|   1|    0|     5|    8|     1|           40|
    +--------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                            |        0| 128|   4|    0|    26|   32|     4|          208|
    +--------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  53|         10|    1|         10|
    |img_inT_1_address0   |  14|          3|    3|          9|
    |img_inT_1_ce0        |  14|          3|    1|          3|
    |img_inT_1_ce1        |   9|          2|    1|          2|
    |img_inT_1_ce2        |   9|          2|    1|          2|
    |img_inT_1_ce3        |   9|          2|    1|          2|
    |img_inT_1_ce4        |   9|          2|    1|          2|
    |img_inT_1_ce5        |   9|          2|    1|          2|
    |img_inT_1_we0        |   9|          2|    1|          2|
    |img_inT_address0     |  14|          3|    3|          9|
    |img_inT_ce0          |  14|          3|    1|          3|
    |img_inT_ce1          |   9|          2|    1|          2|
    |img_inT_ce2          |   9|          2|    1|          2|
    |img_inT_ce3          |   9|          2|    1|          2|
    |img_inT_ce4          |   9|          2|    1|          2|
    |img_inT_ce5          |   9|          2|    1|          2|
    |img_inT_we0          |   9|          2|    1|          2|
    |weightsT_1_address0  |  20|          4|    3|         12|
    |weightsT_1_address1  |  14|          3|    3|          9|
    |weightsT_1_ce0       |  14|          3|    1|          3|
    |weightsT_1_we0       |   9|          2|    1|          2|
    |weightsT_address0    |  25|          5|    3|         15|
    |weightsT_address1    |  14|          3|    3|          9|
    |weightsT_ce0         |  14|          3|    1|          3|
    |weightsT_we0         |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 336|         71|   37|        113|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                             | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                     |  9|   0|    9|          0|
    |grp_conv2D0_Pipeline_loop_orow_loop_ocol_fu_192_ap_start_reg  |  1|   0|    1|          0|
    |grp_conv2D0_Pipeline_readImg_fu_168_ap_start_reg              |  1|   0|    1|          0|
    |grp_conv2D0_Pipeline_readweights_fu_180_ap_start_reg          |  1|   0|    1|          0|
    |grp_conv2D0_Pipeline_writeImg_fu_215_ap_start_reg             |  1|   0|    1|          0|
    |weightsT_1_load_1_reg_332                                     |  8|   0|    8|          0|
    |weightsT_1_load_2_reg_347                                     |  8|   0|    8|          0|
    |weightsT_1_load_3_reg_352                                     |  8|   0|    8|          0|
    |weightsT_1_load_reg_327                                       |  8|   0|    8|          0|
    |weightsT_load_1_reg_317                                       |  8|   0|    8|          0|
    |weightsT_load_2_reg_322                                       |  8|   0|    8|          0|
    |weightsT_load_3_reg_337                                       |  8|   0|    8|          0|
    |weightsT_load_4_reg_342                                       |  8|   0|    8|          0|
    |weightsT_load_reg_292                                         |  8|   0|    8|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                         | 85|   0|   85|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|img_in_0_address0   |  out|    3|   ap_memory|      img_in_0|         array|
|img_in_0_ce0        |  out|    1|   ap_memory|      img_in_0|         array|
|img_in_0_q0         |   in|    8|   ap_memory|      img_in_0|         array|
|img_in_1_address0   |  out|    3|   ap_memory|      img_in_1|         array|
|img_in_1_ce0        |  out|    1|   ap_memory|      img_in_1|         array|
|img_in_1_q0         |   in|    8|   ap_memory|      img_in_1|         array|
|img_out_0_address0  |  out|    1|   ap_memory|     img_out_0|         array|
|img_out_0_ce0       |  out|    1|   ap_memory|     img_out_0|         array|
|img_out_0_we0       |  out|    1|   ap_memory|     img_out_0|         array|
|img_out_0_d0        |  out|    8|   ap_memory|     img_out_0|         array|
|img_out_1_address0  |  out|    1|   ap_memory|     img_out_1|         array|
|img_out_1_ce0       |  out|    1|   ap_memory|     img_out_1|         array|
|img_out_1_we0       |  out|    1|   ap_memory|     img_out_1|         array|
|img_out_1_d0        |  out|    8|   ap_memory|     img_out_1|         array|
|weights_0_address0  |  out|    3|   ap_memory|     weights_0|         array|
|weights_0_ce0       |  out|    1|   ap_memory|     weights_0|         array|
|weights_0_q0        |   in|    8|   ap_memory|     weights_0|         array|
|weights_1_address0  |  out|    3|   ap_memory|     weights_1|         array|
|weights_1_ce0       |  out|    1|   ap_memory|     weights_1|         array|
|weights_1_q0        |   in|    8|   ap_memory|     weights_1|         array|
+--------------------+-----+-----+------------+--------------+--------------+

