System Integration Module (SIM)
Chapter 12 of TRM

FEATURES:
	- system clock divide vals
	- arch clk gating ctl
	- USB clock select
	- UART0 clock select
	- UART rx/tx source select/config

CAN ONLY BE WRITTEN TO IN SV MODE

IMPORTANT REG'S

	SIM_SOPT2: {RESERVED, UART0SRC, TPMSRC, RESERVED, USCBSRC, RES, PLLFLLSEL, CLKOUTSEL, ... }
	- UART0SRC --> select UART0 clock source : disabled, MCGFLLCLK/MCGPLLCLK/2, OSCERCLK, MCGIRCLK
	- PLLFLLSEL --> selects MCGPLLCLK/2 or MCGFLLCLK as peripheral clk

	SIM_SCG4: {UART0(BIT10)}
	- enables clock gate to UART0 module

	SIM_CLKDIV1: {OUTDIV1, OUTDIV4}
	- OUTDIV1 --> divides core/sys clk and bus/flask clks
				- defaults to 0
