#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Jul 15 14:55:15 2025
# Process ID: 3054014
# Current directory: /nobackup/Vexiiriscv-AES/Vexii-AES-Vivado-Project/default-vivado
# Command line: vivado -mode tcl
# Log file: /nobackup/Vexiiriscv-AES/Vexii-AES-Vivado-Project/default-vivado/vivado.log
# Journal file: /nobackup/Vexiiriscv-AES/Vexii-AES-Vivado-Project/default-vivado/vivado.jou
#-----------------------------------------------------------
source lowrisc_ip_aes_wrap_1.0.tc
couldn't read file "lowrisc_ip_aes_wrap_1.0.tc": no such file or directory
source lowrisc_ip_aes_wrap_1.0.tcl
# create_project MicroSoc-AES -force
# read_verilog -sv {src/lowrisc_ip_jtag_pkg_0.1/rtl/jtag_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_generic_and2_0/rtl/prim_and2.sv}
# read_verilog -sv {src/lowrisc_prim_generic_buf_0/rtl/prim_buf.sv}
# read_verilog -sv {src/lowrisc_prim_generic_flop_no_rst_0/rtl/prim_flop_no_rst.sv}
# read_verilog -sv {src/lowrisc_prim_generic_xnor2_0/rtl/prim_xnor2.sv}
# read_verilog -sv {src/lowrisc_prim_generic_xor2_0/rtl/prim_xor2.sv}
# read_verilog -sv {src/lowrisc_prim_pad_wrapper_pkg_0/rtl/prim_pad_wrapper_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_enc.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_dec.sv}
# read_verilog -sv {src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_enc.sv}
# read_verilog -sv {src/lowrisc_prim_sha2_pkg_0/rtl/prim_sha2_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_xilinx_flop_0/rtl/prim_flop.sv}
# read_verilog -sv {src/lowrisc_prim_xilinx_ultrascale_clock_inv_0/rtl/prim_clock_inv.sv}
# read_verilog -sv {src/lowrisc_prim_blanker_0/rtl/prim_blanker.sv}
# read_verilog -sv {src/lowrisc_prim_cdc_rand_delay_0/rtl/prim_cdc_rand_delay.sv}
# read_verilog -sv {src/lowrisc_prim_cipher_0/rtl/prim_subst_perm.sv}
# read_verilog -sv {src/lowrisc_prim_cipher_0/rtl/prim_present.sv}
# read_verilog -sv {src/lowrisc_prim_cipher_0/rtl/prim_prince.sv}
# read_verilog -sv {src/lowrisc_prim_count_0/rtl/prim_count_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_count_0/rtl/prim_count.sv}
# read_verilog -sv {src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_clock_mux2.sv}
# read_verilog -sv {src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_pkg_0.1/rtl/prim_mubi_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_sec_anchor_0.1/rtl/prim_sec_anchor_buf.sv}
# read_verilog -sv {src/lowrisc_prim_sec_anchor_0.1/rtl/prim_sec_anchor_flop.sv}
# read_verilog -sv {src/lowrisc_prim_sha2_0/rtl/prim_sha2_pad.sv}
# read_verilog -sv {src/lowrisc_prim_sha2_0/rtl/prim_sha2.sv}
# read_verilog -sv {src/lowrisc_prim_sha2_0/rtl/prim_sha2_32.sv}
# read_verilog -sv {src/lowrisc_prim_sparse_fsm_0/rtl/prim_sparse_fsm_flop.sv}
# read_verilog -sv {src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_xilinx_ultrascale_pad_wrapper_0/rtl/prim_pad_wrapper.sv}
# read_verilog -sv {src/lowrisc_darjeeling_constants_top_pkg_0/rtl/top_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_entropy_src_pkg_0.1/rtl/entropy_src_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_lc_ctrl_state_pkg_0.1/rtl/lc_ctrl_state_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_flop_2sync.sv}
# read_verilog -sv {src/lowrisc_prim_generic_flop_en_0/rtl/prim_flop_en.sv}
# read_verilog -sv {src/lowrisc_prim_leading_one_ppc_0/rtl/prim_leading_one_ppc.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi4_sender.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi4_sync.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi4_dec.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi8_sender.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi8_sync.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi8_dec.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi12_sender.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi12_sync.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi12_dec.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi16_sender.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi16_sync.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi16_dec.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi20_sender.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi20_sync.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi20_dec.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi24_sender.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi24_sync.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi24_dec.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi28_sender.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi28_sync.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi28_dec.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi32_sender.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi32_sync.sv}
# read_verilog -sv {src/lowrisc_prim_mubi_0.1/rtl/prim_mubi32_dec.sv}
# read_verilog -sv {src/lowrisc_prim_onehot_check_0/rtl/prim_onehot_check.sv}
# read_verilog -sv {src/lowrisc_prim_trivium_0.1/rtl/prim_trivium_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_trivium_0.1/rtl/prim_trivium.sv}
# read_verilog -sv {src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv}
# read_verilog -sv {src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_ppc.sv}
# read_verilog -sv {src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_tree.sv}
# read_verilog -sv {src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_tree_dup.sv}
# read_verilog -sv {src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv}
# read_verilog -sv {src/lowrisc_prim_fifo_0/rtl/prim_fifo_async_sram_adapter.sv}
# read_verilog -sv {src/lowrisc_prim_fifo_0/rtl/prim_fifo_async_simple.sv}
# read_verilog -sv {src/lowrisc_prim_fifo_0/rtl/prim_fifo_async.sv}
# read_verilog -sv {src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv}
# read_verilog -sv {src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync_cnt.sv}
# read_verilog -sv {src/lowrisc_prim_reg_we_check_0/rtl/prim_reg_we_check.sv}
# read_verilog -sv {src/lowrisc_prim_rst_sync_0/rtl/prim_rst_sync.sv}
# read_verilog -sv {src/lowrisc_prim_subreg_0/rtl/prim_subreg_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc.sv}
# read_verilog -sv {src/lowrisc_prim_subreg_0/rtl/prim_reg_cdc_arb.sv}
# read_verilog -sv {src/lowrisc_prim_subreg_0/rtl/prim_subreg.sv}
# read_verilog -sv {src/lowrisc_prim_subreg_0/rtl/prim_subreg_arb.sv}
# read_verilog -sv {src/lowrisc_prim_subreg_0/rtl/prim_subreg_ext.sv}
# read_verilog -sv {src/lowrisc_prim_subreg_0/rtl/prim_subreg_shadow.sv}
# read_verilog -sv {src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv}
# read_verilog -sv {src/lowrisc_darjeeling_constants_top_racl_pkg_0.1/rtl/autogen/top_racl_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_reg_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_esc_0/rtl/prim_esc_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_esc_0/rtl/prim_esc_receiver.sv}
# read_verilog -sv {src/lowrisc_prim_esc_0/rtl/prim_esc_sender.sv}
# read_verilog -sv {src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_data_integ_enc.sv}
# read_verilog -sv {src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_data_integ_dec.sv}
# read_verilog -sv {src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_cmd_intg_gen.sv}
# read_verilog -sv {src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_cmd_intg_chk.sv}
# read_verilog -sv {src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv}
# read_verilog -sv {src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_chk.sv}
# read_verilog -sv {src/lowrisc_ip_csrng_pkg_0.1/rtl/csrng_reg_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_csrng_pkg_0.1/rtl/csrng_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_alert_0/rtl/prim_alert_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_alert_0/rtl/prim_alert_receiver.sv}
# read_verilog -sv {src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv}
# read_verilog -sv {src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_sync.sv}
# read_verilog -sv {src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_async.sv}
# read_verilog -sv {src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv}
# read_verilog -sv {src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv}
# read_verilog -sv {src/lowrisc_tlul_common_0.1/rtl/tlul_assert_multiple.sv}
# read_verilog -sv {src/lowrisc_ip_edn_pkg_0.1/rtl/edn_reg_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_edn_pkg_0.1/rtl/edn_pkg.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_clock_gating_sync.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_slicer.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_sync_slow_fast.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_keccak.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_packer.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_packer_fifo.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_gate_gen.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_pulse_sync.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_filter.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_filter_ctr.sv}
# read_verilog -sv {src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv}
# read_verilog -sv {src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv}
# read_verilog -sv {src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_sram_byte.sv}
# read_verilog -sv {src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv}
# read_verilog -sv {src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv}
# read_verilog -sv {src/lowrisc_tlul_request_loopback_0.1/rtl/tlul_request_loopback.sv}
# read_verilog -sv {src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_err_resp.sv}
# read_verilog -sv {src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv}
# read_verilog -sv {src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv}
# read_verilog -sv {src/lowrisc_tlul_sram2tlul_0.1/rtl/sram2tlul.sv}
# read_verilog -sv {src/lowrisc_ip_keymgr_pkg_0.1/rtl/keymgr_reg_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_keymgr_pkg_0.1/rtl/keymgr_pkg.sv}
# read_verilog -sv {src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv}
# read_verilog -sv {src/lowrisc_tlul_adapter_racl_0.1/rtl/tlul_adapter_racl.sv}
# read_verilog -sv {src/lowrisc_tlul_adapter_reg_racl_0.1/rtl/tlul_adapter_reg_racl.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom_one_scratch.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_pkg.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_sba.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_csrs.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_cdc.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag_tap.sv}
# read_verilog -sv {src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_top.sv}
# read_verilog -sv {src/lowrisc_tlul_adapter_dmi_0.1/rtl/tlul_adapter_dmi.sv}
# read_verilog -sv {src/lowrisc_tlul_adapter_sram_racl_0.1/rtl/tlul_adapter_sram_racl.sv}
# read_verilog -sv {src/lowrisc_tlul_jtag_dtm_0.1/rtl/tlul_jtag_dtm.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_reg_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_reg_top.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_ctrl_reg_shadowed.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_core.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_ctr.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_ctr_fsm.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_ctr_fsm_p.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_ctr_fsm_n.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_control.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_control_fsm.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_control_fsm_p.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_control_fsm_n.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_reg_status.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_sel_buf_chk.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_cipher_core.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_cipher_control.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_cipher_control_fsm.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_cipher_control_fsm_p.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_cipher_control_fsm_n.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_sub_bytes.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_sbox.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_sbox_lut.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_sbox_canright_pkg.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_sbox_canright.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_sbox_canright_masked_noreuse.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_sbox_canright_masked.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_sbox_dom.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_shift_rows.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_mix_columns.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_mix_single_column.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_key_expand.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_prng_clearing.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes_prng_masking.sv}
# read_verilog -sv {src/lowrisc_ip_aes_1.0/rtl/aes.sv}
# read_verilog -sv {../../Rtl_files/src/prim_alert_sender.sv}
# read_verilog -sv {../../Rtl_files/src/aes_wrap.sv}
# read_verilog -v {../../Rtl_files/src/top_microsoc.v}
# read_verilog  -v {../../Rtl_files/src/fifo128to32.v}
# read_verilog -v {../../MicroSoc.v}
# add_files ../../soc.h
# read_xdc {../../Rtl_files/constr/arty.xdc}
# set_property include_dirs [list src/lowrisc_prim_assert_0.1/rtl src/lowrisc_prim_fifo_0/rtl .] [get_filesets sources_1]
# set_property top top_microsoc [current_fileset]
# set_property source_mgmt_mode None [current_project]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 15 14:55:44 2025...
