Classic Timing Analyzer report for dataPath
Tue Nov 24 17:21:09 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                             ; To                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.965 ns                         ; Sub                                                                                              ; dp3:DP3|register:regA|Output[7]                                                            ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.576 ns                        ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[5]                                                                                 ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.822 ns                        ; MemWr                                                                                            ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 139.08 MHz ( period = 7.190 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[7]                                                            ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                  ;                                                                                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                             ; To                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 139.08 MHz ( period = 7.190 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 139.08 MHz ( period = 7.190 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 139.08 MHz ( period = 7.190 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 139.08 MHz ( period = 7.190 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 139.08 MHz ( period = 7.190 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 143.20 MHz ( period = 6.983 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.667 ns                ;
; N/A   ; 143.20 MHz ( period = 6.983 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.667 ns                ;
; N/A   ; 143.20 MHz ( period = 6.983 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.667 ns                ;
; N/A   ; 143.20 MHz ( period = 6.983 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.667 ns                ;
; N/A   ; 143.20 MHz ( period = 6.983 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.667 ns                ;
; N/A   ; 143.47 MHz ( period = 6.970 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.655 ns                ;
; N/A   ; 143.47 MHz ( period = 6.970 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.655 ns                ;
; N/A   ; 143.47 MHz ( period = 6.970 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.655 ns                ;
; N/A   ; 143.47 MHz ( period = 6.970 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.655 ns                ;
; N/A   ; 143.47 MHz ( period = 6.970 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.655 ns                ;
; N/A   ; 143.49 MHz ( period = 6.969 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.653 ns                ;
; N/A   ; 143.49 MHz ( period = 6.969 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.653 ns                ;
; N/A   ; 143.49 MHz ( period = 6.969 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.653 ns                ;
; N/A   ; 143.49 MHz ( period = 6.969 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.653 ns                ;
; N/A   ; 143.49 MHz ( period = 6.969 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.653 ns                ;
; N/A   ; 149.41 MHz ( period = 6.693 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.378 ns                ;
; N/A   ; 149.41 MHz ( period = 6.693 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.378 ns                ;
; N/A   ; 149.41 MHz ( period = 6.693 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.378 ns                ;
; N/A   ; 149.41 MHz ( period = 6.693 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.378 ns                ;
; N/A   ; 149.41 MHz ( period = 6.693 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.378 ns                ;
; N/A   ; 152.56 MHz ( period = 6.555 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.239 ns                ;
; N/A   ; 152.56 MHz ( period = 6.555 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.239 ns                ;
; N/A   ; 152.56 MHz ( period = 6.555 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.239 ns                ;
; N/A   ; 152.56 MHz ( period = 6.555 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.239 ns                ;
; N/A   ; 152.56 MHz ( period = 6.555 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.239 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.158 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.158 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.158 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.158 ns                ;
; N/A   ; 154.46 MHz ( period = 6.474 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.158 ns                ;
; N/A   ; 165.51 MHz ( period = 6.042 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.726 ns                ;
; N/A   ; 165.51 MHz ( period = 6.042 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.726 ns                ;
; N/A   ; 165.51 MHz ( period = 6.042 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.726 ns                ;
; N/A   ; 165.51 MHz ( period = 6.042 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.726 ns                ;
; N/A   ; 165.51 MHz ( period = 6.042 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.726 ns                ;
; N/A   ; 177.71 MHz ( period = 5.627 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.318 ns                ;
; N/A   ; 177.71 MHz ( period = 5.627 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.318 ns                ;
; N/A   ; 177.71 MHz ( period = 5.627 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.318 ns                ;
; N/A   ; 177.71 MHz ( period = 5.627 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.318 ns                ;
; N/A   ; 177.71 MHz ( period = 5.627 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.318 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 192.60 MHz ( period = 5.192 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.883 ns                ;
; N/A   ; 192.60 MHz ( period = 5.192 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.883 ns                ;
; N/A   ; 192.60 MHz ( period = 5.192 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.883 ns                ;
; N/A   ; 192.60 MHz ( period = 5.192 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.883 ns                ;
; N/A   ; 192.60 MHz ( period = 5.192 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.883 ns                ;
; N/A   ; 192.86 MHz ( period = 5.185 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.876 ns                ;
; N/A   ; 192.86 MHz ( period = 5.185 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.876 ns                ;
; N/A   ; 192.86 MHz ( period = 5.185 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.876 ns                ;
; N/A   ; 192.86 MHz ( period = 5.185 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.876 ns                ;
; N/A   ; 192.86 MHz ( period = 5.185 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.876 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.572 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.572 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.572 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.572 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.572 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.178 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.178 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.178 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.178 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[5]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.178 ns                ;
; N/A   ; 222.92 MHz ( period = 4.486 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.177 ns                ;
; N/A   ; 222.92 MHz ( period = 4.486 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.177 ns                ;
; N/A   ; 222.92 MHz ( period = 4.486 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.177 ns                ;
; N/A   ; 222.92 MHz ( period = 4.486 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.177 ns                ;
; N/A   ; 222.92 MHz ( period = 4.486 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[7]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.177 ns                ;
; N/A   ; 223.56 MHz ( period = 4.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.164 ns                ;
; N/A   ; 223.56 MHz ( period = 4.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.164 ns                ;
; N/A   ; 223.56 MHz ( period = 4.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.164 ns                ;
; N/A   ; 223.56 MHz ( period = 4.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.164 ns                ;
; N/A   ; 223.56 MHz ( period = 4.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[6]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.164 ns                ;
; N/A   ; 238.55 MHz ( period = 4.192 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.954 ns                ;
; N/A   ; 242.25 MHz ( period = 4.128 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.889 ns                ;
; N/A   ; 245.94 MHz ( period = 4.066 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.828 ns                ;
; N/A   ; 249.88 MHz ( period = 4.002 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.763 ns                ;
; N/A   ; 250.75 MHz ( period = 3.988 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.734 ns                ;
; N/A   ; 260.01 MHz ( period = 3.846 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.608 ns                ;
; N/A   ; 265.75 MHz ( period = 3.763 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.524 ns                ;
; N/A   ; 270.64 MHz ( period = 3.695 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.457 ns                ;
; N/A   ; 279.80 MHz ( period = 3.574 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.335 ns                ;
; N/A   ; 280.19 MHz ( period = 3.569 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 286.29 MHz ( period = 3.493 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.845 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.839 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.831 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.774 ns                ;
; N/A   ; 333.44 MHz ( period = 2.999 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.760 ns                ;
; N/A   ; 341.53 MHz ( period = 2.928 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; 342.47 MHz ( period = 2.920 ns )               ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 350.02 MHz ( period = 2.857 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.619 ns                ;
; N/A   ; 355.11 MHz ( period = 2.816 ns )               ; dp3:DP3|register:regA|Output[5]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.577 ns                ;
; N/A   ; 370.37 MHz ( period = 2.700 ns )               ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.417 ns                ;
; N/A   ; 377.22 MHz ( period = 2.651 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.357 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.342 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[6]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.264 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.208 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.185 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.208 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.874 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.874 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[7]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[6]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[1]                                                                    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[2]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[0]                                                                    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[3]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[2]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[3]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[0]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[1]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[4]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[4]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.995 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[4]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[6]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[7]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 0.821 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                         ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                               ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.965 ns   ; Sub       ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 6.745 ns   ; Sub       ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 6.595 ns   ; Sub       ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 6.581 ns   ; Sub       ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 6.468 ns   ; Sub       ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 6.167 ns   ; Sub       ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 6.086 ns   ; Sub       ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 5.654 ns   ; Sub       ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 5.647 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 5.611 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 5.464 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 5.459 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 5.313 ns   ; Minput[5] ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 5.307 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 5.306 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 5.273 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 5.168 ns   ; Minput[7] ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 5.079 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 5.067 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 5.028 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 5.022 ns   ; Minput[1] ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 4.953 ns   ; Minput[2] ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 4.844 ns   ; Minput[4] ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 4.833 ns   ; Minput[0] ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 4.833 ns   ; Aload     ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 4.833 ns   ; Aload     ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.833 ns   ; Aload     ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 4.819 ns   ; Aload     ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 4.819 ns   ; Aload     ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 4.819 ns   ; Aload     ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 4.819 ns   ; Aload     ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 4.819 ns   ; Aload     ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 4.744 ns   ; Minput[3] ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 4.700 ns   ; Minput[6] ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.617 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 4.616 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 4.614 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 4.604 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 4.602 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 4.602 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 4.602 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 4.602 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 4.602 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.600 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 4.581 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 4.580 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 4.578 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 4.568 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 4.473 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 4.472 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 4.472 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 4.472 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 4.472 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 4.472 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 4.352 ns   ; PCload    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A   ; None         ; 4.352 ns   ; PCload    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A   ; None         ; 4.352 ns   ; PCload    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A   ; None         ; 4.352 ns   ; PCload    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A   ; None         ; 4.352 ns   ; PCload    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A   ; None         ; 4.345 ns   ; IRload    ; dp1:DP1|register:IR|Output[0]                                                                    ; clock    ;
; N/A   ; None         ; 4.345 ns   ; IRload    ; dp1:DP1|register:IR|Output[1]                                                                    ; clock    ;
; N/A   ; None         ; 4.345 ns   ; IRload    ; dp1:DP1|register:IR|Output[2]                                                                    ; clock    ;
; N/A   ; None         ; 4.345 ns   ; IRload    ; dp1:DP1|register:IR|Output[3]                                                                    ; clock    ;
; N/A   ; None         ; 4.345 ns   ; IRload    ; dp1:DP1|register:IR|Output[4]                                                                    ; clock    ;
; N/A   ; None         ; 4.345 ns   ; IRload    ; dp1:DP1|register:IR|Output[5]                                                                    ; clock    ;
; N/A   ; None         ; 4.345 ns   ; IRload    ; dp1:DP1|register:IR|Output[6]                                                                    ; clock    ;
; N/A   ; None         ; 4.345 ns   ; IRload    ; dp1:DP1|register:IR|Output[7]                                                                    ; clock    ;
; N/A   ; None         ; 4.295 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A   ; None         ; 4.295 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A   ; None         ; 4.295 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A   ; None         ; 4.295 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A   ; None         ; 4.295 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                            ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                             ; To         ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 13.576 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[5] ; clock      ;
; N/A   ; None         ; 13.576 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[5] ; clock      ;
; N/A   ; None         ; 13.576 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[5] ; clock      ;
; N/A   ; None         ; 13.576 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[5] ; clock      ;
; N/A   ; None         ; 13.576 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[5] ; clock      ;
; N/A   ; None         ; 12.966 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[0] ; clock      ;
; N/A   ; None         ; 12.966 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[0] ; clock      ;
; N/A   ; None         ; 12.966 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[0] ; clock      ;
; N/A   ; None         ; 12.966 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[0] ; clock      ;
; N/A   ; None         ; 12.966 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[0] ; clock      ;
; N/A   ; None         ; 12.643 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[4] ; clock      ;
; N/A   ; None         ; 12.643 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[4] ; clock      ;
; N/A   ; None         ; 12.643 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[4] ; clock      ;
; N/A   ; None         ; 12.643 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[4] ; clock      ;
; N/A   ; None         ; 12.643 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[4] ; clock      ;
; N/A   ; None         ; 11.797 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[2] ; clock      ;
; N/A   ; None         ; 11.797 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[2] ; clock      ;
; N/A   ; None         ; 11.797 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[2] ; clock      ;
; N/A   ; None         ; 11.797 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[2] ; clock      ;
; N/A   ; None         ; 11.797 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[2] ; clock      ;
; N/A   ; None         ; 11.328 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[3] ; clock      ;
; N/A   ; None         ; 11.328 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[3] ; clock      ;
; N/A   ; None         ; 11.328 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[3] ; clock      ;
; N/A   ; None         ; 11.328 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[3] ; clock      ;
; N/A   ; None         ; 11.328 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[3] ; clock      ;
; N/A   ; None         ; 11.219 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[1] ; clock      ;
; N/A   ; None         ; 11.219 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[1] ; clock      ;
; N/A   ; None         ; 11.219 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[1] ; clock      ;
; N/A   ; None         ; 11.219 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[1] ; clock      ;
; N/A   ; None         ; 11.219 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[1] ; clock      ;
; N/A   ; None         ; 11.103 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[7] ; clock      ;
; N/A   ; None         ; 11.103 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[7] ; clock      ;
; N/A   ; None         ; 11.103 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[7] ; clock      ;
; N/A   ; None         ; 11.103 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[7] ; clock      ;
; N/A   ; None         ; 11.103 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[7] ; clock      ;
; N/A   ; None         ; 10.936 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[6] ; clock      ;
; N/A   ; None         ; 10.936 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[6] ; clock      ;
; N/A   ; None         ; 10.936 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[6] ; clock      ;
; N/A   ; None         ; 10.936 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[6] ; clock      ;
; N/A   ; None         ; 10.936 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[6] ; clock      ;
; N/A   ; None         ; 10.446 ns  ; dp3:DP3|register:regA|Output[5]                                                                  ; Aeq0       ; clock      ;
; N/A   ; None         ; 10.248 ns  ; dp3:DP3|register:regA|Output[6]                                                                  ; Aeq0       ; clock      ;
; N/A   ; None         ; 9.888 ns   ; dp3:DP3|register:regA|Output[4]                                                                  ; Aeq0       ; clock      ;
; N/A   ; None         ; 9.734 ns   ; dp3:DP3|register:regA|Output[7]                                                                  ; Aeq0       ; clock      ;
; N/A   ; None         ; 9.588 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; Aeq0       ; clock      ;
; N/A   ; None         ; 9.541 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; Aeq0       ; clock      ;
; N/A   ; None         ; 9.301 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; Aeq0       ; clock      ;
; N/A   ; None         ; 9.188 ns   ; dp3:DP3|register:regA|Output[1]                                                                  ; Aeq0       ; clock      ;
; N/A   ; None         ; 8.928 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; Moutput[0] ; clock      ;
; N/A   ; None         ; 8.558 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; Moutput[3] ; clock      ;
; N/A   ; None         ; 8.428 ns   ; dp3:DP3|register:regA|Output[1]                                                                  ; Moutput[1] ; clock      ;
; N/A   ; None         ; 8.374 ns   ; dp1:DP1|register:IR|Output[7]                                                                    ; IR75[2]    ; clock      ;
; N/A   ; None         ; 7.739 ns   ; dp3:DP3|register:regA|Output[5]                                                                  ; Moutput[5] ; clock      ;
; N/A   ; None         ; 7.700 ns   ; dp3:DP3|register:regA|Output[6]                                                                  ; Moutput[6] ; clock      ;
; N/A   ; None         ; 7.406 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; Moutput[2] ; clock      ;
; N/A   ; None         ; 7.395 ns   ; dp3:DP3|register:regA|Output[4]                                                                  ; Moutput[4] ; clock      ;
; N/A   ; None         ; 7.301 ns   ; dp3:DP3|register:regA|Output[7]                                                                  ; Apos       ; clock      ;
; N/A   ; None         ; 7.301 ns   ; dp3:DP3|register:regA|Output[7]                                                                  ; Moutput[7] ; clock      ;
; N/A   ; None         ; 7.276 ns   ; dp1:DP1|register:IR|Output[5]                                                                    ; IR75[0]    ; clock      ;
; N/A   ; None         ; 7.270 ns   ; dp1:DP1|register:IR|Output[6]                                                                    ; IR75[1]    ; clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                               ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.822 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -4.047 ns ; JMPmux    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A           ; None        ; -4.047 ns ; JMPmux    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A           ; None        ; -4.047 ns ; JMPmux    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A           ; None        ; -4.047 ns ; JMPmux    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A           ; None        ; -4.047 ns ; JMPmux    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A           ; None        ; -4.071 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.071 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.071 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.097 ns ; IRload    ; dp1:DP1|register:IR|Output[0]                                                                    ; clock    ;
; N/A           ; None        ; -4.097 ns ; IRload    ; dp1:DP1|register:IR|Output[1]                                                                    ; clock    ;
; N/A           ; None        ; -4.097 ns ; IRload    ; dp1:DP1|register:IR|Output[2]                                                                    ; clock    ;
; N/A           ; None        ; -4.097 ns ; IRload    ; dp1:DP1|register:IR|Output[3]                                                                    ; clock    ;
; N/A           ; None        ; -4.097 ns ; IRload    ; dp1:DP1|register:IR|Output[4]                                                                    ; clock    ;
; N/A           ; None        ; -4.097 ns ; IRload    ; dp1:DP1|register:IR|Output[5]                                                                    ; clock    ;
; N/A           ; None        ; -4.097 ns ; IRload    ; dp1:DP1|register:IR|Output[6]                                                                    ; clock    ;
; N/A           ; None        ; -4.097 ns ; IRload    ; dp1:DP1|register:IR|Output[7]                                                                    ; clock    ;
; N/A           ; None        ; -4.104 ns ; PCload    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A           ; None        ; -4.104 ns ; PCload    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A           ; None        ; -4.104 ns ; PCload    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A           ; None        ; -4.104 ns ; PCload    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A           ; None        ; -4.104 ns ; PCload    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A           ; None        ; -4.182 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -4.182 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -4.182 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -4.182 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -4.182 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -4.183 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -4.278 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -4.288 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -4.290 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -4.291 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -4.314 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -4.324 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -4.326 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -4.327 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -4.352 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.352 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.352 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.354 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.354 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.354 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.354 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.354 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.415 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.447 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.450 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.450 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.452 ns ; Minput[6] ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.496 ns ; Minput[3] ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.571 ns ; Aload     ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.571 ns ; Aload     ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.571 ns ; Aload     ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.571 ns ; Aload     ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.571 ns ; Aload     ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.585 ns ; Minput[0] ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.585 ns ; Aload     ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.585 ns ; Aload     ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.585 ns ; Aload     ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.596 ns ; Minput[4] ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.648 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.705 ns ; Minput[2] ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.774 ns ; Minput[1] ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.920 ns ; Minput[7] ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -5.065 ns ; Minput[5] ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -5.223 ns ; Sub       ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -5.302 ns ; Sub       ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -5.321 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -5.357 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -5.368 ns ; Sub       ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -5.378 ns ; Sub       ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -5.503 ns ; Sub       ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -5.655 ns ; Sub       ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -5.694 ns ; Sub       ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -5.811 ns ; Sub       ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 24 17:21:09 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 139.08 MHz between source memory "ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "dp3:DP3|register:regA|Output[7]" (period= 7.19 ns)
    Info: + Longest memory to register delay is 6.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y7; Fanout = 8; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y7; Fanout = 4; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4'
        Info: 3: + IC(0.785 ns) + CELL(0.178 ns) = 4.337 ns; Loc. = LCCOMB_X39_Y7_N24; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~15'
        Info: 4: + IC(0.528 ns) + CELL(0.495 ns) = 5.360 ns; Loc. = LCCOMB_X40_Y7_N10; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~17'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.440 ns; Loc. = LCCOMB_X40_Y7_N12; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~20'
        Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 5.614 ns; Loc. = LCCOMB_X40_Y7_N14; Fanout = 1; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~23'
        Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.072 ns; Loc. = LCCOMB_X40_Y7_N16; Fanout = 1; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~25'
        Info: 8: + IC(0.529 ns) + CELL(0.178 ns) = 6.779 ns; Loc. = LCCOMB_X40_Y7_N30; Fanout = 1; COMB Node = 'dp3:DP3|register:regA|Output[7]~7'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.875 ns; Loc. = LCFF_X40_Y7_N31; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[7]'
        Info: Total cell delay = 5.033 ns ( 73.21 % )
        Info: Total interconnect delay = 1.842 ns ( 26.79 % )
    Info: - Smallest clock skew is -0.119 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.836 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X40_Y7_N31; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[7]'
            Info: Total cell delay = 1.628 ns ( 57.40 % )
            Info: Total interconnect delay = 1.208 ns ( 42.60 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.955 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.908 ns) + CELL(0.783 ns) = 2.955 ns; Loc. = M4K_X41_Y7; Fanout = 8; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 61.22 % )
            Info: Total interconnect delay = 1.146 ns ( 38.78 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "dp3:DP3|register:regA|Output[7]" (data pin = "Sub", clock pin = "clock") is 6.965 ns
    Info: + Longest pin to register delay is 9.839 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U19; Fanout = 9; PIN Node = 'Sub'
        Info: 2: + IC(5.916 ns) + CELL(0.521 ns) = 7.301 ns; Loc. = LCCOMB_X39_Y7_N24; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~15'
        Info: 3: + IC(0.528 ns) + CELL(0.495 ns) = 8.324 ns; Loc. = LCCOMB_X40_Y7_N10; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~17'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.404 ns; Loc. = LCCOMB_X40_Y7_N12; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~20'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 8.578 ns; Loc. = LCCOMB_X40_Y7_N14; Fanout = 1; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~23'
        Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 9.036 ns; Loc. = LCCOMB_X40_Y7_N16; Fanout = 1; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~25'
        Info: 7: + IC(0.529 ns) + CELL(0.178 ns) = 9.743 ns; Loc. = LCCOMB_X40_Y7_N30; Fanout = 1; COMB Node = 'dp3:DP3|register:regA|Output[7]~7'
        Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 9.839 ns; Loc. = LCFF_X40_Y7_N31; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[7]'
        Info: Total cell delay = 2.866 ns ( 29.13 % )
        Info: Total interconnect delay = 6.973 ns ( 70.87 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.836 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X40_Y7_N31; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[7]'
        Info: Total cell delay = 1.628 ns ( 57.40 % )
        Info: Total interconnect delay = 1.208 ns ( 42.60 % )
Info: tco from clock "clock" to destination pin "RamToIR[5]" through memory "ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" is 13.576 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.955 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.908 ns) + CELL(0.783 ns) = 2.955 ns; Loc. = M4K_X41_Y7; Fanout = 8; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 61.22 % )
        Info: Total interconnect delay = 1.146 ns ( 38.78 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 10.387 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y7; Fanout = 8; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y7; Fanout = 4; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5'
        Info: 3: + IC(4.173 ns) + CELL(2.840 ns) = 10.387 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'RamToIR[5]'
        Info: Total cell delay = 6.214 ns ( 59.82 % )
        Info: Total interconnect delay = 4.173 ns ( 40.18 % )
Info: th for memory "ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "MemWr", clock pin = "clock") is -3.822 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.919 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.908 ns) + CELL(0.747 ns) = 2.919 ns; Loc. = M4K_X41_Y7; Fanout = 0; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.773 ns ( 60.74 % )
        Info: Total interconnect delay = 1.146 ns ( 39.26 % )
    Info: + Micro hold delay of destination is 0.250 ns
    Info: - Shortest pin to memory delay is 6.991 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W21; Fanout = 20; PIN Node = 'MemWr'
        Info: 2: + IC(5.761 ns) + CELL(0.346 ns) = 6.991 ns; Loc. = M4K_X41_Y7; Fanout = 0; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.230 ns ( 17.59 % )
        Info: Total interconnect delay = 5.761 ns ( 82.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Tue Nov 24 17:21:10 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


