disaggreg optic interconnect memori will cost effect bulent abali ibm watson center rout yorktown height abali richard eickemey ibm stg group hwi rochest eick hubertus frank ibm watson center rout yorktown height frankeh chung sheng ibm watson center rout yorktown height csli marc taubenblatt ibm watson center rout yorktown height tauben abstract disaggreg server concept propos datacent type server resourc aggr gate respect pool exampl comput pool memori pool network pool storag pool server construct dynam alloc amount resourc pool requir modular higher packag cool ficienc higher resourc util sug gest benefit emerg larg datacen ter cloud ten thousand server data center effici topic puter chip system vendor work make frequent announc silicon photon disaggr gate memori system paper studi trade cost formanc build disaggreg memori system drammodul datacent pool exampl memori chassi rack comput pool memori pool interconnect optic interconnect overcom distanc bandwidth issu electr fabric construct simpl cost model includ cost latenc cost bandwidth save expect disaggreg memori system identifi level disaggreg memori system cost competit tradit direct attach memori sys tem analysi rack scale disaggreg mem ori system will trivial perform penalti datacent scale penalti impract high optic interconnect cost factor expens compar tradit direct attach memori system general term memori cost perform disaggreg server silicon photon introduct tradit server suffer resourc fragment problem resourc comput mem ori network storag underutil mismatch workload requir exampl comput cycl fulli exhaust memori capac reach leav fraction memori unus disaggreg concept propos tradit resourc disaggreg share resourc pool server construct dynam demand alloc resourc pool requir ment data gather datacent server memori unus fore appear disaggreg processor dram place respect pool will benefici note modern microproc sor dram strong affin fact close evidenc layer chip cach introduc year processor issu memori disaggreg signal integr long link requir optic interconnect propos memori inter connect provid higher bandwidth longer distanc ten meter electr interconnect typic lower power switch rate bandwidth exist memori chan nel coupl order magnitud higher exist electr fabric optic interconnect access remot memori paper evalu claim benefit memori disaggreg construct simpl cost model clude cost increas latenc cost bandwidth datacent scale save expect disaggreg memori system identifi level disag gregat memori system cost competit conven tional direct attach memori system method evalu futur memori technolog impact memori cost latenc bandwidth processor chip processor chip processor chip dram circuit switch dram chassi optic memori channel processor chip processor chip figur convent direct attach memori disaggreg memori system disaggreg memori system convent direct attach memori organ disaggreg memori organ fig convent memori system set dram chip circuit board call dual inlin memori modul dimm typic plug server mother board connect microprocessor typic three memori channel implement bus protocol hand disaggreg memori concept evalu paper dimm mem ori pool fig memori pool memori chassi server rack memori rack serv row rack pod entir datacent dimm distant processor modern processor socket memori bandwidth rang order order magnitud higher state art network bandwidth pro cessor memori bandwidth depend number mem ori channel typic dram frequenc overcom distanc problem disaggreg memori system high data rate optic interconnect concept optic link carri invent futur memori channel protocol optic network span entir data center stay rack modest impl mentat processor implement optic transceiv avoid power wire densiti issu likewis memori devic control pool memori interfac optic transceiv memori pool connect processor switch memori control tradit packet switch network add prohibit amount latenc memori access time option optic circuit switch interconnect pool processor pool memori achiev con stant memori latenc upcom workshop inter est exampl port switch calient system micro electro mechan sys tem mem electr align mirror direct light beam input output mem base impl mentat long circuit setup latenc order millisecond disaggreg memori applic matter optic circuit will set server configur pass latenc switch neglig path input port output coupl mir ror circuit switch optic electr dedic path set point assum analysi queue process delay switch occur introduc insert loss case calient insert loss increas bit error rate optic channel impact perform optic transceiv mem base optic switch today requir singl mode optic transceiv market price come matur silicon photon technolog expens telco market transceiv low cost data puter communic transceiv histor serv multimod optic note cost model requir circuit switch packet switch expens addit hardwar cost potenti queu delay switch state art memori chan nel protocol strict time requir toler distanc time variat fabric assum memori channel protocol will design disaggreg memori system addi tional memori hierarchi cach discuss cach develop cost model depend workload requir number memori modul alloc circuit set processor chip modul envis multipl processor chip split capac memori modul cost model forbid note disaggreg memori concept fig share memori system memori modul exclus access singl processor chip memori fabric interprocessor communic data share coher protocol separ fabric qpi cost model disaggreg memori introduc order mag nitud higher network bandwidth addit memori latenc direct attach memori system construct simpl cost model quantifi cost latenc cost bandwidth save achiev pool memori resourc net gain expect disaggreg memori memori save pool dram resourc cost increas latenc cost band width note delta cost optic interconnect tra inter rack card electr link cost direct attach memori assum gbps includ socket connector circuit board cost low system note equal applic partial disaggreg memori amount processor cal memori serv cach remot disaggreg memori cach reduc averag memori latenc will result smaller cost will fol spec int avg spec avg oltp erp trade sale figur execut time increas memori tenci increas summari spec commerci benchmark low section cost latenc perform latenc develop equat processor formanc function memori latenc processor price function perform combin cost increas latenc memori disaggreg dram latenc element processor formanc note refer latenc read ing cach typic byte memori processor cach typic rang nanosecond refer messag pass latenc ethernet infiniband fabric distribut comput system distribut comput plicat explicit send receiv messag amort hide cost messag latenc larg packet size asynchron messag practic processor instruct level appli cation explicit access remot memori rdma exampl scenario call distribut memori cluster load store memori architectur fig quantifi processor perform function mem ori latenc cycl accur processor simul simul instruct trace benchmark dif ferent memori latenc deriv linear relationship perform latenc memori latenc rang hypothet processor simul core microprocessor cach core core version order execu tion issu instruct cycl function unit core core outstand cach miss processor implement simultan multithread hyperthread ppc processor smt mode core support logic processor share function unit execut pipelin increas total core throughput factor spec integ float point suit benchmark trace simul reader critiqu spec suit cloud benchmark lead ing benchmark evalu processor perform focus exampl paper spec suit isca symposium commer cial benchmark oltp erp trade sale simul oltp onlin transact process benchmark measur rate queri transact perform databas trade java base stock trade applic erp enterpris resourc plan applic sale custom order process dis tribut applic quantifi sensit memori latenc memori fraction perform mfp mfp percent increas benchmark execut time divid percent increas memori latenc relat baselin essenc mfp fraction execut time tribut memori latenc exampl mfp indic memori latenc respons execut time suppos memori latenc doubl base execut time increas workload small mfp mfp insensit memori latenc work set fit chip cach fig summar memori latenc sensit mercial spec benchmark fig memori latenc sensit spec suit benchmark detail averag mfp int suit singl thread core individu benchmark mfp high problem disaggreg memori design will face processor memori rack apart round trip delay total memori latenc will doubl base latenc noteworthi observ increas smt level mfp decreas benchmark spec int averag mfp core reduc mfp thread core workload toler increas memori latenc smt processor consist expect thread core wait access share function unit pipelin stage hide por tion memori latenc disag gregat memori system high latenc memori system benefit higher smt parallel disaggreg memori system memori latenc increas distanc queue buffer lay electr optic convers protocol lay distanc will add latenc meter memori chassi singl rack will add meter roundtrip nanosecond base latenc memori rack serv entir data cen ter will add meter roundtrip latenc small sourc delay serial izat deseri serd function requir serial optic communic link gear box larg odd ratio forward error correct fec scrambl appli serial data packet latenc depend fec code length chosen latenc neglig today ethernet scrambl block code reduc nois mar lib lix ilc figur execut time increas function memori latenc increas spec rate base publish figur processor price function perform gin higher data rate drive potenti complex fec latenc link margin latenc electr backplan ieee claus adopt emerg singl mode optic format variabl design choic unknown time cover rang design choic paper latenc increas base latenc max rang cover rack scale memori disaggreg side side rack dissagreg processor perform drop farther distanc limit analysi rang cost latenc price perform quantifi cost disaggreg memori latenc suppos direct attach memori replac disaggreg memori system quantifi monetari latenc creas reason datacent oper compens cost pute cycl lost increas latenc approach compens deploy server data center cheaper approach upgrad higher perform processor disaggreg mem ori datacent perform fore model higher perform price delta proxi cost increas memori tenci note advoc faster pro cessor disaggreg memori system quantifi cost latenc processor price memori latenc increas choos higher processor manner throughputnewcpu mfp latincr throughputoldcpu will equal perform proce sor direct attach memori system mfp memori fraction execut time state note concern intern organiza tion higher throughput processor perform increas higher mhz bigger addit cach core delta cost processor cost analysi note method processor price proxi general quantifi perform cost memori technolog memori fabric deriv price perform relationship retriev offici benchmark report submit comput system vendor total mod intel seri processor spec base rate metric measur throughput processor lowest throughput processor list core clock cach spec integ int rate highest throughput core clock cach int rate faster processor price dif ferent vendor report rate valu model processor differ benchmark configur softwar averag latenc increas spec int spec oltp erp trade sale figur cost latenc increas arriv singl rate model processor retriev price processor retriev dec plot cost perform data point processor model fig fit data point squar fit trend describ relationship cost perform processorpric throughput note function perfect fit price determin perform pro cessor differenti characterist exampl low voltag low power part qpi bandwidth manufactur process intel set price choos strong depend price perform appar fig sampl calcul assum con vention direct attach memori processor spec int rate exampl memori disaggrega tion increas execut time pensat loss choos processor rate cost rate increas estim fit fig combin arriv cost creas latenc fig exampl disaggreg memori system increas latenc spec int oltp cost latenc increas cost bandwidth memori bandwidth requir state art micro processor coupl order magnitud higher data communic network bandwidth exampl faster model intel processor hand side fig total memori bandwidth gigabyt model memori bandwidth ibm processor excess bandwidth pect memori disaggreg high burden network ing cost fig cost bandwidth unit cost histor exampl cost trend optic interconnect form factor cost dollar gbps head gbps form factor standard depend transceiv cost cabl connector cost add distanc depend total memori bandwidth gbps gbps gbps figur cost bandwidth unit cost transceiv multimod fiber suitabl mem switch compo nent add addit cost cost singl mode optic interconnect declin rapid matur photon technolog difficult predict optimist assum par multimod transceiv distant futur state design choic predict futur cost silicon pho tonic simplifi problem calcul unit band width cost requir disaggreg memori sys tem direct attach memori system equal perform equal cost set left hand side rearrang term calcul hand side equat fore arriv bandwidth cost pariti direct attach memori system state calcul assum unit cost gbps direct attach memori interconnect disaggreg memori save promis disaggreg memori effici achiev pool memori resourc pool unus memori fragment lock dividu server will entir data center data point unus memori capac exist literatur samih report mem ori capac cluster size cluster meng report reduct data center resourc requir ment virtual machin complementari resourc requir provis joint reiss report memori usag exceed capac googl cluster report memori usag googl backend cluster consist sand machin memori utilit exist data point assum ampl calcul memori disaggreg will save memori capac assum processor socket maximum dram tach cost dimm dimm higher dramdens capac call stack dimm expens cloud provid will exampl softlay cloud provid advertis maximum ram socket bare metal server sum save dram capac translat memori save processor socket put thing equal cost equal perform quantifi cost latenc save disaggreg memori calcul unit cost bandwidth term dollar gbps system configur workload memori latenc increas lookup memori save cost latenc increas calcul unit bandwidth cost equal cost equal perform system unitcost bwmemori note unit cost includ fabric ponent fig optic interconnect switch cabl fig equal cost equal perform line rect attach memori system disaggreg memori system function latenc increas disag gregat workload latenc increas disaggreg unit cost dis aggreg memori cheaper memori save outweigh cost disaggreg unit cost direct attach memori lution cheaper appar set line unit cost horizont graph memori latenc increas save disaggr gate memori diminish rack scale disaggreg memori will add roundtrip distanc clude logic delay total latenc increas optimist rack scale spec integ oltp work load requir unit cost lower gbps gbps scenario appar workload perform strongest depend memori latenc oltp requir unit cost cheaper disaggreg mem ori observ axi intercept latenc increas gbps determin memori bandwidth requir processor chip exampl processor higher memori bandwidth will requir disaggreg memori fabric cheaper axi intercept smaller altern case disaggreg memori higher bandwidth processor attach direct attach memori memori save worthwhil conclus paper develop simpl model cost perform disaggreg memori system model verifi cost perform benefit futur memori technolog memori fabric perform depend memori latenc latenc increas trivial cost disaggreg memori low latenc feasibl impl memori latenc increas base latenc disaggreg memori system spec int spec oltp erp trade sale disag mem system cheaper workload direct attach mem cheaper workload figur equal cost equal perform line disaggreg memori direct attach memori ment rack level minim distanc addi tional cach layer requir memori hierachi overcom latenc bandwidth issu simul workload sensi tiviti memori latenc decreas increas smt hyperthread count hyperthread core featur disaggreg system demonstr equal cost equal perform curv disaggreg memori system price processor memori arriv gbps cost disaggreg memori fabric latenc penalti gbps cost tenci penalti unit cost includ compon cost memori channel switch dram chassi pool memori actual cost photon fabric excess gbps transceiv today gbps cabl switch cost port add gbps gbps link memori dissagreg concept analyz paper appear econom solut justifi practic invest disaggreg memori applic optic memori interconnect cost decreas factor factor time disaggreg optic intercon nect appear suitabl exampl pciexpress sensit latenc lower bandwidth memori note advanc virtual machin plicat contain memori save assumpt optimist argument disaggreg memori virtual simplifi bin pack workload underutil server live migrat vms contain move workload datacent transpar dynam spons chang resourc requir properti static partit memori pool fig state meng report joint place vms complementari resourc server dat acent resourc requir reduc isci report rdma base live migrat techniqu migrat virtual machin network rate gbps will benefici workload rapid chang resourc requir disag gregat memori system futur rele vant bare metal cloud infrastructur larg workload coloc workload studi focus acquisit cost consid total cost ownership exampl potenti energi save disaggreg memori silicon photon electr interconnect studi cost perform cach layer architectur fig han suggest amount local memori cach mote memori assum level access remot memori exploit address tran lation hardwar unpub lish work softwar base fast page remot slower second tier memori work well workload fault handl latenc crosecond minimum depend oper system han mention caveat samih slowdown order magnitud hadoop sort applic compar page local remot mem ori system system local memori system start fast page slower memori increas latenc system cycl wast kernel reduc workload perform issu level remot memori access network bandwidth explos hope spatial local sequenti access pattern size fabric transport larg amount unus data unit memori access byte altern softwar base page implement ing hardwar cach control directori local dram cach remot dram partial disaggreg memori system cach block size smaller approach perform better softwar base page design challeng cost analyz exampl cover leav futur work refer asghari krishnamoorthi silicon photon energi effici communic natur photon batten joshi orcutt khilo moss holzwarth popov smith hoyt kartner ram stojanov asanov build core processor dram network monolith cmos silicon photon ieee micro calient mem optic circuit switch softwar defin data center metro network http access chakraborti schenfeld silva switch optic connect memori larg scale system parallel distribut process symposium ipdp ieee intern ieee chou jaleel qureshi cameo level memori organ capac main memori flexibl hardwar manag cach microarchitectur micro annual ieee acm intern symposium dec allianc specif coars wavelength divis multiplex optic data transmiss https media doc specif pdf criu live migrat contain corner http access friedrich stark stuech sinharoy fluhr drep zyuban gonzalez processor design big data analyt cloud environ design technolog icicdt ieee intern confer ieee han egi panda ratnasami shi shenker network support resourc disaggreg generat datacent proceed twelfth acm workshop hot topic network hotnet xii york usa acm inphi cmos phi serd gearbox tri rate support ethernet otn card http media center press room press releas media alert inphi deliv generat cmos physerd gearbox tri rate support ethernet otn access isci liu abali kephart kouloheri improv server util fast virtual machin migrat ibm journal develop koufati marr hyperthread technolog netburst microarchitectur micro ieee olsen messerschmitt analysi crosstalk penalti dens optic chip interconnect singl mode waveguid lightwav technolog journal stone differenti board backplan optic interconnect high speed digit system theori journal lightwav technolog stone kwark olsen fulli differenti optic interconnect high speed digit system larg scale integr vlsi system ieee transact lim chang mudg ranganathan reinhardt wenisch disaggreg memori expans share blade server acm sigarch comput architectur news volum acm lim turner santo auyoung chang ranganathan wenisch system level implic disaggreg memori high perform comput architectur hpca ieee intern symposium ieee meng isci kephart zhang bouillet pendaraki effici resourc provis comput cloud multiplex proceed intern confer autonom comput acm olsen differenti board backplan optic interconnect high speed digit system simul lightwav technolog journal osa workshop photon disaggreg data center ofc palkert specif parallel singl mode lane http org specif rev pdf qureshi loh fundament latenc trade architect dram cach outperform impract sram tag simpl practic design proceed annual ieee acm intern symposium microarchitectur micro washington usa ieee comput societi reiss tumanov ganger katz kozuch heterogen dynam cloud scale googl trace analysi proceed third acm symposium cloud comput acm samih wang maciocco tai solihin collabor memori system high perform cost effect cluster architectur proceed workshop architectur system big data acm sinharoy kalla stark cargnoni van norstrand ronchetti stuech leenstra guthri ibm multicor server processor ibm journal develop spec spec cpu benchmark http access tan rosenberg yeo mclaren mathai morri kuo straznicki jouppi wang high speed optic multi drop bus comput interconnect appli physic taubenblatt optic technolog trend data center http librari imag ofc market wang yang wang technic feasibl architectur stronger fec ieee studi group http org public wang pdf zhang hellerstein boutaba character task usag shape googl comput cluster larg scale distribut system middlewar workshop ladi 