{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 17:37:52 2018 " "Info: Processing started: Mon Dec 17 17:37:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl:inst\|nextstate\[0\] " "Warning: Node \"ctrl:inst\|nextstate\[0\]\" is a latch" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl:inst\|nextstate\[1\] " "Warning: Node \"ctrl:inst\|nextstate\[1\]\" is a latch" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl:inst\|nextstate\[2\] " "Warning: Node \"ctrl:inst\|nextstate\[2\]\" is a latch" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ctrl:inst\|Mux3~27 " "Info: Detected gated clock \"ctrl:inst\|Mux3~27\" as buffer" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|Mux3~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|state\[2\] " "Info: Detected ripple clock \"ctrl:inst\|state\[2\]\" as buffer" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|state\[1\] " "Info: Detected ripple clock \"ctrl:inst\|state\[1\]\" as buffer" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|state\[0\] " "Info: Detected ripple clock \"ctrl:inst\|state\[0\]\" as buffer" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register ctrl:inst\|nextstate\[1\] register ctrl:inst\|state\[1\] 227.07 MHz 4.404 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 227.07 MHz between source register \"ctrl:inst\|nextstate\[1\]\" and destination register \"ctrl:inst\|state\[1\]\" (period= 4.404 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.633 ns + Longest register register " "Info: + Longest register to register delay is 0.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl:inst\|nextstate\[1\] 1 REG LCCOMB_X3_Y22_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y22_N14; Fanout = 1; REG Node = 'ctrl:inst\|nextstate\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|nextstate[1] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.366 ns) 0.633 ns ctrl:inst\|state\[1\] 2 REG LCFF_X3_Y22_N27 6 " "Info: 2: + IC(0.267 ns) + CELL(0.366 ns) = 0.633 ns; Loc. = LCFF_X3_Y22_N27; Fanout = 6; REG Node = 'ctrl:inst\|state\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { ctrl:inst|nextstate[1] ctrl:inst|state[1] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 57.82 % ) " "Info: Total cell delay = 0.366 ns ( 57.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.267 ns ( 42.18 % ) " "Info: Total interconnect delay = 0.267 ns ( 42.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { ctrl:inst|nextstate[1] ctrl:inst|state[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "0.633 ns" { ctrl:inst|nextstate[1] {} ctrl:inst|state[1] {} } { 0.000ns 0.267ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.807 ns - Smallest " "Info: - Smallest clock skew is -3.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.251 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 4.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 36 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 36; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.537 ns) 4.251 ns ctrl:inst\|state\[1\] 2 REG LCFF_X3_Y22_N27 6 " "Info: 2: + IC(2.872 ns) + CELL(0.537 ns) = 4.251 ns; Loc. = LCFF_X3_Y22_N27; Fanout = 6; REG Node = 'ctrl:inst\|state\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.409 ns" { CLK ctrl:inst|state[1] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 32.44 % ) " "Info: Total cell delay = 1.379 ns ( 32.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 67.56 % ) " "Info: Total interconnect delay = 2.872 ns ( 67.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { CLK ctrl:inst|state[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.251 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.058 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 36 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 36; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.787 ns) 4.501 ns ctrl:inst\|state\[1\] 2 REG LCFF_X3_Y22_N27 6 " "Info: 2: + IC(2.872 ns) + CELL(0.787 ns) = 4.501 ns; Loc. = LCFF_X3_Y22_N27; Fanout = 6; REG Node = 'ctrl:inst\|state\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { CLK ctrl:inst|state[1] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.419 ns) 5.234 ns ctrl:inst\|Mux3~27 3 COMB LCCOMB_X3_Y22_N30 1 " "Info: 3: + IC(0.314 ns) + CELL(0.419 ns) = 5.234 ns; Loc. = LCCOMB_X3_Y22_N30; Fanout = 1; COMB Node = 'ctrl:inst\|Mux3~27'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { ctrl:inst|state[1] ctrl:inst|Mux3~27 } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 6.334 ns ctrl:inst\|Mux3~27clkctrl 4 COMB CLKCTRL_G2 3 " "Info: 4: + IC(1.100 ns) + CELL(0.000 ns) = 6.334 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'ctrl:inst\|Mux3~27clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { ctrl:inst|Mux3~27 ctrl:inst|Mux3~27clkctrl } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.150 ns) 8.058 ns ctrl:inst\|nextstate\[1\] 5 REG LCCOMB_X3_Y22_N14 1 " "Info: 5: + IC(1.574 ns) + CELL(0.150 ns) = 8.058 ns; Loc. = LCCOMB_X3_Y22_N14; Fanout = 1; REG Node = 'ctrl:inst\|nextstate\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { ctrl:inst|Mux3~27clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.198 ns ( 27.28 % ) " "Info: Total cell delay = 2.198 ns ( 27.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.860 ns ( 72.72 % ) " "Info: Total interconnect delay = 5.860 ns ( 72.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.058 ns" { CLK ctrl:inst|state[1] ctrl:inst|Mux3~27 ctrl:inst|Mux3~27clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "8.058 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|Mux3~27 {} ctrl:inst|Mux3~27clkctrl {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.000ns 2.872ns 0.314ns 1.100ns 1.574ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { CLK ctrl:inst|state[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.251 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.058 ns" { CLK ctrl:inst|state[1] ctrl:inst|Mux3~27 ctrl:inst|Mux3~27clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "8.058 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|Mux3~27 {} ctrl:inst|Mux3~27clkctrl {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.000ns 2.872ns 0.314ns 1.100ns 1.574ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { ctrl:inst|nextstate[1] ctrl:inst|state[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "0.633 ns" { ctrl:inst|nextstate[1] {} ctrl:inst|state[1] {} } { 0.000ns 0.267ns } { 0.000ns 0.366ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { CLK ctrl:inst|state[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.251 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.058 ns" { CLK ctrl:inst|state[1] ctrl:inst|Mux3~27 ctrl:inst|Mux3~27clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "8.058 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|Mux3~27 {} ctrl:inst|Mux3~27clkctrl {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.000ns 2.872ns 0.314ns 1.100ns 1.574ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 35 " "Warning: Circuit may not operate. Detected 35 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ctrl:inst\|state\[0\] ctrl:inst\|nextstate\[2\] CLK 2.551 ns " "Info: Found hold time violation between source  pin or register \"ctrl:inst\|state\[0\]\" and destination pin or register \"ctrl:inst\|nextstate\[2\]\" for clock \"CLK\" (Hold time is 2.551 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.808 ns + Largest " "Info: + Largest clock skew is 3.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.059 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 36 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 36; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.787 ns) 4.501 ns ctrl:inst\|state\[1\] 2 REG LCFF_X3_Y22_N27 6 " "Info: 2: + IC(2.872 ns) + CELL(0.787 ns) = 4.501 ns; Loc. = LCFF_X3_Y22_N27; Fanout = 6; REG Node = 'ctrl:inst\|state\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { CLK ctrl:inst|state[1] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.419 ns) 5.234 ns ctrl:inst\|Mux3~27 3 COMB LCCOMB_X3_Y22_N30 1 " "Info: 3: + IC(0.314 ns) + CELL(0.419 ns) = 5.234 ns; Loc. = LCCOMB_X3_Y22_N30; Fanout = 1; COMB Node = 'ctrl:inst\|Mux3~27'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { ctrl:inst|state[1] ctrl:inst|Mux3~27 } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 6.334 ns ctrl:inst\|Mux3~27clkctrl 4 COMB CLKCTRL_G2 3 " "Info: 4: + IC(1.100 ns) + CELL(0.000 ns) = 6.334 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'ctrl:inst\|Mux3~27clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { ctrl:inst|Mux3~27 ctrl:inst|Mux3~27clkctrl } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.150 ns) 8.059 ns ctrl:inst\|nextstate\[2\] 5 REG LCCOMB_X3_Y22_N4 1 " "Info: 5: + IC(1.575 ns) + CELL(0.150 ns) = 8.059 ns; Loc. = LCCOMB_X3_Y22_N4; Fanout = 1; REG Node = 'ctrl:inst\|nextstate\[2\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { ctrl:inst|Mux3~27clkctrl ctrl:inst|nextstate[2] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.198 ns ( 27.27 % ) " "Info: Total cell delay = 2.198 ns ( 27.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.861 ns ( 72.73 % ) " "Info: Total interconnect delay = 5.861 ns ( 72.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { CLK ctrl:inst|state[1] ctrl:inst|Mux3~27 ctrl:inst|Mux3~27clkctrl ctrl:inst|nextstate[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|Mux3~27 {} ctrl:inst|Mux3~27clkctrl {} ctrl:inst|nextstate[2] {} } { 0.000ns 0.000ns 2.872ns 0.314ns 1.100ns 1.575ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.251 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 4.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 36 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 36; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.537 ns) 4.251 ns ctrl:inst\|state\[0\] 2 REG LCFF_X3_Y22_N29 8 " "Info: 2: + IC(2.872 ns) + CELL(0.537 ns) = 4.251 ns; Loc. = LCFF_X3_Y22_N29; Fanout = 8; REG Node = 'ctrl:inst\|state\[0\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.409 ns" { CLK ctrl:inst|state[0] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 32.44 % ) " "Info: Total cell delay = 1.379 ns ( 32.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 67.56 % ) " "Info: Total interconnect delay = 2.872 ns ( 67.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { CLK ctrl:inst|state[0] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.251 ns" { CLK {} CLK~combout {} ctrl:inst|state[0] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { CLK ctrl:inst|state[1] ctrl:inst|Mux3~27 ctrl:inst|Mux3~27clkctrl ctrl:inst|nextstate[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|Mux3~27 {} ctrl:inst|Mux3~27clkctrl {} ctrl:inst|nextstate[2] {} } { 0.000ns 0.000ns 2.872ns 0.314ns 1.100ns 1.575ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { CLK ctrl:inst|state[0] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.251 ns" { CLK {} CLK~combout {} ctrl:inst|state[0] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.007 ns - Shortest register register " "Info: - Shortest register to register delay is 1.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl:inst\|state\[0\] 1 REG LCFF_X3_Y22_N29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y22_N29; Fanout = 8; REG Node = 'ctrl:inst\|state\[0\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|state[0] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.437 ns) 1.007 ns ctrl:inst\|nextstate\[2\] 2 REG LCCOMB_X3_Y22_N4 1 " "Info: 2: + IC(0.570 ns) + CELL(0.437 ns) = 1.007 ns; Loc. = LCCOMB_X3_Y22_N4; Fanout = 1; REG Node = 'ctrl:inst\|nextstate\[2\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { ctrl:inst|state[0] ctrl:inst|nextstate[2] } "NODE_NAME" } } { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.437 ns ( 43.40 % ) " "Info: Total cell delay = 0.437 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.570 ns ( 56.60 % ) " "Info: Total interconnect delay = 0.570 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { ctrl:inst|state[0] ctrl:inst|nextstate[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "1.007 ns" { ctrl:inst|state[0] {} ctrl:inst|nextstate[2] {} } { 0.000ns 0.570ns } { 0.000ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "src/ctrl.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/ctrl.v" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { CLK ctrl:inst|state[1] ctrl:inst|Mux3~27 ctrl:inst|Mux3~27clkctrl ctrl:inst|nextstate[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|Mux3~27 {} ctrl:inst|Mux3~27clkctrl {} ctrl:inst|nextstate[2] {} } { 0.000ns 0.000ns 2.872ns 0.314ns 1.100ns 1.575ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { CLK ctrl:inst|state[0] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.251 ns" { CLK {} CLK~combout {} ctrl:inst|state[0] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { ctrl:inst|state[0] ctrl:inst|nextstate[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "1.007 ns" { ctrl:inst|state[0] {} ctrl:inst|nextstate[2] {} } { 0.000ns 0.570ns } { 0.000ns 0.437ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK oSEG1\[3\] PC:PC\|PC\[7\] 16.482 ns register " "Info: tco from clock \"CLK\" to destination pin \"oSEG1\[3\]\" through register \"PC:PC\|PC\[7\]\" is 16.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.113 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 36 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 36; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.734 ns) + CELL(0.537 ns) 6.113 ns PC:PC\|PC\[7\] 2 REG LCFF_X2_Y22_N13 9 " "Info: 2: + IC(4.734 ns) + CELL(0.537 ns) = 6.113 ns; Loc. = LCFF_X2_Y22_N13; Fanout = 9; REG Node = 'PC:PC\|PC\[7\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { CLK PC:PC|PC[7] } "NODE_NAME" } } { "src/PC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/PC.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 22.56 % ) " "Info: Total cell delay = 1.379 ns ( 22.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.734 ns ( 77.44 % ) " "Info: Total interconnect delay = 4.734 ns ( 77.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.113 ns" { CLK PC:PC|PC[7] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "6.113 ns" { CLK {} CLK~combout {} PC:PC|PC[7] {} } { 0.000ns 0.000ns 4.734ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/PC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/PC.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.119 ns + Longest register pin " "Info: + Longest register to pin delay is 10.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:PC\|PC\[7\] 1 REG LCFF_X2_Y22_N13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y22_N13; Fanout = 9; REG Node = 'PC:PC\|PC\[7\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:PC|PC[7] } "NODE_NAME" } } { "src/PC.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/PC.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.420 ns) 0.986 ns SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u1\|WideOr3~23 2 COMB LCCOMB_X1_Y22_N26 1 " "Info: 2: + IC(0.566 ns) + CELL(0.420 ns) = 0.986 ns; Loc. = LCCOMB_X1_Y22_N26; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u1\|WideOr3~23'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { PC:PC|PC[7] SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~23 } "NODE_NAME" } } { "src/SEG7_LUT.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.275 ns) 2.005 ns SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u1\|WideOr3~28 3 COMB LCCOMB_X1_Y20_N16 1 " "Info: 3: + IC(0.744 ns) + CELL(0.275 ns) = 2.005 ns; Loc. = LCCOMB_X1_Y20_N16; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u1\|WideOr3~28'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~23 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 } "NODE_NAME" } } { "src/SEG7_LUT.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.336 ns) + CELL(2.778 ns) 10.119 ns oSEG1\[3\] 4 PIN PIN_AG16 0 " "Info: 4: + IC(5.336 ns) + CELL(2.778 ns) = 10.119 ns; Loc. = PIN_AG16; Fanout = 0; PIN Node = 'oSEG1\[3\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.114 ns" { SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 oSEG1[3] } "NODE_NAME" } } { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -616 512 688 -600 "oSEG1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.473 ns ( 34.32 % ) " "Info: Total cell delay = 3.473 ns ( 34.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.646 ns ( 65.68 % ) " "Info: Total interconnect delay = 6.646 ns ( 65.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.119 ns" { PC:PC|PC[7] SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~23 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 oSEG1[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "10.119 ns" { PC:PC|PC[7] {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~23 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 {} oSEG1[3] {} } { 0.000ns 0.566ns 0.744ns 5.336ns } { 0.000ns 0.420ns 0.275ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.113 ns" { CLK PC:PC|PC[7] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "6.113 ns" { CLK {} CLK~combout {} PC:PC|PC[7] {} } { 0.000ns 0.000ns 4.734ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.119 ns" { PC:PC|PC[7] SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~23 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 oSEG1[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "10.119 ns" { PC:PC|PC[7] {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~23 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 {} oSEG1[3] {} } { 0.000ns 0.566ns 0.744ns 5.336ns } { 0.000ns 0.420ns 0.275ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LUT_SEL\[0\] oSEG1\[3\] 17.089 ns Longest " "Info: Longest tpd from source pin \"LUT_SEL\[0\]\" to destination pin \"oSEG1\[3\]\" is 17.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns LUT_SEL\[0\] 1 PIN PIN_AA23 52 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 52; PIN Node = 'LUT_SEL\[0\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LUT_SEL[0] } "NODE_NAME" } } { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -504 -392 -224 -488 "LUT_SEL\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.716 ns) + CELL(0.437 ns) 8.975 ns SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u1\|WideOr3~28 2 COMB LCCOMB_X1_Y20_N16 1 " "Info: 2: + IC(7.716 ns) + CELL(0.437 ns) = 8.975 ns; Loc. = LCCOMB_X1_Y20_N16; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u1\|WideOr3~28'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.153 ns" { LUT_SEL[0] SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 } "NODE_NAME" } } { "src/SEG7_LUT.v" "" { Text "F:/Qu_II_8.1/MIPS_CPU/src/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.336 ns) + CELL(2.778 ns) 17.089 ns oSEG1\[3\] 3 PIN PIN_AG16 0 " "Info: 3: + IC(5.336 ns) + CELL(2.778 ns) = 17.089 ns; Loc. = PIN_AG16; Fanout = 0; PIN Node = 'oSEG1\[3\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.114 ns" { SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 oSEG1[3] } "NODE_NAME" } } { "src/MIPS_CPU.BDF" "" { Schematic "F:/Qu_II_8.1/MIPS_CPU/src/MIPS_CPU.BDF" { { -616 512 688 -600 "oSEG1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.037 ns ( 23.62 % ) " "Info: Total cell delay = 4.037 ns ( 23.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.052 ns ( 76.38 % ) " "Info: Total interconnect delay = 13.052 ns ( 76.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "17.089 ns" { LUT_SEL[0] SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 oSEG1[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "17.089 ns" { LUT_SEL[0] {} LUT_SEL[0]~combout {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u1|WideOr3~28 {} oSEG1[3] {} } { 0.000ns 0.000ns 7.716ns 5.336ns } { 0.000ns 0.822ns 0.437ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 17:37:52 2018 " "Info: Processing ended: Mon Dec 17 17:37:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
