package unisim-vle4fuzr
version 0.1.0
full_name 'UNISIM VLE4FUZR C++ simulator'
author 'Yves Lhuillier <yves.lhuillier@cea.fr>'
author 'Gilles Mouchard <gilles.mouchard@cea.fr>'
author 'Reda Nouacer <reda.nouacer@cea.fr>'

# GenISSLib
use genisslib genisslib
import genisslib

use unisim_lib

# PPC VLE
import unisim/component/cxx/processor/powerpc/isa/book_i/fixed_point
import unisim/component/cxx/processor/powerpc/isa/book_i/efp/efs
import unisim/component/cxx/processor/powerpc/isa/book_ii
import unisim/component/cxx/processor/powerpc/isa/book_iii_e
import unisim/component/cxx/processor/powerpc/isa/book_e
import unisim/component/cxx/processor/powerpc/isa/book_vle
import unisim/component/cxx/processor/powerpc/isa/lsp
import unisim/component/cxx/processor/powerpc/isa/mpu
import unisim/component/cxx/processor/powerpc/isa
import unisim/component/cxx/processor/powerpc

# ARMv7
import unisim/component/cxx/processor/arm/isa/thumb
import unisim/component/cxx/processor/arm/isa/thumb2
import unisim/component/cxx/processor/arm/isa/arm32
import unisim/component/cxx/processor/arm
import unisim/util/symbolic

import libc/inttypes
import std/cstdlib
import std/iostream
import std/list
import std/map
import std/sstream
import std/stdexcept
import std/string
import std/vector

import m4/ax_cflags_warn_all

copy source isa header template data m4 prog

UNISIM_LIB_SIMULATOR_SOURCE_FILES="$(files source)"

UNISIM_LIB_SIMULATOR_ISA_THUMB_FILES="$(files isa:unisim/component/cxx/processor/arm/isa/thumb)"

UNISIM_LIB_SIMULATOR_ISA_ARM32_FILES="$(files isa:unisim/component/cxx/processor/arm/isa/arm32)"

UNISIM_LIB_SIMULATOR_ISA_PPC_FILES="\
$(files isa:unisim/component/cxx/processor/powerpc/isa/book_i) \
$(files isa:unisim/component/cxx/processor/powerpc/isa/book_e) \
$(files isa:unisim/component/cxx/processor/powerpc/isa/lsp) \
$(files isa:unisim/component/cxx/processor/powerpc/isa/mpu) \
$(files isa:unisim/component/cxx/processor/powerpc/isa/book_vle) \
"

UNISIM_LIB_SIMULATOR_HEADER_FILES="\
${UNISIM_LIB_SIMULATOR_ISA_THUMB_FILES} \
${UNISIM_LIB_SIMULATOR_ISA_ARM32_FILES} \
${UNISIM_LIB_SIMULATOR_ISA_PPC_FILES} \
$(files header) \
$(files template) \
"

UNISIM_LIB_SIMULATOR_M4_FILES="$(files m4)"

UNISIM_LIB_SIMULATOR_DATA_FILES="$(files data)"

UNISIM_TOOLS_SIMULATOR_PROG_FILES="$(files prog)"

UNISIM_SIMULATOR_SOURCE_FILES="\
main.cc \
"

UNISIM_SIMULATOR_HEADER_FILES="\
"

UNISIM_BINDINGS_SOURCE_FILES="\
bindings.cc \
emu.cc \
vle.cc \
arm.cc \
"

UNISIM_BINDINGS_HEADER_FILES="\
top_arm32.isa \
top_thumb.isa \
top_vle.isa \
top_vle_concrete.isa \
top_vle_branch.isa \
xvalue.hh \
emu.hh \
vle.hh \
arm.hh \
"

UNISIM_SIMULATOR_DATA_FILES="\
COPYING \
NEWS \
ChangeLog \
AUTHORS \
README \
INSTALL \
"

UNISIM_SIMULATOR_EXTRA_FILES=" \
samples/arm_chpc.py \
samples/gcd_arm.py \
samples/gcd.c \
samples/gcd_vle.py \
samples/guess.c \
samples/guess_vle.py \
samples/memhook.py \
samples/page_info.py \
samples/sample_arm.py \
samples/unipy.py \
"

UNISIM_SIMULATOR_FILES="\
${UNISIM_SIMULATOR_SOURCE_FILES} \
${UNISIM_SIMULATOR_HEADER_FILES} \
${UNISIM_BINDINGS_SOURCE_FILES} \
${UNISIM_BINDINGS_HEADER_FILES} \
${UNISIM_SIMULATOR_DATA_FILES} \
${UNISIM_SIMULATOR_EXTRA_FILES} \
"

dist_copy ${UNISIM_SIMULATOR_FILES}

# Simulator

output_configure_ac <(cat << EOF
$(lines ac_common_header)
$(lines ac)
$(lines ac_common_footer)
EOF
)

output_makefile_am <(cat << EOF
$(lines am_common_header)

# Program
bin_PROGRAMS = $(package)-$(version)
$(am_package)_$(am_version)_SOURCES = ${UNISIM_SIMULATOR_SOURCE_FILES}
#$(am_package)_$(am_version)_LDFLAGS = -static-libtool-libs
$(am_package)_$(am_version)_LDADD = lib$(package)-$(version).la

# Dynamic Plugin
lib_LTLIBRARIES = lib$(package)-$(version).la
lib$(am_package)_$(am_version)_la_SOURCES = ${UNISIM_LIB_SIMULATOR_SOURCE_FILES} ${UNISIM_BINDINGS_SOURCE_FILES}
nodist_lib$(am_package)_$(am_version)_la_SOURCES = top_vle_branch.cc top_vle_concrete.cc
#lib$(am_package)_$(am_version)_la_LDFLAGS = -shared -no-undefined
lib$(am_package)_$(am_version)_la_LDFLAGS = -no-undefined

noinst_HEADERS = ${UNISIM_LIB_SIMULATOR_HEADER_FILES} ${UNISIM_BINDINGS_HEADER_FILES} ${UNISIM_SIMULATOR_HEADER_FILES}
EXTRA_DIST = ${UNISIM_LIB_SIMULATOR_M4_FILES} ${UNISIM_TOOLS_SIMULATOR_PROG_FILES}
sharedir = \$(prefix)/share/$(package)-$(version)
dist_share_DATA = ${UNISIM_SIMULATOR_DATA_FILES}
nobase_dist_share_DATA = ${UNISIM_LIB_SIMULATOR_DATA_FILES}

BUILT_SOURCES=\
	\$(top_builddir)/unisim/component/cxx/processor/arm/isa_arm32.hh\
	\$(top_builddir)/unisim/component/cxx/processor/arm/isa_arm32.tcc\
	\$(top_builddir)/unisim/component/cxx/processor/arm/isa_thumb.hh\
	\$(top_builddir)/unisim/component/cxx/processor/arm/isa_thumb.tcc\
	\$(top_builddir)/top_vle_concrete.hh\
	\$(top_builddir)/top_vle_concrete.cc\
	\$(top_builddir)/top_vle_branch.hh\
	\$(top_builddir)/top_vle_branch.cc\

CLEANFILES=\
	\$(top_builddir)/unisim/component/cxx/processor/arm/isa_arm32.hh\
	\$(top_builddir)/unisim/component/cxx/processor/arm/isa_arm32.tcc\
	\$(top_builddir)/unisim/component/cxx/processor/arm/isa_thumb.hh\
	\$(top_builddir)/unisim/component/cxx/processor/arm/isa_thumb.tcc\
	\$(top_builddir)/top_vle_concrete.hh\
	\$(top_builddir)/top_vle_concrete.cc\
	\$(top_builddir)/top_vle_branch.hh\
	\$(top_builddir)/top_vle_branch.cc\

\$(top_builddir)/unisim/component/cxx/processor/arm/isa_arm32.tcc: \$(top_builddir)/unisim/component/cxx/processor/arm/isa_arm32.hh
\$(top_builddir)/unisim/component/cxx/processor/arm/isa_arm32.hh: top_arm32.isa ${UNISIM_LIB_SIMULATOR_ISA_ARM32_FILES}
	\$(PYTHON_BIN) \$(top_srcdir)/genisslib/genisslib.py -o \$(top_builddir)/unisim/component/cxx/processor/arm/isa_arm32 -w 8 -I \$(top_srcdir) \$(top_srcdir)/top_arm32.isa

\$(top_builddir)/unisim/component/cxx/processor/arm/isa_thumb.tcc: \$(top_builddir)/unisim/component/cxx/processor/arm/isa_thumb.hh
\$(top_builddir)/unisim/component/cxx/processor/arm/isa_thumb.hh: top_thumb.isa ${UNISIM_LIB_SIMULATOR_ISA_THUMB_FILES}
	\$(PYTHON_BIN) \$(top_srcdir)/genisslib/genisslib.py -o \$(top_builddir)/unisim/component/cxx/processor/arm/isa_thumb -w 8 -I \$(top_srcdir) \$(top_srcdir)/top_thumb.isa

\$(top_builddir)/top_vle_concrete.cc: \$(top_builddir)/top_vle_concrete.hh
\$(top_builddir)/top_vle_concrete.hh: top_vle_concrete.isa top_vle.isa ${UNISIM_SIMULATOR_ISA_PPC_FILES}
	\$(PYTHON_BIN) \$(top_srcdir)/genisslib/genisslib.py \$(GILFLAGS) -o \$(top_builddir)/top_vle_concrete -w 8 -I \$(top_srcdir) \$(top_srcdir)/top_vle_concrete.isa

\$(top_builddir)/top_vle_branch.cc: \$(top_builddir)/top_vle_branch.hh
\$(top_builddir)/top_vle_branch.hh: top_vle_branch.isa top_vle.isa ${UNISIM_SIMULATOR_ISA_PPC_FILES}
	\$(PYTHON_BIN) \$(top_srcdir)/genisslib/genisslib.py \$(GILFLAGS) -o \$(top_builddir)/top_vle_branch -w 8 -I \$(top_srcdir) \$(top_srcdir)/top_vle_branch.isa

$(lines am)
EOF
)

build_configure
