Logfile for Reveal Analyzer
Version: Diamond 3.10.0.111.2
Platform: Windows7 64bit
Filename: C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_debug.log
First created: ѕт 9. мар 09:34:30 2018
[09:34:36] runProject on device [LCMXO2-7000ZE] using C:/work/upwork/projects/USB_DEMO_XO2_BoB/debug/untitled.rva [usb_1p1_debug.rvl]
[09:34:36] Connecting cableserver to run Reveal debugger....
[09:34:42] @Connect
[09:34:42] @SetSharableApplications,2,Reveal,Mico
[09:34:46] @SetCablePort,USB2,FTUSB-1,8,0,0,1,1,0,0,0,1
[09:34:46] @LockCable
[09:34:46] @GetServerStatus
[09:34:46] @Read
[09:34:46] @SetTargetDevice,0
[09:34:46] Connecting core0....
[09:34:46] @ShiftIR,8,0,ER1
[09:34:46] @ShiftDR,21,0,data (select core0)
[09:34:46] @ShiftIR,8,0,ER2
[09:34:46] Configuring core0....
[09:34:46] @JumpState,RUN_TEST_IDLE
[09:34:46] @JumpState,RUN_TEST_IDLE
[09:34:46] @JumpState,RUN_TEST_IDLE
[09:34:46] @ShiftIR,8,0,NOP
[09:34:46] @JumpState,RUN_TEST_IDLE
[09:34:46] @ShiftIR,8,0,ER2
[09:34:46] @Set Odd Parity readback
[09:34:46] @Set Odd Parity
[09:34:46] @Set LA Start/Stop readback
[09:34:46] @Set LA Start/Stop 
[09:34:46] Reveal IP Version = 1_6_042617
[09:34:46] @Get Pattern
[09:34:46] pattern readout = a5a5
[09:34:46] pattern readout passed!
[09:34:46] @Get Tracy Signature
[09:34:46] @Get Tracy Signature
[09:34:46] signature from core0 = 148015620
[09:34:46] core0 signature passed!
[09:34:46] @Set Opcode Value
[09:34:46] @Set Mask Value
[09:34:46] @Set Then Num
[09:34:46] @Set NEXT THEN
[09:34:46] @Set Cnt Cntg
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Set Event Count
[09:34:46] @Get BurstWrite CRC
[09:34:46] @Set Truth Tbl Addr Cnter Init
[09:34:46] @Set Truth Table Prog
[09:34:46] Configuring in burst mode....
[09:34:46] @Get BurstWrite CRC
[09:34:46] @Enable TE Trig
[09:34:46] @Enable Trig Output OR All readback
[09:34:46] @Enable Trig Output OR All
[09:34:46] @Enable Multiple Trig
[09:34:46] @Set Pre-Trig Sample
[09:34:46] @Set Post-Trig Sample
[09:34:46] finished configuration of core0
[09:34:46] Starting all active cores....
[09:34:46] @ShiftIR,8,0,ER1
[09:34:46] @ShiftDR,21,0,data (select active cores)
[09:34:46] @ShiftIR,8,0,ER2
[09:34:46] @Set LA Start cores
[09:34:46] @UnlockCable
[09:34:46] Running all active cores....
[09:34:46] @LockCable
[09:34:46] Polling trigger memory of core0....
[09:34:46] @ShiftIR,8,0,ER1
[09:34:46] @ShiftDR,21,0,data (select core0)
[09:34:46] @ShiftIR,8,0,ER2
[09:34:46] @Get Force Trigger bit
[09:34:46] TM_CTL_0=3
[09:34:46] @Get Trig Detected Cnt
[09:34:46] numDetectedTriggers = 0
[09:34:46] @Get Mem Block Full Cnt
[09:34:46] memFullCnt = 0
[09:34:46] @UnlockCable
[09:34:47] Running all active cores....
[09:34:47] @LockCable
[09:34:47] Polling trigger memory of core0....
[09:34:47] @ShiftIR,8,0,ER1
[09:34:47] @ShiftDR,21,0,data (select core0)
[09:34:47] @ShiftIR,8,0,ER2
[09:34:47] @Get Force Trigger bit
[09:34:47] TM_CTL_0=3
[09:34:47] @Get Trig Detected Cnt
[09:34:47] numDetectedTriggers = 0
[09:34:47] @Get Mem Block Full Cnt
[09:34:47] memFullCnt = 0
[09:34:47] @UnlockCable
[09:34:48] Running all active cores....
[09:34:48] @LockCable
[09:34:48] Polling trigger memory of core0....
[09:34:48] @ShiftIR,8,0,ER1
[09:34:48] @ShiftDR,21,0,data (select core0)
[09:34:48] @ShiftIR,8,0,ER2
[09:34:48] @Get Force Trigger bit
[09:34:48] TM_CTL_0=3
[09:34:48] @Get Trig Detected Cnt
[09:34:48] numDetectedTriggers = 0
[09:34:48] @Get Mem Block Full Cnt
[09:34:48] memFullCnt = 0
[09:34:48] @UnlockCable
[09:34:49] Running all active cores....
[09:34:49] @LockCable
[09:34:49] Polling trigger memory of core0....
[09:34:49] @ShiftIR,8,0,ER1
[09:34:49] @ShiftDR,21,0,data (select core0)
[09:34:49] @ShiftIR,8,0,ER2
[09:34:49] @Get Force Trigger bit
[09:34:49] TM_CTL_0=3
[09:34:49] @Get Trig Detected Cnt
[09:34:49] numDetectedTriggers = 0
[09:34:49] @Get Mem Block Full Cnt
[09:34:49] memFullCnt = 0
[09:34:49] @UnlockCable
[09:34:50] Running all active cores....
[09:34:50] @LockCable
[09:34:50] Polling trigger memory of core0....
[09:34:50] @ShiftIR,8,0,ER1
[09:34:50] @ShiftDR,21,0,data (select core0)
[09:34:50] @ShiftIR,8,0,ER2
[09:34:50] @Get Force Trigger bit
[09:34:50] TM_CTL_0=3
[09:34:50] @Get Trig Detected Cnt
[09:34:50] numDetectedTriggers = 0
[09:34:50] @Get Mem Block Full Cnt
[09:34:50] memFullCnt = 0
[09:34:50] @UnlockCable
[09:34:51] Running all active cores....
[09:34:51] @LockCable
[09:34:51] Polling trigger memory of core0....
[09:34:51] @ShiftIR,8,0,ER1
[09:34:51] @ShiftDR,21,0,data (select core0)
[09:34:51] @ShiftIR,8,0,ER2
[09:34:51] @Get Force Trigger bit
[09:34:51] TM_CTL_0=3
[09:34:51] @Get Trig Detected Cnt
[09:34:51] numDetectedTriggers = 0
[09:34:51] @Get Mem Block Full Cnt
[09:34:51] memFullCnt = 0
[09:34:51] @UnlockCable
[09:34:52] Running all active cores....
[09:34:52] @LockCable
[09:34:52] Polling trigger memory of core0....
[09:34:52] @ShiftIR,8,0,ER1
[09:34:52] @ShiftDR,21,0,data (select core0)
[09:34:52] @ShiftIR,8,0,ER2
[09:34:52] @Get Force Trigger bit
[09:34:52] TM_CTL_0=3
[09:34:52] @Get Trig Detected Cnt
[09:34:52] numDetectedTriggers = 0
[09:34:52] @Get Mem Block Full Cnt
[09:34:52] memFullCnt = 0
[09:34:52] @UnlockCable
[09:34:53] Running all active cores....
[09:34:53] @LockCable
[09:34:53] Polling trigger memory of core0....
[09:34:53] @ShiftIR,8,0,ER1
[09:34:53] @ShiftDR,21,0,data (select core0)
[09:34:53] @ShiftIR,8,0,ER2
[09:34:53] @Get Force Trigger bit
[09:34:53] TM_CTL_0=3
[09:34:53] @Get Trig Detected Cnt
[09:34:53] numDetectedTriggers = 0
[09:34:53] @Get Mem Block Full Cnt
[09:34:53] memFullCnt = 0
[09:34:53] @UnlockCable
[09:34:54] Running all active cores....
[09:34:54] @LockCable
[09:34:54] Polling trigger memory of core0....
[09:34:54] @ShiftIR,8,0,ER1
[09:34:54] @ShiftDR,21,0,data (select core0)
[09:34:54] @ShiftIR,8,0,ER2
[09:34:54] @Get Force Trigger bit
[09:34:54] TM_CTL_0=3
[09:34:54] @Get Trig Detected Cnt
[09:34:54] numDetectedTriggers = 5
[09:34:54] @Get Mem Block Full Cnt
[09:34:54] memFullCnt = 5
[09:34:54] Downloading trigger memory of core0....
[09:34:54] @Is LA Armed
[09:34:54] @Set LA Start/Stop readback
[09:34:54] @Set LA Start/Stop 
[09:34:54] @Get Trig Detected Cnt
[09:34:54] numDetectedTriggers = 5
[09:34:54] @Get Mem Block Full Cnt
[09:34:54] memFullCnt = 5
[09:34:54] @Get Last Addr Written
[09:34:54] lastAddrWritten = 165
[09:34:54] @Get Multiple Trig Enbl
[09:34:54] traceWidth=18, userSelectedTriggers=4, numTrigEnable=16
[09:34:54] @Get BurstRead CRC
[09:34:54] @Set Trace Mem Cnter Init
[09:34:54] Uploading in burst mode....
[09:34:54] @ShiftDR,2304,1,data (burst read)
[09:34:54] @GetTDO,data,2304
[09:34:54] @Get BurstRead CRC
[09:34:54] @Get BurstRead CRC
[09:34:54] @Get Pre-Trig Sample Num
[09:34:54] @Get Post-Trig Sample Num
[09:34:54] @Get Pre-Trig Samples Captured
[09:34:54] @Get Trig Ptr
[09:34:54] trigPtr = 28
[09:34:54] @Get Pre-Trig Samples Captured
[09:34:54] @Get Trig Ptr
[09:34:54] trigPtr = 62
[09:34:54] @Get Pre-Trig Samples Captured
[09:34:54] @Get Trig Ptr
[09:34:54] trigPtr = 92
[09:34:54] @Get Pre-Trig Samples Captured
[09:34:54] @Get Trig Ptr
[09:34:54] trigPtr = 126
[09:34:54] dataSize=3, numRead=128, trace_out=128
[09:34:54] trig0={blockPosition:0,triggerPosition:2}
[09:34:54] trig1={blockPosition:32,triggerPosition:34}
[09:34:54] trig2={blockPosition:64,triggerPosition:66}
[09:34:54] trig3={blockPosition:96,triggerPosition:98}
[09:34:54] @UnlockCable
[09:34:54] @ReleaseCablePort
[09:34:54] @Disconnect
Last closed: ѕт 9. мар 11:12:04 2018
