Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Regs.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Regs.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Regs"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : Regs
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\regs.v" into library work
Parsing module <Regs>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Regs>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Regs>.
    Related source file is "F:\MyProgramme\0arch\PCPU\regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 28.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 29.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 992-bit register                                      : 1
# Multiplexers                                         : 35
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 31-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 992
 Flip-Flops                                            : 992
# Multiplexers                                         : 35
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 31-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Regs> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Regs, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 992
 Flip-Flops                                            : 992

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Regs.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1792
#      LUT3                        : 992
#      LUT5                        : 95
#      LUT6                        : 641
#      MUXF7                       : 64
# FlipFlops/Latches                : 992
#      FDCE                        : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 113
#      IBUF                        : 49
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             992  out of  407600     0%  
 Number of Slice LUTs:                 1728  out of  203800     0%  
    Number used as Logic:              1728  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1728
   Number with an unused Flip Flop:     736  out of   1728    42%  
   Number with an unused LUT:             0  out of   1728     0%  
   Number of fully used LUT-FF pairs:   992  out of   1728    57%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         114
 Number of bonded IOBs:                 114  out of    400    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 992   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 0.641ns (Maximum Frequency: 1559.941MHz)
   Minimum input arrival time before clock: 1.511ns
   Maximum output required time after clock: 2.552ns
   Maximum combinational path delay: 2.572ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.641ns (frequency: 1559.941MHz)
  Total number of paths / destination ports: 992 / 992
-------------------------------------------------------------------------
Delay:               0.641ns (Levels of Logic = 1)
  Source:            register_31_0 (FF)
  Destination:       register_31_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: register_31_0 to register_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.362  register_31_0 (register_31_0)
     LUT3:I2->O            1   0.043   0.000  Mmux_register[31][31]_Wt_data[31]_mux_10_OUT11 (register[31][31]_Wt_data[31]_mux_10_OUT<0>)
     FDCE:D                   -0.000          register_31_0
    ----------------------------------------
    Total                      0.641ns (0.279ns logic, 0.362ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12896 / 2976
-------------------------------------------------------------------------
Offset:              1.511ns (Levels of Logic = 2)
  Source:            Wt_addr<0> (PAD)
  Destination:       register_31_0 (FF)
  Destination Clock: clk rising

  Data Path: Wt_addr<0> to register_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.000   0.733  Wt_addr_0_IBUF (Wt_addr_0_IBUF)
     LUT6:I1->O          992   0.043   0.574  GND_1_o_GND_1_o_AND_1_o1 (GND_1_o_GND_1_o_AND_1_o)
     FDCE:CE                   0.161          register_31_0
    ----------------------------------------
    Total                      1.511ns (0.204ns logic, 1.307ns route)
                                       (13.5% logic, 86.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1984 / 64
-------------------------------------------------------------------------
Offset:              2.552ns (Levels of Logic = 5)
  Source:            register_31_191 (FF)
  Destination:       rdata_A<31> (PAD)
  Source Clock:      clk rising

  Data Path: register_31_191 to rdata_A<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.534  register_31_191 (register_31_191)
     LUT6:I2->O            1   0.043   0.522  Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_873 (Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_873)
     LUT6:I2->O            1   0.043   0.000  Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_324 (Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_324)
     MUXF7:I1->O           1   0.178   0.613  Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_2_f7_23 (R_addr_A[4]_register[31][31]_wide_mux_1_OUT<31>)
     LUT6:I0->O            1   0.043   0.339  Mmux_rdata_A251 (rdata_A_31_OBUF)
     OBUF:I->O                 0.000          rdata_A_31_OBUF (rdata_A<31>)
    ----------------------------------------
    Total                      2.552ns (0.543ns logic, 2.009ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1664 / 64
-------------------------------------------------------------------------
Delay:               2.572ns (Levels of Logic = 6)
  Source:            R_addr_A<1> (PAD)
  Destination:       rdata_A<31> (PAD)

  Data Path: R_addr_A<1> to rdata_A<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   0.000   0.790  R_addr_A_1_IBUF (R_addr_A_1_IBUF)
     LUT6:I0->O            1   0.043   0.522  Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81 (Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81)
     LUT6:I2->O            1   0.043   0.000  Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3 (Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3)
     MUXF7:I1->O           1   0.178   0.613  Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_2_f7 (R_addr_A[4]_register[31][31]_wide_mux_1_OUT<0>)
     LUT6:I0->O            1   0.043   0.339  Mmux_rdata_A11 (rdata_A_0_OBUF)
     OBUF:I->O                 0.000          rdata_A_0_OBUF (rdata_A<0>)
    ----------------------------------------
    Total                      2.572ns (0.307ns logic, 2.265ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.641|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.52 secs
 
--> 

Total memory usage is 448568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

