
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _131_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.004721    0.013026    0.007665    2.507665 v rst (in)
                                                         rst (net)
                      0.013027    0.000000    2.507665 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.013574    0.084299    0.121398    2.629063 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.084307    0.000870    2.629933 v fanout110/A (sky130_fd_sc_hd__buf_4)
    17    0.074750    0.102472    0.217649    2.847582 v fanout110/X (sky130_fd_sc_hd__buf_4)
                                                         net110 (net)
                      0.102482    0.000914    2.848497 v fanout109/A (sky130_fd_sc_hd__buf_4)
    19    0.059811    0.084920    0.218598    3.067095 v fanout109/X (sky130_fd_sc_hd__buf_4)
                                                         net109 (net)
                      0.084932    0.001182    3.068277 v fanout108/A (sky130_fd_sc_hd__buf_4)
    10    0.053068    0.080765    0.205752    3.274029 v fanout108/X (sky130_fd_sc_hd__buf_4)
                                                         net108 (net)
                      0.080770    0.000685    3.274714 v _106_/A (sky130_fd_sc_hd__inv_2)
     1    0.005683    0.039539    0.064003    3.338717 ^ _106_/Y (sky130_fd_sc_hd__inv_2)
                                                         _036_ (net)
                      0.039540    0.000199    3.338915 ^ _131_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              3.338915   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.060446    0.276806    0.200933    5.200933 ^ clk (in)
                                                         clk (net)
                      0.279129    0.000000    5.200933 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.094648    0.113232    0.255183    5.456115 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114238    0.008532    5.464647 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.053038    0.071751    0.175855    5.640502 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.071942    0.002343    5.642845 ^ _131_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    5.392845   clock uncertainty
                                  0.000000    5.392845   clock reconvergence pessimism
                                  0.240000    5.632845   library recovery time
                                              5.632845   data required time
---------------------------------------------------------------------------------------------
                                              5.632845   data required time
                                             -3.338915   data arrival time
---------------------------------------------------------------------------------------------
                                              2.293930   slack (MET)


Startpoint: _138_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.060446    0.276806    0.200932    0.200932 ^ clk (in)
                                                         clk (net)
                      0.279129    0.000000    0.200932 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.094648    0.113232    0.255183    0.456115 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114108    0.007978    0.464094 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.071167    0.088892    0.187974    0.652068 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_2__leaf_clk (net)
                      0.089334    0.004970    0.657038 ^ _138_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.016574    0.099519    0.434191    1.091229 v _138_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net59 (net)
                      0.099538    0.001378    1.092607 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.001512    0.020733    0.104271    1.196877 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[1] (net)
                      0.020733    0.000026    1.196904 v sine_out[1] (out)
                                              1.196904   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -1.196904   data arrival time
---------------------------------------------------------------------------------------------
                                              1.053096   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i0/addr1[7]                         0.045000    0.324711   -0.279711 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.318664   -0.273664 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.314201   -0.269201 (VIOLATED)
mem_i1/addr1[0]                         0.045000    0.308556   -0.263556 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.303894   -0.258894 (VIOLATED)
mem_i1/addr0[1]                         0.040000    0.293562   -0.253562 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.292633   -0.252633 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.224320   -0.179320 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.223969   -0.178969 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.219364   -0.174364 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.195802   -0.150802 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.195048   -0.150048 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.194790   -0.149790 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.184947   -0.144947 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.184824   -0.144824 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.183915   -0.143915 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.187466   -0.142466 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.181313   -0.141313 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.180248   -0.140248 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.179876   -0.139876 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.179274   -0.139274 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.178681   -0.138681 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.177795   -0.137795 (VIOLATED)
mem_i0/addr0[5]                         0.040000    0.176890   -0.136890 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.181890   -0.136890 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.169053   -0.129053 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.168814   -0.128814 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.167810   -0.127810 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.164639   -0.124639 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.104728   -0.059728 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.100713   -0.055713 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.096156   -0.051156 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
fanout83/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     19     -9 (VIOLATED)
clkbuf_2_1__f_clk/X                      10     19     -9 (VIOLATED)
fanout109/X                              10     19     -9 (VIOLATED)
fanout110/X                              10     17     -7 (VIOLATED)
fanout84/X                               10     17     -7 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i1/dout1[0]                         0.027560    0.051339   -0.023779 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 4 unannotated drivers.
 clkload0/Y
 clkload1/Y
 mem_i0_111/HI
 mem_i1_112/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 32
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 32
max fanout violation count 8
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 8
max cap violation count 1
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
