// Seed: 2647062811
module module_0 ();
  always begin
    if (id_1) id_1 <= 1'b0;
    id_1 <= id_1 - id_1;
  end
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wire id_3,
    output supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri id_9,
    input tri1 id_10,
    output tri1 id_11,
    output tri1 id_12,
    output wire id_13,
    input uwire id_14,
    output wor id_15,
    input wire id_16,
    input wand id_17,
    input uwire id_18,
    input tri1 id_19,
    output supply1 id_20,
    input wire id_21,
    input wand id_22,
    output tri id_23,
    input wire id_24,
    input wor id_25
);
  module_0();
endmodule
