/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for WAKEUP_TCW
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file WAKEUP_TCW.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for WAKEUP_TCW
 *
 * CMSIS Peripheral Access Layer for WAKEUP_TCW
 */

#if !defined(WAKEUP_TCW_H_)
#define WAKEUP_TCW_H_                            /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- WAKEUP_TCW Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_TCW_Peripheral_Access_Layer WAKEUP_TCW Peripheral Access Layer
 * @{
 */

/** WAKEUP_TCW - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[1024];
  __IO uint32_t TCU_MAGIC_KW__MAGIC_KW0;           /**< Magic KW0, offset: 0x400 */
       uint8_t RESERVED_1[12];
  __IO uint32_t TCU_MAGIC_KW__MAGIC_KW1;           /**< Magic KW1, offset: 0x410 */
       uint8_t RESERVED_2[252];
  __IO uint32_t TCU_SCM;                           /**< SCM test mode, offset: 0x510 */
       uint8_t RESERVED_3[12];
  __IO uint32_t TCU_SCM_SEL;                       /**< SCM test sel, offset: 0x520 */
       uint8_t RESERVED_4[476];
  __IO uint32_t TCU_TESTPORT_ACCESS_;              /**< Testport CTRL Reg, offset: 0x700 */
       uint8_t RESERVED_5[12];
  __IO uint32_t TCU_TESTPORT_ACCESS__TP_CFG_MSB_HADDR; /**< Testport MSB Address Reg, offset: 0x710 */
       uint8_t RESERVED_6[12];
  __IO uint32_t TCU_DFT_EXP_CLK_SEL;               /**< EXP CLK SEL : clk mux sel for usdhc1/2/3.ipg_clk_perclk and flexspi1.ipg_clk_sfck, offset: 0x720 */
       uint8_t RESERVED_7[28];
  __IO uint32_t TCU_IOMUXCTRL_;                    /**< IOMUX access CTRL Reg, offset: 0x740 */
       uint8_t RESERVED_8[268];
  struct {                                         /* offset: 0x850 */
    __IO uint32_t RW;                                /**< Controls PHY burnin test, offset: 0x850 */
    __IO uint32_t SET;                               /**< Controls PHY burnin test, offset: 0x854 */
    __IO uint32_t CLR;                               /**< Controls PHY burnin test, offset: 0x858 */
    __IO uint32_t TOG;                               /**< Controls PHY burnin test, offset: 0x85C */
  } TCU_DFT_PHY_BURNIN;
       uint8_t RESERVED_9[16];
  struct {                                         /* offset: 0x870 */
    __IO uint32_t RW;                                /**< Controls earc PHY test mode, offset: 0x870 */
    __IO uint32_t SET;                               /**< Controls earc PHY test mode, offset: 0x874 */
    __IO uint32_t CLR;                               /**< Controls earc PHY test mode, offset: 0x878 */
    __IO uint32_t TOG;                               /**< Controls earc PHY test mode, offset: 0x87C */
  } TCU_DFT_EARC_PHY_TEST;
       uint8_t RESERVED_10[784];
  struct {                                         /* offset: 0xB90 */
    __IO uint32_t RW;                                /**< TCU CRACK DET control register, offset: 0xB90 */
    __IO uint32_t SET;                               /**< TCU CRACK DET control register, offset: 0xB94 */
    __IO uint32_t CLR;                               /**< TCU CRACK DET control register, offset: 0xB98 */
    __IO uint32_t TOG;                               /**< TCU CRACK DET control register, offset: 0xB9C */
  } TCU_CRACK_DET_CONTROL_;
       uint8_t RESERVED_11[96];
  __IO uint32_t TCU_PLL_COUNTER;                   /**< tcu pll counter reg, offset: 0xC00 */
       uint8_t RESERVED_12[60];
  __IO uint32_t TCU_DFT_FUSE;                      /**< observe MIX fuse state and override it, offset: 0xC40 */
} WAKEUP_TCW_Type;

/* ----------------------------------------------------------------------------
   -- WAKEUP_TCW Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_TCW_Register_Masks WAKEUP_TCW Register Masks
 * @{
 */

/*! @name TCU_MAGIC_KW__MAGIC_KW0 - Magic KW0 */
/*! @{ */

#define WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW0_out_MASK (0xFFFFFFFFU)
#define WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW0_out_SHIFT (0U)
/*! out - 32-Bit Magic KW0 used in conjuction with Magic KW1 to unlock the writes to test mode registers (Value is 0x12345678) */
#define WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW0_out(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW0_out_SHIFT)) & WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW0_out_MASK)
/*! @} */

/*! @name TCU_MAGIC_KW__MAGIC_KW1 - Magic KW1 */
/*! @{ */

#define WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW1_out_MASK (0xFFFFFFFFU)
#define WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW1_out_SHIFT (0U)
/*! out - 32-Bit Magic KW1 used in conjuction with Magic KW0 to unlock the writes to test mode registers (Value - 0x87654321) */
#define WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW1_out(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW1_out_SHIFT)) & WAKEUP_TCW_TCU_MAGIC_KW__MAGIC_KW1_out_MASK)
/*! @} */

/*! @name TCU_SCM - SCM test mode */
/*! @{ */

#define WAKEUP_TCW_TCU_SCM_scm_test_mode_MASK    (0x1U)
#define WAKEUP_TCW_TCU_SCM_scm_test_mode_SHIFT   (0U)
/*! scm_test_mode - SCM test mode */
#define WAKEUP_TCW_TCU_SCM_scm_test_mode(x)      (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_SCM_scm_test_mode_SHIFT)) & WAKEUP_TCW_TCU_SCM_scm_test_mode_MASK)

#define WAKEUP_TCW_TCU_SCM_scm_obst_rst_b_MASK   (0x2U)
#define WAKEUP_TCW_TCU_SCM_scm_obst_rst_b_SHIFT  (1U)
/*! scm_obst_rst_b - SCM obst rst b */
#define WAKEUP_TCW_TCU_SCM_scm_obst_rst_b(x)     (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_SCM_scm_obst_rst_b_SHIFT)) & WAKEUP_TCW_TCU_SCM_scm_obst_rst_b_MASK)

#define WAKEUP_TCW_TCU_SCM_scm_result_MASK       (0x3FFFCU)
#define WAKEUP_TCW_TCU_SCM_scm_result_SHIFT      (2U)
/*! scm_result - SCM results */
#define WAKEUP_TCW_TCU_SCM_scm_result(x)         (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_SCM_scm_result_SHIFT)) & WAKEUP_TCW_TCU_SCM_scm_result_MASK)
/*! @} */

/*! @name TCU_SCM_SEL - SCM test sel */
/*! @{ */

#define WAKEUP_TCW_TCU_SCM_SEL_scm_sel_MASK      (0xFFFFFFFFU)
#define WAKEUP_TCW_TCU_SCM_SEL_scm_sel_SHIFT     (0U)
/*! scm_sel - SCM clock sel */
#define WAKEUP_TCW_TCU_SCM_SEL_scm_sel(x)        (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_SCM_SEL_scm_sel_SHIFT)) & WAKEUP_TCW_TCU_SCM_SEL_scm_sel_MASK)
/*! @} */

/*! @name TCU_TESTPORT_ACCESS_ - Testport CTRL Reg */
/*! @{ */

#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_mode_MASK (0x1U)
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_mode_SHIFT (0U)
/*! tp_cfg_mode - Bit field for testport_mode */
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_mode(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_mode_SHIFT)) & WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_mode_MASK)

#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hsize_MASK (0xEU)
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hsize_SHIFT (1U)
/*! tp_cfg_hsize - Bit fields for configuring hsize */
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hsize(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hsize_SHIFT)) & WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hsize_MASK)

#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hprot_MASK (0xF0U)
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hprot_SHIFT (4U)
/*! tp_cfg_hprot - Bit fields for configuring hprot */
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hprot(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hprot_SHIFT)) & WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hprot_MASK)

#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hburst_MASK (0x700U)
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hburst_SHIFT (8U)
/*! tp_cfg_hburst - Bit fields for configuring hburst */
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hburst(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hburst_SHIFT)) & WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_hburst_MASK)

#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_htrans_0_MASK (0x800U)
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_htrans_0_SHIFT (11U)
/*! tp_cfg_htrans_0 - Bit field for configuring htrans[0] alone */
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_htrans_0(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_htrans_0_SHIFT)) & WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_htrans_0_MASK)

#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_transaction_size_MASK (0x7F000U)
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_transaction_size_SHIFT (12U)
/*! tp_cfg_transaction_size - Controls the size of transaction */
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_transaction_size(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_transaction_size_SHIFT)) & WAKEUP_TCW_TCU_TESTPORT_ACCESS__tp_cfg_transaction_size_MASK)
/*! @} */

/*! @name TCU_TESTPORT_ACCESS__TP_CFG_MSB_HADDR - Testport MSB Address Reg */
/*! @{ */

#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__TP_CFG_MSB_HADDR_out_MASK (0xFFFFFFFFU)
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__TP_CFG_MSB_HADDR_out_SHIFT (0U)
/*! out - Register containing MSB bits of the HADDR incase if we dont have enough pins */
#define WAKEUP_TCW_TCU_TESTPORT_ACCESS__TP_CFG_MSB_HADDR_out(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_TESTPORT_ACCESS__TP_CFG_MSB_HADDR_out_SHIFT)) & WAKEUP_TCW_TCU_TESTPORT_ACCESS__TP_CFG_MSB_HADDR_out_MASK)
/*! @} */

/*! @name TCU_DFT_EXP_CLK_SEL - EXP CLK SEL : clk mux sel for usdhc1/2/3.ipg_clk_perclk and flexspi1.ipg_clk_sfck */
/*! @{ */

#define WAKEUP_TCW_TCU_DFT_EXP_CLK_SEL_tcu_dft_exp_clk_sel_MASK (0xFU)
#define WAKEUP_TCW_TCU_DFT_EXP_CLK_SEL_tcu_dft_exp_clk_sel_SHIFT (0U)
/*! tcu_dft_exp_clk_sel - Control Mux sel */
#define WAKEUP_TCW_TCU_DFT_EXP_CLK_SEL_tcu_dft_exp_clk_sel(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_DFT_EXP_CLK_SEL_tcu_dft_exp_clk_sel_SHIFT)) & WAKEUP_TCW_TCU_DFT_EXP_CLK_SEL_tcu_dft_exp_clk_sel_MASK)
/*! @} */

/*! @name TCU_IOMUXCTRL_ - IOMUX access CTRL Reg */
/*! @{ */

#define WAKEUP_TCW_TCU_IOMUXCTRL__iomux_test_en_MASK (0x1U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__iomux_test_en_SHIFT (0U)
/*! iomux_test_en - Bit field for iomux teset enable */
#define WAKEUP_TCW_TCU_IOMUXCTRL__iomux_test_en(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__iomux_test_en_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__iomux_test_en_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__exposed_mode_MASK (0x2U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__exposed_mode_SHIFT (1U)
/*! exposed_mode - Bit fields for expose mode enable */
#define WAKEUP_TCW_TCU_IOMUXCTRL__exposed_mode(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__exposed_mode_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__exposed_mode_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__sd1_tmux_dis_MASK (0x4U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__sd1_tmux_dis_SHIFT (2U)
/*! sd1_tmux_dis - Bit fields for disable sd1 */
#define WAKEUP_TCW_TCU_IOMUXCTRL__sd1_tmux_dis(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__sd1_tmux_dis_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__sd1_tmux_dis_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__sd2_tmux_dis_MASK (0x8U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__sd2_tmux_dis_SHIFT (3U)
/*! sd2_tmux_dis - Bit fields for disable sd2 */
#define WAKEUP_TCW_TCU_IOMUXCTRL__sd2_tmux_dis(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__sd2_tmux_dis_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__sd2_tmux_dis_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__sd3_tmux_dis_MASK (0x10U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__sd3_tmux_dis_SHIFT (4U)
/*! sd3_tmux_dis - Bit fields for disable sd3 */
#define WAKEUP_TCW_TCU_IOMUXCTRL__sd3_tmux_dis(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__sd3_tmux_dis_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__sd3_tmux_dis_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__spi_tmux_dis_MASK (0x20U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__spi_tmux_dis_SHIFT (5U)
/*! spi_tmux_dis - Bit fields for disable spi */
#define WAKEUP_TCW_TCU_IOMUXCTRL__spi_tmux_dis(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__spi_tmux_dis_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__spi_tmux_dis_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__enet_tmux_dis_MASK (0x40U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__enet_tmux_dis_SHIFT (6U)
/*! enet_tmux_dis - Bit fields for disable enet */
#define WAKEUP_TCW_TCU_IOMUXCTRL__enet_tmux_dis(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__enet_tmux_dis_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__enet_tmux_dis_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__usdhc1_expose_MASK (0x80U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__usdhc1_expose_SHIFT (7U)
/*! usdhc1_expose - usdhc1 expose mode enable */
#define WAKEUP_TCW_TCU_IOMUXCTRL__usdhc1_expose(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__usdhc1_expose_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__usdhc1_expose_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__usdhc2_expose_MASK (0x100U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__usdhc2_expose_SHIFT (8U)
/*! usdhc2_expose - usdhc2 expose mode enable */
#define WAKEUP_TCW_TCU_IOMUXCTRL__usdhc2_expose(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__usdhc2_expose_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__usdhc2_expose_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__usdhc3_expose_MASK (0x200U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__usdhc3_expose_SHIFT (9U)
/*! usdhc3_expose - usdhc3 expose mode enable */
#define WAKEUP_TCW_TCU_IOMUXCTRL__usdhc3_expose(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__usdhc3_expose_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__usdhc3_expose_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__spi_expose_MASK (0x400U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__spi_expose_SHIFT (10U)
/*! spi_expose - SPI expose mode enable */
#define WAKEUP_TCW_TCU_IOMUXCTRL__spi_expose(x)  (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__spi_expose_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__spi_expose_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__enet_expose_MASK (0x800U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__enet_expose_SHIFT (11U)
/*! enet_expose - ENET expose mode enable */
#define WAKEUP_TCW_TCU_IOMUXCTRL__enet_expose(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__enet_expose_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__enet_expose_MASK)

#define WAKEUP_TCW_TCU_IOMUXCTRL__ddr_bsr_byp_MASK (0x80000000U)
#define WAKEUP_TCW_TCU_IOMUXCTRL__ddr_bsr_byp_SHIFT (31U)
/*! ddr_bsr_byp - ddr_bsr_byp */
#define WAKEUP_TCW_TCU_IOMUXCTRL__ddr_bsr_byp(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_IOMUXCTRL__ddr_bsr_byp_SHIFT)) & WAKEUP_TCW_TCU_IOMUXCTRL__ddr_bsr_byp_MASK)
/*! @} */

/*! @name TCU_DFT_PHY_BURNIN - Controls PHY burnin test */
/*! @{ */

#define WAKEUP_TCW_TCU_DFT_PHY_BURNIN_tcu_crr_dft_ipt_phy_bi_mode_MASK (0x1U)
#define WAKEUP_TCW_TCU_DFT_PHY_BURNIN_tcu_crr_dft_ipt_phy_bi_mode_SHIFT (0U)
/*! tcu_crr_dft_ipt_phy_bi_mode - Control PHY test mode for phy burnin test on the csi_complex */
#define WAKEUP_TCW_TCU_DFT_PHY_BURNIN_tcu_crr_dft_ipt_phy_bi_mode(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_DFT_PHY_BURNIN_tcu_crr_dft_ipt_phy_bi_mode_SHIFT)) & WAKEUP_TCW_TCU_DFT_PHY_BURNIN_tcu_crr_dft_ipt_phy_bi_mode_MASK)
/*! @} */

/*! @name TCU_DFT_EARC_PHY_TEST - Controls earc PHY test mode */
/*! @{ */

#define WAKEUP_TCW_TCU_DFT_EARC_PHY_TEST_tcu_crr_dft_ipt_earc_phy_test_mode_MASK (0x1U)
#define WAKEUP_TCW_TCU_DFT_EARC_PHY_TEST_tcu_crr_dft_ipt_earc_phy_test_mode_SHIFT (0U)
/*! tcu_crr_dft_ipt_earc_phy_test_mode - Control PHY bus test mode for eARC PHY */
#define WAKEUP_TCW_TCU_DFT_EARC_PHY_TEST_tcu_crr_dft_ipt_earc_phy_test_mode(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_DFT_EARC_PHY_TEST_tcu_crr_dft_ipt_earc_phy_test_mode_SHIFT)) & WAKEUP_TCW_TCU_DFT_EARC_PHY_TEST_tcu_crr_dft_ipt_earc_phy_test_mode_MASK)
/*! @} */

/*! @name TCU_CRACK_DET_CONTROL_ - TCU CRACK DET control register */
/*! @{ */

#define WAKEUP_TCW_TCU_CRACK_DET_CONTROL__crack_det_mode_MASK (0x1U)
#define WAKEUP_TCW_TCU_CRACK_DET_CONTROL__crack_det_mode_SHIFT (0U)
/*! crack_det_mode - crack_det_mode */
#define WAKEUP_TCW_TCU_CRACK_DET_CONTROL__crack_det_mode(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_CRACK_DET_CONTROL__crack_det_mode_SHIFT)) & WAKEUP_TCW_TCU_CRACK_DET_CONTROL__crack_det_mode_MASK)
/*! @} */

/*! @name TCU_PLL_COUNTER - tcu pll counter reg */
/*! @{ */

#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_rst_n_MASK (0x1U)
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_rst_n_SHIFT (0U)
/*! pll_count_rst_n - pll count reset */
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_rst_n(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_rst_n_SHIFT)) & WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_rst_n_MASK)

#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_start_MASK (0x2U)
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_start_SHIFT (1U)
/*! pll_count_start - pll count start */
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_start(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_start_SHIFT)) & WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_start_MASK)

#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_div_en_MASK (0x4U)
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_div_en_SHIFT (2U)
/*! pll_count_div_en - pll count div en */
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_div_en(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_div_en_SHIFT)) & WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_div_en_MASK)

#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_clk_sel_MASK (0x38U)
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_clk_sel_SHIFT (3U)
/*! pll_count_clk_sel - pll count clk sel */
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_clk_sel(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_clk_sel_SHIFT)) & WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_clk_sel_MASK)

#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_ref_val_MASK (0xFF00U)
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_ref_val_SHIFT (8U)
/*! pll_count_ref_val - pll count ref val */
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_ref_val(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_ref_val_SHIFT)) & WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_ref_val_MASK)

#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_cnt_MASK (0xFFFF0000U)
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_cnt_SHIFT (16U)
/*! pll_count_cnt - pll count cnt */
#define WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_cnt(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_cnt_SHIFT)) & WAKEUP_TCW_TCU_PLL_COUNTER_pll_count_cnt_MASK)
/*! @} */

/*! @name TCU_DFT_FUSE - observe MIX fuse state and override it */
/*! @{ */

#define WAKEUP_TCW_TCU_DFT_FUSE_tcu_dft_fuse_disable_MASK (0x1U)
#define WAKEUP_TCW_TCU_DFT_FUSE_tcu_dft_fuse_disable_SHIFT (0U)
/*! tcu_dft_fuse_disable - dft fuse disable */
#define WAKEUP_TCW_TCU_DFT_FUSE_tcu_dft_fuse_disable(x) (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_DFT_FUSE_tcu_dft_fuse_disable_SHIFT)) & WAKEUP_TCW_TCU_DFT_FUSE_tcu_dft_fuse_disable_MASK)

#define WAKEUP_TCW_TCU_DFT_FUSE_tcu_fuse_obs_MASK (0x1EU)
#define WAKEUP_TCW_TCU_DFT_FUSE_tcu_fuse_obs_SHIFT (1U)
/*! tcu_fuse_obs - fuse observation */
#define WAKEUP_TCW_TCU_DFT_FUSE_tcu_fuse_obs(x)  (((uint32_t)(((uint32_t)(x)) << WAKEUP_TCW_TCU_DFT_FUSE_tcu_fuse_obs_SHIFT)) & WAKEUP_TCW_TCU_DFT_FUSE_tcu_fuse_obs_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group WAKEUP_TCW_Register_Masks */


/*!
 * @}
 */ /* end of group WAKEUP_TCW_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* WAKEUP_TCW_H_ */

