Listing 10.17?VHDL Code for a Signal-Assignment Statement, Y = 2 * X + 3—VHDL and Verilog
      
      VHDL Signal-Assignment Statement, Y = 2 * X + 3
       library ieee;
       use ieee.std_logic_1164.all;
       use ieee.numeric_std.all;
       
       entity sign_assn2 is
           port (X : in unsigned (1 downto 0); 
                 Y : out unsigned (3 downto 0));
       end ASSN2;
       [I adjusted the name of the entity to be the same as the Verilog]
       architecture BEHAVIOR of sign_assn2 is   
       begin
       
       P1 : process (X)
           begin
               Y <= 2 * X + 3;
           end process P1;
       
       end BEHAVIOR;

      Verilog Signal-Assignment Statement, Y = 2 * X + 3
       module sign_assn2 (X, Y);
       input [1:0] X;
       output [3:0] Y;
       reg [3:0] Y;
       always @ (X)
       
           begin
               Y = 2 * X + 3;
           end
       endmodule

