;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LED0
LED0__0__DR EQU CYREG_GPIO_PRT0_DR
LED0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED0__0__HSIOM_MASK EQU 0xF0000000
LED0__0__HSIOM_SHIFT EQU 28
LED0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED0__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED0__0__MASK EQU 0x80
LED0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED0__0__PC EQU CYREG_GPIO_PRT0_PC
LED0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED0__0__PORT EQU 0
LED0__0__PS EQU CYREG_GPIO_PRT0_PS
LED0__0__SHIFT EQU 7
LED0__DR EQU CYREG_GPIO_PRT0_DR
LED0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED0__INTR EQU CYREG_GPIO_PRT0_INTR
LED0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED0__MASK EQU 0x80
LED0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED0__PC EQU CYREG_GPIO_PRT0_PC
LED0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED0__PORT EQU 0
LED0__PS EQU CYREG_GPIO_PRT0_PS
LED0__SHIFT EQU 7

; LED1
LED1__0__DR EQU CYREG_GPIO_PRT0_DR
LED1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED1__0__HSIOM_MASK EQU 0x0F000000
LED1__0__HSIOM_SHIFT EQU 24
LED1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED1__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED1__0__MASK EQU 0x40
LED1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED1__0__PC EQU CYREG_GPIO_PRT0_PC
LED1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED1__0__PORT EQU 0
LED1__0__PS EQU CYREG_GPIO_PRT0_PS
LED1__0__SHIFT EQU 6
LED1__DR EQU CYREG_GPIO_PRT0_DR
LED1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED1__INTR EQU CYREG_GPIO_PRT0_INTR
LED1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED1__MASK EQU 0x40
LED1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED1__PC EQU CYREG_GPIO_PRT0_PC
LED1__PC2 EQU CYREG_GPIO_PRT0_PC2
LED1__PORT EQU 0
LED1__PS EQU CYREG_GPIO_PRT0_PS
LED1__SHIFT EQU 6

; LED2
LED2__0__DR EQU CYREG_GPIO_PRT0_DR
LED2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED2__0__HSIOM_MASK EQU 0x0000F000
LED2__0__HSIOM_SHIFT EQU 12
LED2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED2__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED2__0__MASK EQU 0x08
LED2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED2__0__PC EQU CYREG_GPIO_PRT0_PC
LED2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED2__0__PORT EQU 0
LED2__0__PS EQU CYREG_GPIO_PRT0_PS
LED2__0__SHIFT EQU 3
LED2__DR EQU CYREG_GPIO_PRT0_DR
LED2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED2__INTR EQU CYREG_GPIO_PRT0_INTR
LED2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED2__MASK EQU 0x08
LED2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED2__PC EQU CYREG_GPIO_PRT0_PC
LED2__PC2 EQU CYREG_GPIO_PRT0_PC2
LED2__PORT EQU 0
LED2__PS EQU CYREG_GPIO_PRT0_PS
LED2__SHIFT EQU 3

; LED3
LED3__0__DR EQU CYREG_GPIO_PRT0_DR
LED3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED3__0__HSIOM_MASK EQU 0x00000F00
LED3__0__HSIOM_SHIFT EQU 8
LED3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED3__0__MASK EQU 0x04
LED3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED3__0__PC EQU CYREG_GPIO_PRT0_PC
LED3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED3__0__PORT EQU 0
LED3__0__PS EQU CYREG_GPIO_PRT0_PS
LED3__0__SHIFT EQU 2
LED3__DR EQU CYREG_GPIO_PRT0_DR
LED3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__INTR EQU CYREG_GPIO_PRT0_INTR
LED3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED3__MASK EQU 0x04
LED3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED3__PC EQU CYREG_GPIO_PRT0_PC
LED3__PC2 EQU CYREG_GPIO_PRT0_PC2
LED3__PORT EQU 0
LED3__PS EQU CYREG_GPIO_PRT0_PS
LED3__SHIFT EQU 2

; LED4
LED4__0__DR EQU CYREG_GPIO_PRT0_DR
LED4__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED4__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED4__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED4__0__HSIOM_MASK EQU 0x000000F0
LED4__0__HSIOM_SHIFT EQU 4
LED4__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED4__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED4__0__MASK EQU 0x02
LED4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__0__PC EQU CYREG_GPIO_PRT0_PC
LED4__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED4__0__PORT EQU 0
LED4__0__PS EQU CYREG_GPIO_PRT0_PS
LED4__0__SHIFT EQU 1
LED4__DR EQU CYREG_GPIO_PRT0_DR
LED4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__INTR EQU CYREG_GPIO_PRT0_INTR
LED4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED4__MASK EQU 0x02
LED4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__PC EQU CYREG_GPIO_PRT0_PC
LED4__PC2 EQU CYREG_GPIO_PRT0_PC2
LED4__PORT EQU 0
LED4__PS EQU CYREG_GPIO_PRT0_PS
LED4__SHIFT EQU 1

; LED5
LED5__0__DR EQU CYREG_GPIO_PRT0_DR
LED5__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED5__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED5__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED5__0__HSIOM_MASK EQU 0x0000000F
LED5__0__HSIOM_SHIFT EQU 0
LED5__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED5__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED5__0__MASK EQU 0x01
LED5__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED5__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED5__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED5__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED5__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED5__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED5__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED5__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED5__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED5__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED5__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED5__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED5__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED5__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED5__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED5__0__PC EQU CYREG_GPIO_PRT0_PC
LED5__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED5__0__PORT EQU 0
LED5__0__PS EQU CYREG_GPIO_PRT0_PS
LED5__0__SHIFT EQU 0
LED5__DR EQU CYREG_GPIO_PRT0_DR
LED5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__INTR EQU CYREG_GPIO_PRT0_INTR
LED5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED5__MASK EQU 0x01
LED5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED5__PC EQU CYREG_GPIO_PRT0_PC
LED5__PC2 EQU CYREG_GPIO_PRT0_PC2
LED5__PORT EQU 0
LED5__PS EQU CYREG_GPIO_PRT0_PS
LED5__SHIFT EQU 0

; LED6
LED6__0__DR EQU CYREG_GPIO_PRT4_DR
LED6__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED6__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED6__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED6__0__HSIOM_MASK EQU 0x0000F000
LED6__0__HSIOM_SHIFT EQU 12
LED6__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED6__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED6__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED6__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED6__0__MASK EQU 0x08
LED6__0__PC EQU CYREG_GPIO_PRT4_PC
LED6__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED6__0__PORT EQU 4
LED6__0__PS EQU CYREG_GPIO_PRT4_PS
LED6__0__SHIFT EQU 3
LED6__DR EQU CYREG_GPIO_PRT4_DR
LED6__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED6__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED6__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED6__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED6__INTR EQU CYREG_GPIO_PRT4_INTR
LED6__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED6__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED6__MASK EQU 0x08
LED6__PC EQU CYREG_GPIO_PRT4_PC
LED6__PC2 EQU CYREG_GPIO_PRT4_PC2
LED6__PORT EQU 4
LED6__PS EQU CYREG_GPIO_PRT4_PS
LED6__SHIFT EQU 3

; UART_FC
UART_FC_rx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_FC_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_FC_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_FC_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_FC_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_FC_rx__0__HSIOM_GPIO EQU 0
UART_FC_rx__0__HSIOM_I2C EQU 14
UART_FC_rx__0__HSIOM_I2C_SCL EQU 14
UART_FC_rx__0__HSIOM_MASK EQU 0x0000000F
UART_FC_rx__0__HSIOM_SHIFT EQU 0
UART_FC_rx__0__HSIOM_SPI EQU 15
UART_FC_rx__0__HSIOM_SPI_MOSI EQU 15
UART_FC_rx__0__HSIOM_UART EQU 9
UART_FC_rx__0__HSIOM_UART_RX EQU 9
UART_FC_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_FC_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_FC_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_FC_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_FC_rx__0__MASK EQU 0x01
UART_FC_rx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_FC_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_FC_rx__0__PORT EQU 7
UART_FC_rx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_FC_rx__0__SHIFT EQU 0
UART_FC_rx__DR EQU CYREG_GPIO_PRT7_DR
UART_FC_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_FC_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_FC_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_FC_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_FC_rx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_FC_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_FC_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_FC_rx__MASK EQU 0x01
UART_FC_rx__PC EQU CYREG_GPIO_PRT7_PC
UART_FC_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_FC_rx__PORT EQU 7
UART_FC_rx__PS EQU CYREG_GPIO_PRT7_PS
UART_FC_rx__SHIFT EQU 0
UART_FC_SCB__CTRL EQU CYREG_SCB3_CTRL
UART_FC_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART_FC_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART_FC_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART_FC_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART_FC_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART_FC_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART_FC_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART_FC_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART_FC_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART_FC_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART_FC_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART_FC_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART_FC_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART_FC_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART_FC_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART_FC_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART_FC_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART_FC_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART_FC_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART_FC_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART_FC_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART_FC_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART_FC_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART_FC_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART_FC_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART_FC_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART_FC_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART_FC_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART_FC_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART_FC_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART_FC_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART_FC_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART_FC_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART_FC_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART_FC_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART_FC_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART_FC_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART_FC_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART_FC_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART_FC_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART_FC_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART_FC_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART_FC_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART_FC_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART_FC_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART_FC_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART_FC_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART_FC_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART_FC_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART_FC_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART_FC_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART_FC_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART_FC_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART_FC_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART_FC_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART_FC_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART_FC_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART_FC_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART_FC_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART_FC_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART_FC_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART_FC_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART_FC_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART_FC_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART_FC_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART_FC_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART_FC_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART_FC_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART_FC_SCB__SS0_POSISTION EQU 0
UART_FC_SCB__SS1_POSISTION EQU 1
UART_FC_SCB__SS2_POSISTION EQU 2
UART_FC_SCB__SS3_POSISTION EQU 3
UART_FC_SCB__STATUS EQU CYREG_SCB3_STATUS
UART_FC_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART_FC_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART_FC_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART_FC_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART_FC_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART_FC_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART_FC_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART_FC_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART_FC_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
UART_FC_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_FC_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_FC_SCB_IRQ__INTC_MASK EQU 0x800
UART_FC_SCB_IRQ__INTC_NUMBER EQU 11
UART_FC_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
UART_FC_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_FC_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_FC_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_FC_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_FC_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
UART_FC_SCBCLK__DIV_ID EQU 0x00000042
UART_FC_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_FC_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_FC_tx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_FC_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_FC_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_FC_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_FC_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_FC_tx__0__HSIOM_GPIO EQU 0
UART_FC_tx__0__HSIOM_I2C EQU 14
UART_FC_tx__0__HSIOM_I2C_SDA EQU 14
UART_FC_tx__0__HSIOM_MASK EQU 0x000000F0
UART_FC_tx__0__HSIOM_SHIFT EQU 4
UART_FC_tx__0__HSIOM_SPI EQU 15
UART_FC_tx__0__HSIOM_SPI_MISO EQU 15
UART_FC_tx__0__HSIOM_UART EQU 9
UART_FC_tx__0__HSIOM_UART_TX EQU 9
UART_FC_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_FC_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_FC_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_FC_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_FC_tx__0__MASK EQU 0x02
UART_FC_tx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_FC_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_FC_tx__0__PORT EQU 7
UART_FC_tx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_FC_tx__0__SHIFT EQU 1
UART_FC_tx__DR EQU CYREG_GPIO_PRT7_DR
UART_FC_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_FC_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_FC_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_FC_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_FC_tx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_FC_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_FC_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_FC_tx__MASK EQU 0x02
UART_FC_tx__PC EQU CYREG_GPIO_PRT7_PC
UART_FC_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_FC_tx__PORT EQU 7
UART_FC_tx__PS EQU CYREG_GPIO_PRT7_PS
UART_FC_tx__SHIFT EQU 1

; WDT_ISR
WDT_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WDT_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WDT_ISR__INTC_MASK EQU 0x80
WDT_ISR__INTC_NUMBER EQU 7
WDT_ISR__INTC_PRIOR_MASK EQU 0xC0000000
WDT_ISR__INTC_PRIOR_NUM EQU 3
WDT_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
WDT_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WDT_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_DBG
UART_DBG_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_DBG_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DBG_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DBG_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DBG_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_DBG_rx__0__HSIOM_GPIO EQU 0
UART_DBG_rx__0__HSIOM_I2C EQU 14
UART_DBG_rx__0__HSIOM_I2C_SCL EQU 14
UART_DBG_rx__0__HSIOM_MASK EQU 0x0000000F
UART_DBG_rx__0__HSIOM_SHIFT EQU 0
UART_DBG_rx__0__HSIOM_SPI EQU 15
UART_DBG_rx__0__HSIOM_SPI_MOSI EQU 15
UART_DBG_rx__0__HSIOM_UART EQU 9
UART_DBG_rx__0__HSIOM_UART_RX EQU 9
UART_DBG_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DBG_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DBG_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DBG_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DBG_rx__0__MASK EQU 0x01
UART_DBG_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DBG_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DBG_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DBG_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DBG_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DBG_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DBG_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DBG_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DBG_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DBG_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DBG_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DBG_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DBG_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DBG_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DBG_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DBG_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_DBG_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DBG_rx__0__PORT EQU 1
UART_DBG_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_DBG_rx__0__SHIFT EQU 0
UART_DBG_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_DBG_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DBG_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DBG_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DBG_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DBG_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DBG_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DBG_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DBG_rx__MASK EQU 0x01
UART_DBG_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DBG_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DBG_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DBG_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DBG_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DBG_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DBG_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DBG_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DBG_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DBG_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DBG_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DBG_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DBG_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DBG_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DBG_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DBG_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_DBG_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DBG_rx__PORT EQU 1
UART_DBG_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_DBG_rx__SHIFT EQU 0
UART_DBG_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_DBG_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_DBG_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_DBG_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_DBG_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_DBG_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_DBG_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_DBG_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_DBG_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_DBG_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_DBG_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_DBG_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_DBG_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_DBG_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_DBG_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_DBG_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_DBG_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_DBG_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_DBG_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_DBG_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_DBG_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_DBG_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_DBG_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_DBG_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_DBG_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_DBG_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_DBG_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_DBG_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_DBG_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_DBG_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_DBG_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_DBG_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_DBG_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_DBG_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_DBG_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_DBG_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_DBG_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_DBG_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_DBG_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_DBG_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_DBG_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_DBG_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_DBG_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_DBG_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_DBG_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_DBG_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_DBG_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_DBG_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_DBG_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_DBG_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_DBG_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_DBG_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_DBG_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_DBG_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_DBG_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_DBG_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_DBG_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_DBG_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_DBG_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_DBG_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_DBG_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_DBG_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_DBG_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_DBG_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_DBG_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_DBG_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_DBG_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_DBG_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_DBG_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_DBG_SCB__SS0_POSISTION EQU 0
UART_DBG_SCB__SS1_POSISTION EQU 1
UART_DBG_SCB__SS2_POSISTION EQU 2
UART_DBG_SCB__SS3_POSISTION EQU 3
UART_DBG_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_DBG_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_DBG_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_DBG_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_DBG_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_DBG_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_DBG_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_DBG_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_DBG_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_DBG_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_DBG_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_DBG_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_DBG_SCB_IRQ__INTC_MASK EQU 0x100
UART_DBG_SCB_IRQ__INTC_NUMBER EQU 8
UART_DBG_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
UART_DBG_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_DBG_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_DBG_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_DBG_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_DBG_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_DBG_SCBCLK__DIV_ID EQU 0x00000040
UART_DBG_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UART_DBG_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_DBG_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_DBG_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DBG_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DBG_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DBG_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_DBG_tx__0__HSIOM_GPIO EQU 0
UART_DBG_tx__0__HSIOM_I2C EQU 14
UART_DBG_tx__0__HSIOM_I2C_SDA EQU 14
UART_DBG_tx__0__HSIOM_MASK EQU 0x000000F0
UART_DBG_tx__0__HSIOM_SHIFT EQU 4
UART_DBG_tx__0__HSIOM_SPI EQU 15
UART_DBG_tx__0__HSIOM_SPI_MISO EQU 15
UART_DBG_tx__0__HSIOM_UART EQU 9
UART_DBG_tx__0__HSIOM_UART_TX EQU 9
UART_DBG_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DBG_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DBG_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DBG_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DBG_tx__0__MASK EQU 0x02
UART_DBG_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_DBG_tx__0__OUT_SEL_SHIFT EQU 2
UART_DBG_tx__0__OUT_SEL_VAL EQU -1
UART_DBG_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DBG_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DBG_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DBG_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DBG_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DBG_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DBG_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DBG_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DBG_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DBG_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DBG_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DBG_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DBG_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DBG_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DBG_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DBG_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_DBG_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DBG_tx__0__PORT EQU 1
UART_DBG_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_DBG_tx__0__SHIFT EQU 1
UART_DBG_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_DBG_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DBG_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DBG_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DBG_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DBG_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DBG_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DBG_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DBG_tx__MASK EQU 0x02
UART_DBG_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DBG_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DBG_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DBG_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DBG_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DBG_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DBG_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DBG_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DBG_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DBG_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DBG_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DBG_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DBG_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DBG_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DBG_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DBG_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_DBG_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DBG_tx__PORT EQU 1
UART_DBG_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_DBG_tx__SHIFT EQU 1

; UART_GPS
UART_GPS_rx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_GPS_rx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_GPS_rx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_GPS_rx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_GPS_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_GPS_rx__0__HSIOM_GPIO EQU 0
UART_GPS_rx__0__HSIOM_I2C EQU 14
UART_GPS_rx__0__HSIOM_I2C_SCL EQU 14
UART_GPS_rx__0__HSIOM_MASK EQU 0x0000000F
UART_GPS_rx__0__HSIOM_SHIFT EQU 0
UART_GPS_rx__0__HSIOM_SPI EQU 15
UART_GPS_rx__0__HSIOM_SPI_MOSI EQU 15
UART_GPS_rx__0__HSIOM_UART EQU 9
UART_GPS_rx__0__HSIOM_UART_RX EQU 9
UART_GPS_rx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_GPS_rx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_GPS_rx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_GPS_rx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_GPS_rx__0__MASK EQU 0x01
UART_GPS_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_GPS_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_GPS_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_GPS_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_GPS_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_GPS_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_GPS_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_GPS_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_GPS_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_GPS_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_GPS_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_GPS_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_GPS_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_GPS_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_GPS_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_GPS_rx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_GPS_rx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_GPS_rx__0__PORT EQU 3
UART_GPS_rx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_GPS_rx__0__SHIFT EQU 0
UART_GPS_rx__DR EQU CYREG_GPIO_PRT3_DR
UART_GPS_rx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_GPS_rx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_GPS_rx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_GPS_rx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_GPS_rx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_GPS_rx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_GPS_rx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_GPS_rx__MASK EQU 0x01
UART_GPS_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_GPS_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_GPS_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_GPS_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_GPS_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_GPS_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_GPS_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_GPS_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_GPS_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_GPS_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_GPS_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_GPS_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_GPS_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_GPS_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_GPS_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_GPS_rx__PC EQU CYREG_GPIO_PRT3_PC
UART_GPS_rx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_GPS_rx__PORT EQU 3
UART_GPS_rx__PS EQU CYREG_GPIO_PRT3_PS
UART_GPS_rx__SHIFT EQU 0
UART_GPS_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_GPS_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_GPS_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_GPS_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_GPS_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_GPS_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_GPS_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_GPS_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_GPS_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_GPS_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_GPS_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_GPS_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_GPS_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_GPS_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_GPS_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_GPS_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_GPS_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_GPS_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_GPS_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_GPS_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_GPS_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_GPS_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_GPS_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_GPS_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_GPS_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_GPS_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_GPS_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_GPS_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_GPS_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_GPS_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_GPS_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_GPS_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_GPS_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_GPS_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_GPS_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_GPS_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_GPS_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_GPS_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_GPS_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_GPS_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_GPS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_GPS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_GPS_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_GPS_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_GPS_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_GPS_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_GPS_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_GPS_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_GPS_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_GPS_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_GPS_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_GPS_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_GPS_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_GPS_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_GPS_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_GPS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_GPS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_GPS_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_GPS_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_GPS_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_GPS_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_GPS_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_GPS_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_GPS_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_GPS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_GPS_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_GPS_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_GPS_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_GPS_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_GPS_SCB__SS0_POSISTION EQU 0
UART_GPS_SCB__SS1_POSISTION EQU 1
UART_GPS_SCB__SS2_POSISTION EQU 2
UART_GPS_SCB__SS3_POSISTION EQU 3
UART_GPS_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_GPS_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_GPS_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_GPS_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_GPS_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_GPS_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_GPS_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_GPS_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_GPS_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_GPS_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_GPS_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_GPS_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_GPS_SCB_IRQ__INTC_MASK EQU 0x200
UART_GPS_SCB_IRQ__INTC_NUMBER EQU 9
UART_GPS_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
UART_GPS_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_GPS_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_GPS_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_GPS_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_GPS_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
UART_GPS_SCBCLK__DIV_ID EQU 0x00000041
UART_GPS_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART_GPS_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_GPS_tx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_GPS_tx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_GPS_tx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_GPS_tx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_GPS_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_GPS_tx__0__HSIOM_GPIO EQU 0
UART_GPS_tx__0__HSIOM_I2C EQU 14
UART_GPS_tx__0__HSIOM_I2C_SDA EQU 14
UART_GPS_tx__0__HSIOM_MASK EQU 0x000000F0
UART_GPS_tx__0__HSIOM_SHIFT EQU 4
UART_GPS_tx__0__HSIOM_SPI EQU 15
UART_GPS_tx__0__HSIOM_SPI_MISO EQU 15
UART_GPS_tx__0__HSIOM_UART EQU 9
UART_GPS_tx__0__HSIOM_UART_TX EQU 9
UART_GPS_tx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_GPS_tx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_GPS_tx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_GPS_tx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_GPS_tx__0__MASK EQU 0x02
UART_GPS_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
UART_GPS_tx__0__OUT_SEL_SHIFT EQU 2
UART_GPS_tx__0__OUT_SEL_VAL EQU -1
UART_GPS_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_GPS_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_GPS_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_GPS_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_GPS_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_GPS_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_GPS_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_GPS_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_GPS_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_GPS_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_GPS_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_GPS_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_GPS_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_GPS_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_GPS_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_GPS_tx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_GPS_tx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_GPS_tx__0__PORT EQU 3
UART_GPS_tx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_GPS_tx__0__SHIFT EQU 1
UART_GPS_tx__DR EQU CYREG_GPIO_PRT3_DR
UART_GPS_tx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_GPS_tx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_GPS_tx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_GPS_tx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_GPS_tx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_GPS_tx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_GPS_tx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_GPS_tx__MASK EQU 0x02
UART_GPS_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_GPS_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_GPS_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_GPS_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_GPS_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_GPS_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_GPS_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_GPS_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_GPS_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_GPS_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_GPS_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_GPS_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_GPS_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_GPS_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_GPS_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_GPS_tx__PC EQU CYREG_GPIO_PRT3_PC
UART_GPS_tx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_GPS_tx__PORT EQU 3
UART_GPS_tx__PS EQU CYREG_GPIO_PRT3_PS
UART_GPS_tx__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 32000000
CYDEV_BCLK__HFCLK__KHZ EQU 32000
CYDEV_BCLK__HFCLK__MHZ EQU 32
CYDEV_BCLK__SYSCLK__HZ EQU 32000000
CYDEV_BCLK__SYSCLK__KHZ EQU 32000
CYDEV_BCLK__SYSCLK__MHZ EQU 32
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112511A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYDEV_WDT0_DIV EQU 164
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
