#ifndef XENSIV_BGT60TRXX_CONF_H
#define XENSIV_BGT60TRXX_CONF_H

#define XENSIV_BGT60TRXX_CONF_DEVICE (XENSIV_DEVICE_BGT60TR13C)
#define XENSIV_BGT60TRXX_CONF_START_FREQ_HZ (58000000000)
#define XENSIV_BGT60TRXX_CONF_END_FREQ_HZ (61010000000)
#define XENSIV_BGT60TRXX_CONF_NUM_SAMPLES_PER_CHIRP (256)
#define XENSIV_BGT60TRXX_CONF_NUM_CHIRPS_PER_FRAME (4)
#define XENSIV_BGT60TRXX_CONF_NUM_RX_ANTENNAS (1)
#define XENSIV_BGT60TRXX_CONF_NUM_TX_ANTENNAS (1)
#define XENSIV_BGT60TRXX_CONF_SAMPLE_RATE (500000)
#define XENSIV_BGT60TRXX_CONF_CHIRP_REPETITION_TIME_S (0.0149849)
#define XENSIV_BGT60TRXX_CONF_FRAME_REPETITION_TIME_S (0.199716)
#define XENSIV_BGT60TRXX_CONF_NUM_REGS (38)

#if defined(XENSIV_BGT60TRXX_CONF_IMPL)
const uint32_t register_list[] = {
    0x11e8270UL,
    0x3280210UL,
    0x9e967fdUL,
    0xb0805b4UL,
    0xd1021ffUL,
    0xf010f00UL,
    0x11000000UL,
    0x13000000UL,
    0x15000000UL,
    0x17000be0UL,
    0x19000000UL,
    0x1b000000UL,
    0x1d000000UL,
    0x1f000b60UL,
    0x2110c851UL,
    0x232ff41dUL,
    0x25000000UL,
    0x2d000490UL,
    0x3b000480UL,
    0x49000480UL,
    0x57000480UL,
    0x5911be0eUL,
    0x5b6ddc0aUL,
    0x5d003000UL,
    0x5f787e1eUL,
    0x61a9b9b0UL,
    0x63000078UL,
    0x65001432UL,
    0x67000100UL,
    0x69000000UL,
    0x6b000000UL,
    0x6d000000UL,
    0x6f541d10UL,
    0x7f000100UL,
    0x8f000100UL,
    0x9f000100UL,
    0xad000000UL,
    0xb7000000UL,
};
#endif /* XENSIV_BGT60TRXX_CONF_IMPL */

#endif /* XENSIV_BGT60TRXX_CONF_H */
