{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668700640133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668700640133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 10:57:19 2022 " "Processing started: Thu Nov 17 10:57:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668700640133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668700640133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu_TestFinal -c Alu_TestFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu_TestFinal -c Alu_TestFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668700640133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1668700640819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/documents/digitales_ii/alu_testvf/deco_hex/deco_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lenovo/documents/digitales_ii/alu_testvf/deco_hex/deco_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECO_HEX-DECO_HEX_arch " "Found design unit 1: DECO_HEX-DECO_HEX_arch" {  } { { "../DECO_HEX/DECO_HEX.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/DECO_HEX/DECO_HEX.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668700641351 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECO_HEX " "Found entity 1: DECO_HEX" {  } { { "../DECO_HEX/DECO_HEX.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/DECO_HEX/DECO_HEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668700641351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668700641351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lenovo/documents/digitales_ii/alu_testvf/alu_test/alu_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lenovo/documents/digitales_ii/alu_testvf/alu_test/alu_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Test-ALU_Test_arch " "Found design unit 1: ALU_Test-ALU_Test_arch" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668700641367 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Test " "Found entity 1: ALU_Test" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668700641367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668700641367 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu_testfinal.vhd 2 1 " "Using design file alu_testfinal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_TestFinal-Alu_TestFinal_arch " "Found design unit 1: ALU_TestFinal-Alu_TestFinal_arch" {  } { { "alu_testfinal.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_TestFinal/alu_testfinal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_TestFinal " "Found entity 1: ALU_TestFinal" {  } { { "alu_testfinal.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_TestFinal/alu_testfinal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668700641483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu_TestFinal " "Elaborating entity \"Alu_TestFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668700641483 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "deco Alu_TestFinal.vhd(20) " "VHDL Signal Declaration warning at Alu_TestFinal.vhd(20): used explicit default value for signal \"deco\" because signal was never assigned a value" {  } { { "Alu_TestFinal.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_TestFinal/Alu_TestFinal.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "deco2 Alu_TestFinal.vhd(21) " "VHDL Signal Declaration warning at Alu_TestFinal.vhd(21): used explicit default value for signal \"deco2\" because signal was never assigned a value" {  } { { "Alu_TestFinal.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_TestFinal/Alu_TestFinal.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "deco3 Alu_TestFinal.vhd(22) " "VHDL Signal Declaration warning at Alu_TestFinal.vhd(22): used explicit default value for signal \"deco3\" because signal was never assigned a value" {  } { { "Alu_TestFinal.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_TestFinal/Alu_TestFinal.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "deco4 Alu_TestFinal.vhd(23) " "VHDL Signal Declaration warning at Alu_TestFinal.vhd(23): used explicit default value for signal \"deco4\" because signal was never assigned a value" {  } { { "Alu_TestFinal.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_TestFinal/Alu_TestFinal.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Test ALU_Test:U0 " "Elaborating entity \"ALU_Test\" for hierarchy \"ALU_Test:U0\"" {  } { { "Alu_TestFinal.vhd" "U0" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_TestFinal/Alu_TestFinal.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668700641483 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result ALU_Test.vhd(21) " "VHDL Process Statement warning at ALU_Test.vhd(21): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC ALU_Test.vhd(21) " "VHDL Process Statement warning at ALU_Test.vhd(21): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] ALU_Test.vhd(21) " "Inferred latch for \"NZVC\[0\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] ALU_Test.vhd(21) " "Inferred latch for \"NZVC\[1\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] ALU_Test.vhd(21) " "Inferred latch for \"NZVC\[2\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] ALU_Test.vhd(21) " "Inferred latch for \"NZVC\[3\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU_Test.vhd(21) " "Inferred latch for \"Result\[0\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU_Test.vhd(21) " "Inferred latch for \"Result\[1\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU_Test.vhd(21) " "Inferred latch for \"Result\[2\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU_Test.vhd(21) " "Inferred latch for \"Result\[3\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU_Test.vhd(21) " "Inferred latch for \"Result\[4\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU_Test.vhd(21) " "Inferred latch for \"Result\[5\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU_Test.vhd(21) " "Inferred latch for \"Result\[6\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU_Test.vhd(21) " "Inferred latch for \"Result\[7\]\" at ALU_Test.vhd(21)" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668700641483 "|Alu_TestFinal|ALU_Test:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO_HEX DECO_HEX:U1 " "Elaborating entity \"DECO_HEX\" for hierarchy \"DECO_HEX:U1\"" {  } { { "Alu_TestFinal.vhd" "U1" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_TestFinal/Alu_TestFinal.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668700641483 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU_Test:U0\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU_Test:U0\|Add0\"" {  } { { "../ALU_Test/ALU_Test.vhd" "Add0" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 27 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668700641815 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1668700641815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Test:U0\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"ALU_Test:U0\|lpm_add_sub:Add0\"" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668700641884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Test:U0\|lpm_add_sub:Add0 " "Instantiated megafunction \"ALU_Test:U0\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668700641884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668700641884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668700641884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668700641884 ""}  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668700641884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ti " "Found entity 1: add_sub_4ti" {  } { { "db/add_sub_4ti.tdf" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_TestFinal/db/add_sub_4ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668700641968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668700641968 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU_Test:U0\|Result\[7\] ALU_Test:U0\|NZVC\[3\] " "Duplicate LATCH primitive \"ALU_Test:U0\|Result\[7\]\" merged with LATCH primitive \"ALU_Test:U0\|NZVC\[3\]\"" {  } { { "../ALU_Test/ALU_Test.vhd" "" { Text "C:/Users/LENOVO/Documents/Digitales_II/ALU_testvf/ALU_Test/ALU_Test.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668700642209 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1668700642209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1668700642378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668700642824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668700642824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668700642940 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668700642940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668700642940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668700642940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668700642987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 10:57:22 2022 " "Processing ended: Thu Nov 17 10:57:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668700642987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668700642987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668700642987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668700642987 ""}
