// Seed: 1580862891
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output uwire id_2,
    output wor id_3,
    output uwire id_4,
    output tri1 id_5,
    output wor id_6,
    output supply0 id_7,
    output uwire id_8,
    output wire id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    output uwire id_14,
    input wire id_15
);
  wire id_17;
  wire id_18;
  assign id_4 = id_12;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output wand id_2,
    input uwire id_3,
    output tri0 id_4,
    input wand id_5,
    input supply0 id_6,
    output wire id_7,
    output supply1 id_8,
    output uwire id_9
);
  wire id_11, id_12;
  assign id_1 = id_6;
  module_0(
      id_8, id_3, id_8, id_8, id_1, id_7, id_4, id_7, id_1, id_0, id_3, id_6, id_5, id_7, id_0, id_5
  );
  wire id_13, id_14;
endmodule
