#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-PP' '+lint=all' '+v2k' '-debug' '-line' '/js1/songch/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v' './results/gcd_map.v' './verilog/gcd_gate_test.v' 2>&1
