============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Fri Jun 24 15:19:07 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(692)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1154)
HDL-1007 : undeclared symbol 'rstn', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1219)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_RX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/UDP_ENET.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/ethernet/ethernet.v(65)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
RUN-1001 : Project manager successfully analyzed 76 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.692439s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (98.8%)

RUN-1004 : used memory is 335 MB, reserved memory is 313 MB, peak memory is 342 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 443 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 161 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 12530 instances
RUN-0007 : 7750 luts, 3557 seqs, 718 mslices, 375 lslices, 75 pads, 12 brams, 29 dsps
RUN-1001 : There are total 15053 nets
RUN-1001 : 9221 nets have 2 pins
RUN-1001 : 4390 nets have [3 - 5] pins
RUN-1001 : 785 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 330 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     470     
RUN-1001 :   No   |  No   |  Yes  |     904     
RUN-1001 :   No   |  Yes  |  No   |     91      
RUN-1001 :   Yes  |  No   |  No   |     923     
RUN-1001 :   Yes  |  No   |  Yes  |    1036     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    11   |  92   |     10     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 110
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12528 instances, 7750 luts, 3557 seqs, 1093 slices, 194 macros(1093 instances: 718 mslices 375 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1539 pins
PHY-0007 : Cell area utilization is 50%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 61027, tnet num: 14754, tinst num: 12528, tnode num: 73078, tedge num: 100688.
TMR-2508 : Levelizing timing graph completed, there are 299 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.140817s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (101.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.24966e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12528.
PHY-3001 : Level 1 #clusters 1749.
PHY-3001 : End clustering;  0.085066s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.16972e+06, overlap = 374.5
PHY-3002 : Step(2): len = 1.04279e+06, overlap = 403.375
PHY-3002 : Step(3): len = 719680, overlap = 556.625
PHY-3002 : Step(4): len = 623921, overlap = 602.125
PHY-3002 : Step(5): len = 512760, overlap = 719.031
PHY-3002 : Step(6): len = 438715, overlap = 789.25
PHY-3002 : Step(7): len = 362410, overlap = 856.469
PHY-3002 : Step(8): len = 308524, overlap = 892.812
PHY-3002 : Step(9): len = 270288, overlap = 936.406
PHY-3002 : Step(10): len = 242835, overlap = 972.375
PHY-3002 : Step(11): len = 213736, overlap = 1029.47
PHY-3002 : Step(12): len = 191486, overlap = 1047.78
PHY-3002 : Step(13): len = 170323, overlap = 1073.69
PHY-3002 : Step(14): len = 160166, overlap = 1122.94
PHY-3002 : Step(15): len = 143982, overlap = 1150.81
PHY-3002 : Step(16): len = 137188, overlap = 1162.78
PHY-3002 : Step(17): len = 123615, overlap = 1190.12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.59631e-07
PHY-3002 : Step(18): len = 143182, overlap = 1187.59
PHY-3002 : Step(19): len = 183922, overlap = 1147.5
PHY-3002 : Step(20): len = 179923, overlap = 1058.91
PHY-3002 : Step(21): len = 188538, overlap = 1033.66
PHY-3002 : Step(22): len = 182793, overlap = 1023.03
PHY-3002 : Step(23): len = 182614, overlap = 980.781
PHY-3002 : Step(24): len = 175475, overlap = 975.5
PHY-3002 : Step(25): len = 175250, overlap = 967.469
PHY-3002 : Step(26): len = 171329, overlap = 968.281
PHY-3002 : Step(27): len = 169978, overlap = 953.438
PHY-3002 : Step(28): len = 167015, overlap = 972.406
PHY-3002 : Step(29): len = 166760, overlap = 976.688
PHY-3002 : Step(30): len = 164937, overlap = 976.906
PHY-3002 : Step(31): len = 163238, overlap = 974.844
PHY-3002 : Step(32): len = 160227, overlap = 968.031
PHY-3002 : Step(33): len = 158536, overlap = 972.031
PHY-3002 : Step(34): len = 158955, overlap = 972.812
PHY-3002 : Step(35): len = 157843, overlap = 970.688
PHY-3002 : Step(36): len = 156353, overlap = 990.094
PHY-3002 : Step(37): len = 156101, overlap = 994.812
PHY-3002 : Step(38): len = 155375, overlap = 1001.03
PHY-3002 : Step(39): len = 152759, overlap = 1011.97
PHY-3002 : Step(40): len = 151625, overlap = 1025.31
PHY-3002 : Step(41): len = 149669, overlap = 1031.03
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71926e-06
PHY-3002 : Step(42): len = 166052, overlap = 976.094
PHY-3002 : Step(43): len = 179494, overlap = 927.5
PHY-3002 : Step(44): len = 183464, overlap = 911
PHY-3002 : Step(45): len = 185712, overlap = 912.688
PHY-3002 : Step(46): len = 186150, overlap = 904.625
PHY-3002 : Step(47): len = 187535, overlap = 909.25
PHY-3002 : Step(48): len = 187861, overlap = 883.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.43852e-06
PHY-3002 : Step(49): len = 211506, overlap = 822.812
PHY-3002 : Step(50): len = 225252, overlap = 794.5
PHY-3002 : Step(51): len = 230428, overlap = 738.281
PHY-3002 : Step(52): len = 232775, overlap = 741.219
PHY-3002 : Step(53): len = 230340, overlap = 752.938
PHY-3002 : Step(54): len = 230850, overlap = 716.969
PHY-3002 : Step(55): len = 231187, overlap = 714.75
PHY-3002 : Step(56): len = 231946, overlap = 694.281
PHY-3002 : Step(57): len = 230147, overlap = 691.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.87705e-06
PHY-3002 : Step(58): len = 259655, overlap = 613.906
PHY-3002 : Step(59): len = 277768, overlap = 577.688
PHY-3002 : Step(60): len = 282760, overlap = 574.875
PHY-3002 : Step(61): len = 284775, overlap = 579.906
PHY-3002 : Step(62): len = 282637, overlap = 558.781
PHY-3002 : Step(63): len = 282040, overlap = 541.688
PHY-3002 : Step(64): len = 280986, overlap = 545.719
PHY-3002 : Step(65): len = 280140, overlap = 539
PHY-3002 : Step(66): len = 277344, overlap = 557.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.37541e-05
PHY-3002 : Step(67): len = 305663, overlap = 463.062
PHY-3002 : Step(68): len = 321863, overlap = 415.812
PHY-3002 : Step(69): len = 325076, overlap = 407.219
PHY-3002 : Step(70): len = 325705, overlap = 405.375
PHY-3002 : Step(71): len = 327025, overlap = 372.594
PHY-3002 : Step(72): len = 329461, overlap = 375.188
PHY-3002 : Step(73): len = 328182, overlap = 382.531
PHY-3002 : Step(74): len = 328636, overlap = 368.25
PHY-3002 : Step(75): len = 328221, overlap = 372.656
PHY-3002 : Step(76): len = 328949, overlap = 373.5
PHY-3002 : Step(77): len = 328362, overlap = 379.188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.75082e-05
PHY-3002 : Step(78): len = 352174, overlap = 348.906
PHY-3002 : Step(79): len = 366278, overlap = 329.312
PHY-3002 : Step(80): len = 368412, overlap = 309.594
PHY-3002 : Step(81): len = 369951, overlap = 307.969
PHY-3002 : Step(82): len = 371051, overlap = 287.781
PHY-3002 : Step(83): len = 372883, overlap = 280.875
PHY-3002 : Step(84): len = 371231, overlap = 300.719
PHY-3002 : Step(85): len = 371730, overlap = 290.594
PHY-3002 : Step(86): len = 373286, overlap = 278.062
PHY-3002 : Step(87): len = 374868, overlap = 273.312
PHY-3002 : Step(88): len = 373748, overlap = 284.344
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.50164e-05
PHY-3002 : Step(89): len = 391496, overlap = 250.75
PHY-3002 : Step(90): len = 404709, overlap = 242.188
PHY-3002 : Step(91): len = 406511, overlap = 221.562
PHY-3002 : Step(92): len = 407688, overlap = 216.781
PHY-3002 : Step(93): len = 409927, overlap = 207.188
PHY-3002 : Step(94): len = 412064, overlap = 202.281
PHY-3002 : Step(95): len = 410491, overlap = 194.656
PHY-3002 : Step(96): len = 410603, overlap = 202.625
PHY-3002 : Step(97): len = 411953, overlap = 223.781
PHY-3002 : Step(98): len = 413372, overlap = 217.312
PHY-3002 : Step(99): len = 411881, overlap = 218.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000110033
PHY-3002 : Step(100): len = 424930, overlap = 198.719
PHY-3002 : Step(101): len = 433082, overlap = 191.469
PHY-3002 : Step(102): len = 433494, overlap = 184.531
PHY-3002 : Step(103): len = 435084, overlap = 185.375
PHY-3002 : Step(104): len = 439340, overlap = 178.094
PHY-3002 : Step(105): len = 442297, overlap = 173.031
PHY-3002 : Step(106): len = 441811, overlap = 167.438
PHY-3002 : Step(107): len = 442280, overlap = 169.375
PHY-3002 : Step(108): len = 443739, overlap = 160.875
PHY-3002 : Step(109): len = 444856, overlap = 159.562
PHY-3002 : Step(110): len = 444299, overlap = 158.625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000209955
PHY-3002 : Step(111): len = 452386, overlap = 154.781
PHY-3002 : Step(112): len = 458813, overlap = 147.438
PHY-3002 : Step(113): len = 460138, overlap = 151.781
PHY-3002 : Step(114): len = 462008, overlap = 139.312
PHY-3002 : Step(115): len = 465189, overlap = 139.438
PHY-3002 : Step(116): len = 468169, overlap = 135.375
PHY-3002 : Step(117): len = 468778, overlap = 138.906
PHY-3002 : Step(118): len = 468800, overlap = 140.188
PHY-3002 : Step(119): len = 469441, overlap = 136.719
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000408727
PHY-3002 : Step(120): len = 474924, overlap = 136.469
PHY-3002 : Step(121): len = 479382, overlap = 137.5
PHY-3002 : Step(122): len = 480783, overlap = 135.844
PHY-3002 : Step(123): len = 482607, overlap = 138.562
PHY-3002 : Step(124): len = 485818, overlap = 129.969
PHY-3002 : Step(125): len = 489050, overlap = 130.344
PHY-3002 : Step(126): len = 489052, overlap = 128.125
PHY-3002 : Step(127): len = 489294, overlap = 128.625
PHY-3002 : Step(128): len = 490588, overlap = 127.469
PHY-3002 : Step(129): len = 491826, overlap = 122.375
PHY-3002 : Step(130): len = 491649, overlap = 125.719
PHY-3002 : Step(131): len = 491765, overlap = 123.156
PHY-3002 : Step(132): len = 492892, overlap = 121.062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000770237
PHY-3002 : Step(133): len = 495447, overlap = 119.875
PHY-3002 : Step(134): len = 498744, overlap = 123.688
PHY-3002 : Step(135): len = 501292, overlap = 123.875
PHY-3002 : Step(136): len = 503922, overlap = 122.156
PHY-3002 : Step(137): len = 505524, overlap = 121.062
PHY-3002 : Step(138): len = 507930, overlap = 118.156
PHY-3002 : Step(139): len = 513354, overlap = 118.5
PHY-3002 : Step(140): len = 537832, overlap = 114.469
PHY-3002 : Step(141): len = 542992, overlap = 108.469
PHY-3002 : Step(142): len = 543809, overlap = 103.938
PHY-3002 : Step(143): len = 537899, overlap = 114.281
PHY-3002 : Step(144): len = 533543, overlap = 117.719
PHY-3002 : Step(145): len = 531404, overlap = 123.625
PHY-3002 : Step(146): len = 529862, overlap = 122.594
PHY-3002 : Step(147): len = 525853, overlap = 104.531
PHY-3002 : Step(148): len = 523208, overlap = 98.875
PHY-3002 : Step(149): len = 521079, overlap = 103.281
PHY-3002 : Step(150): len = 519623, overlap = 113.656
PHY-3002 : Step(151): len = 517982, overlap = 113.531
PHY-3002 : Step(152): len = 516782, overlap = 117.75
PHY-3002 : Step(153): len = 516097, overlap = 116.594
PHY-3002 : Step(154): len = 515323, overlap = 121.594
PHY-3002 : Step(155): len = 514130, overlap = 123.219
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0015276
PHY-3002 : Step(156): len = 515834, overlap = 121.031
PHY-3002 : Step(157): len = 516956, overlap = 121.094
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022386s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15053.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 725816, over cnt = 1764(5%), over = 9936, worst = 86
PHY-1001 : End global iterations;  0.598132s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (154.1%)

PHY-1001 : Congestion index: top1 = 97.09, top5 = 70.61, top10 = 59.58, top15 = 52.87.
PHY-3001 : End congestion estimation;  0.760886s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (141.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.334717s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.48124e-05
PHY-3002 : Step(158): len = 621454, overlap = 43.8125
PHY-3002 : Step(159): len = 609511, overlap = 35.6875
PHY-3002 : Step(160): len = 595954, overlap = 26.4062
PHY-3002 : Step(161): len = 577333, overlap = 23.4062
PHY-3002 : Step(162): len = 562191, overlap = 25.9375
PHY-3002 : Step(163): len = 554096, overlap = 26.4375
PHY-3002 : Step(164): len = 548815, overlap = 22.4062
PHY-3002 : Step(165): len = 547439, overlap = 17.8438
PHY-3002 : Step(166): len = 542672, overlap = 17.3438
PHY-3002 : Step(167): len = 539036, overlap = 21.4062
PHY-3002 : Step(168): len = 538865, overlap = 21.5
PHY-3002 : Step(169): len = 535782, overlap = 22.2188
PHY-3002 : Step(170): len = 531334, overlap = 27.9375
PHY-3002 : Step(171): len = 529731, overlap = 29.0312
PHY-3002 : Step(172): len = 527646, overlap = 30.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000169625
PHY-3002 : Step(173): len = 536369, overlap = 27.5
PHY-3002 : Step(174): len = 540703, overlap = 27.0625
PHY-3002 : Step(175): len = 543261, overlap = 25.2188
PHY-3002 : Step(176): len = 544761, overlap = 25.4062
PHY-3002 : Step(177): len = 543941, overlap = 25.5312
PHY-3002 : Step(178): len = 542398, overlap = 25.2812
PHY-3002 : Step(179): len = 540212, overlap = 25.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000316871
PHY-3002 : Step(180): len = 543227, overlap = 25.2188
PHY-3002 : Step(181): len = 545892, overlap = 25.6875
PHY-3002 : Step(182): len = 546962, overlap = 25.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 131/15053.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 652232, over cnt = 2387(6%), over = 10877, worst = 49
PHY-1001 : End global iterations;  0.823937s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (172.6%)

PHY-1001 : Congestion index: top1 = 84.81, top5 = 65.88, top10 = 57.05, top15 = 51.47.
PHY-3001 : End congestion estimation;  1.021262s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (159.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.370381s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.19012e-05
PHY-3002 : Step(183): len = 548963, overlap = 163.188
PHY-3002 : Step(184): len = 545338, overlap = 130.656
PHY-3002 : Step(185): len = 539596, overlap = 125.656
PHY-3002 : Step(186): len = 529975, overlap = 127.719
PHY-3002 : Step(187): len = 518101, overlap = 129.906
PHY-3002 : Step(188): len = 515304, overlap = 139.438
PHY-3002 : Step(189): len = 510724, overlap = 135.75
PHY-3002 : Step(190): len = 505206, overlap = 135.75
PHY-3002 : Step(191): len = 501370, overlap = 137.219
PHY-3002 : Step(192): len = 499756, overlap = 139.031
PHY-3002 : Step(193): len = 495354, overlap = 147.844
PHY-3002 : Step(194): len = 492224, overlap = 160.031
PHY-3002 : Step(195): len = 490883, overlap = 166.344
PHY-3002 : Step(196): len = 489159, overlap = 170.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000103802
PHY-3002 : Step(197): len = 499128, overlap = 144.281
PHY-3002 : Step(198): len = 506345, overlap = 140.781
PHY-3002 : Step(199): len = 510808, overlap = 132.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000207605
PHY-3002 : Step(200): len = 515356, overlap = 120.375
PHY-3002 : Step(201): len = 524477, overlap = 106.5
PHY-3002 : Step(202): len = 529505, overlap = 101.344
PHY-3002 : Step(203): len = 532425, overlap = 88.1875
PHY-3002 : Step(204): len = 533145, overlap = 87.75
PHY-3002 : Step(205): len = 533575, overlap = 92.1562
PHY-3002 : Step(206): len = 533050, overlap = 91.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000415209
PHY-3002 : Step(207): len = 536518, overlap = 86.2812
PHY-3002 : Step(208): len = 541899, overlap = 78.4688
PHY-3002 : Step(209): len = 544572, overlap = 77
PHY-3002 : Step(210): len = 547890, overlap = 76.625
PHY-3002 : Step(211): len = 550661, overlap = 68.7188
PHY-3002 : Step(212): len = 551855, overlap = 69.0625
PHY-3002 : Step(213): len = 552207, overlap = 71.75
PHY-3002 : Step(214): len = 552242, overlap = 68.5625
PHY-3002 : Step(215): len = 551469, overlap = 65.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000830419
PHY-3002 : Step(216): len = 553377, overlap = 64.6875
PHY-3002 : Step(217): len = 557479, overlap = 67.1562
PHY-3002 : Step(218): len = 561958, overlap = 66.6875
PHY-3002 : Step(219): len = 564322, overlap = 64.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 61027, tnet num: 14754, tinst num: 12528, tnode num: 73078, tedge num: 100688.
TMR-2508 : Levelizing timing graph completed, there are 299 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.015725s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (100.0%)

RUN-1004 : used memory is 527 MB, reserved memory is 513 MB, peak memory is 553 MB
OPT-1001 : Total overflow 355.22 peak overflow 3.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 650/15053.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 684968, over cnt = 2631(7%), over = 10199, worst = 41
PHY-1001 : End global iterations;  0.916694s wall, 1.484375s user + 0.140625s system = 1.625000s CPU (177.3%)

PHY-1001 : Congestion index: top1 = 74.87, top5 = 59.44, top10 = 52.60, top15 = 48.19.
PHY-1001 : End incremental global routing;  1.117171s wall, 1.687500s user + 0.140625s system = 1.828125s CPU (163.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.388689s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (96.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.758781s wall, 2.328125s user + 0.140625s system = 2.468750s CPU (140.4%)

OPT-1001 : Current memory(MB): used = 539, reserve = 525, peak = 553.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12492/15053.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 684968, over cnt = 2631(7%), over = 10199, worst = 41
PHY-1002 : len = 731192, over cnt = 1991(5%), over = 5744, worst = 22
PHY-1002 : len = 764152, over cnt = 1129(3%), over = 3030, worst = 22
PHY-1002 : len = 792528, over cnt = 409(1%), over = 1114, worst = 21
PHY-1002 : len = 802672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.483999s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (129.5%)

PHY-1001 : Congestion index: top1 = 62.16, top5 = 52.60, top10 = 48.30, top15 = 45.44.
OPT-1001 : End congestion update;  1.708677s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (124.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.364754s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (98.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.073583s wall, 2.421875s user + 0.062500s system = 2.484375s CPU (119.8%)

OPT-1001 : Current memory(MB): used = 544, reserve = 531, peak = 553.
OPT-1001 : End physical optimization;  5.034307s wall, 5.921875s user + 0.234375s system = 6.156250s CPU (122.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7750 LUT to BLE ...
SYN-4008 : Packed 7750 LUT and 1407 SEQ to BLE.
SYN-4003 : Packing 2150 remaining SEQ's ...
SYN-4005 : Packed 1861 SEQ with LUT/SLICE
SYN-4006 : 4540 single LUT's are left
SYN-4006 : 289 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8039/9264 primitive instances ...
PHY-3001 : End packing;  1.288401s wall, 1.218750s user + 0.062500s system = 1.281250s CPU (99.4%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 5619 instances
RUN-1001 : 2745 mslices, 2744 lslices, 75 pads, 12 brams, 29 dsps
RUN-1001 : There are total 13883 nets
RUN-1001 : 7751 nets have 2 pins
RUN-1001 : 4596 nets have [3 - 5] pins
RUN-1001 : 865 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 332 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 5617 instances, 5489 slices, 194 macros(1093 instances: 718 mslices 375 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1022 pins
PHY-3001 : Cell area utilization is 62%
PHY-3001 : After packing: Len = 578857, Over = 164.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7403/13883.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 767896, over cnt = 1684(4%), over = 2681, worst = 9
PHY-1002 : len = 774336, over cnt = 1002(2%), over = 1374, worst = 8
PHY-1002 : len = 782024, over cnt = 460(1%), over = 641, worst = 6
PHY-1002 : len = 787384, over cnt = 204(0%), over = 263, worst = 4
PHY-1002 : len = 792728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  1.598268s wall, 2.171875s user + 0.062500s system = 2.234375s CPU (139.8%)

PHY-1001 : Congestion index: top1 = 60.73, top5 = 52.45, top10 = 47.86, top15 = 44.91.
PHY-3001 : End congestion estimation;  1.908740s wall, 2.484375s user + 0.062500s system = 2.546875s CPU (133.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 57692, tnet num: 13584, tinst num: 5617, tnode num: 67051, tedge num: 98165.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.477931s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (99.4%)

RUN-1004 : used memory is 565 MB, reserved memory is 553 MB, peak memory is 565 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.913352s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.47859e-05
PHY-3002 : Step(220): len = 551451, overlap = 179
PHY-3002 : Step(221): len = 535761, overlap = 198
PHY-3002 : Step(222): len = 526484, overlap = 208
PHY-3002 : Step(223): len = 522600, overlap = 216.75
PHY-3002 : Step(224): len = 519422, overlap = 221
PHY-3002 : Step(225): len = 517970, overlap = 235.5
PHY-3002 : Step(226): len = 516779, overlap = 236
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.95719e-05
PHY-3002 : Step(227): len = 534042, overlap = 205.5
PHY-3002 : Step(228): len = 543326, overlap = 188.5
PHY-3002 : Step(229): len = 544420, overlap = 169.75
PHY-3002 : Step(230): len = 543909, overlap = 168
PHY-3002 : Step(231): len = 543763, overlap = 163.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.73182e-05
PHY-3002 : Step(232): len = 556608, overlap = 156
PHY-3002 : Step(233): len = 565592, overlap = 144
PHY-3002 : Step(234): len = 573763, overlap = 129.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.068193s wall, 0.734375s user + 2.093750s system = 2.828125s CPU (264.8%)

PHY-3001 : Trial Legalized: Len = 628774
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 819/13883.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 769208, over cnt = 2365(6%), over = 4320, worst = 9
PHY-1002 : len = 787736, over cnt = 1498(4%), over = 2236, worst = 8
PHY-1002 : len = 799608, over cnt = 813(2%), over = 1176, worst = 7
PHY-1002 : len = 806584, over cnt = 549(1%), over = 788, worst = 7
PHY-1002 : len = 816264, over cnt = 146(0%), over = 210, worst = 7
PHY-1001 : End global iterations;  2.151483s wall, 3.265625s user + 0.156250s system = 3.421875s CPU (159.0%)

PHY-1001 : Congestion index: top1 = 58.43, top5 = 52.77, top10 = 49.20, top15 = 46.59.
PHY-3001 : End congestion estimation;  2.486208s wall, 3.593750s user + 0.156250s system = 3.750000s CPU (150.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414387s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.1529e-05
PHY-3002 : Step(235): len = 581763, overlap = 68.5
PHY-3002 : Step(236): len = 569737, overlap = 96.5
PHY-3002 : Step(237): len = 567284, overlap = 110.75
PHY-3002 : Step(238): len = 566048, overlap = 115.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123058
PHY-3002 : Step(239): len = 576726, overlap = 106.25
PHY-3002 : Step(240): len = 583182, overlap = 94.75
PHY-3002 : Step(241): len = 585060, overlap = 93.75
PHY-3002 : Step(242): len = 585875, overlap = 91
PHY-3002 : Step(243): len = 587381, overlap = 86.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019064s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.0%)

PHY-3001 : Legalized: Len = 609699, Over = 0
PHY-3001 : Spreading special nets. 52 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.059095s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.8%)

PHY-3001 : 70 instances has been re-located, deltaX = 14, deltaY = 43, maxDist = 2.
PHY-3001 : Final: Len = 610729, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 57692, tnet num: 13584, tinst num: 5617, tnode num: 67051, tedge num: 98165.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.523124s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (100.5%)

RUN-1004 : used memory is 575 MB, reserved memory is 565 MB, peak memory is 587 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4405/13883.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 769296, over cnt = 2190(6%), over = 3790, worst = 7
PHY-1002 : len = 784256, over cnt = 1361(3%), over = 1952, worst = 7
PHY-1002 : len = 799712, over cnt = 475(1%), over = 671, worst = 7
PHY-1002 : len = 807792, over cnt = 88(0%), over = 109, worst = 3
PHY-1002 : len = 809880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.881796s wall, 2.765625s user + 0.140625s system = 2.906250s CPU (154.4%)

PHY-1001 : Congestion index: top1 = 56.81, top5 = 50.97, top10 = 47.37, top15 = 45.05.
PHY-1001 : End incremental global routing;  2.160891s wall, 3.046875s user + 0.140625s system = 3.187500s CPU (147.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.428939s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.929697s wall, 3.828125s user + 0.140625s system = 3.968750s CPU (135.5%)

OPT-1001 : Current memory(MB): used = 579, reserve = 568, peak = 587.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12323/13883.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 809880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117023s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.5%)

PHY-1001 : Congestion index: top1 = 56.81, top5 = 50.97, top10 = 47.37, top15 = 45.05.
OPT-1001 : End congestion update;  0.404507s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (100.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.321148s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (97.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.725768s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (99.0%)

OPT-1001 : Current memory(MB): used = 582, reserve = 571, peak = 587.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365262s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (102.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12323/13883.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 809880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122591s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.2%)

PHY-1001 : Congestion index: top1 = 56.81, top5 = 50.97, top10 = 47.37, top15 = 45.05.
PHY-1001 : End incremental global routing;  0.453534s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (99.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.424626s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12323/13883.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 809880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.143512s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.0%)

PHY-1001 : Congestion index: top1 = 56.81, top5 = 50.97, top10 = 47.37, top15 = 45.05.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.396731s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.439157s wall, 8.218750s user + 0.265625s system = 8.484375s CPU (114.1%)

RUN-1003 : finish command "place" in  33.015279s wall, 59.968750s user + 11.968750s system = 71.937500s CPU (217.9%)

RUN-1004 : used memory is 533 MB, reserved memory is 523 MB, peak memory is 587 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.396354s wall, 3.875000s user + 0.125000s system = 4.000000s CPU (166.9%)

RUN-1004 : used memory is 553 MB, reserved memory is 548 MB, peak memory is 593 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 5619 instances
RUN-1001 : 2745 mslices, 2744 lslices, 75 pads, 12 brams, 29 dsps
RUN-1001 : There are total 13883 nets
RUN-1001 : 7751 nets have 2 pins
RUN-1001 : 4596 nets have [3 - 5] pins
RUN-1001 : 865 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 332 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 45, tpin num: 57692, tnet num: 13584, tinst num: 5617, tnode num: 67051, tedge num: 98165.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.982969s wall, 1.828125s user + 0.125000s system = 1.953125s CPU (98.5%)

RUN-1004 : used memory is 548 MB, reserved memory is 538 MB, peak memory is 593 MB
PHY-1001 : 2745 mslices, 2744 lslices, 75 pads, 12 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 739320, over cnt = 2363(6%), over = 4406, worst = 9
PHY-1002 : len = 758512, over cnt = 1577(4%), over = 2497, worst = 9
PHY-1002 : len = 782832, over cnt = 377(1%), over = 531, worst = 9
PHY-1002 : len = 790824, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 791016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.436182s wall, 3.421875s user + 0.125000s system = 3.546875s CPU (145.6%)

PHY-1001 : Congestion index: top1 = 56.42, top5 = 49.94, top10 = 46.53, top15 = 44.27.
PHY-1001 : End global routing;  2.850493s wall, 3.812500s user + 0.156250s system = 3.968750s CPU (139.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 591, reserve = 583, peak = 593.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 859, reserve = 854, peak = 859.
PHY-1001 : End build detailed router design. 5.843042s wall, 5.578125s user + 0.203125s system = 5.781250s CPU (98.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 119264, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 6.045910s wall, 5.875000s user + 0.140625s system = 6.015625s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 893, reserve = 889, peak = 893.
PHY-1001 : End phase 1; 6.054250s wall, 5.890625s user + 0.140625s system = 6.031250s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7237 net; 17.855459s wall, 17.390625s user + 0.375000s system = 17.765625s CPU (99.5%)

PHY-1022 : len = 1.61563e+06, over cnt = 2497(0%), over = 2529, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 904, reserve = 899, peak = 904.
PHY-1001 : End initial routed; 41.337305s wall, 55.734375s user + 0.765625s system = 56.500000s CPU (136.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12664(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.373106s wall, 2.265625s user + 0.109375s system = 2.375000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 918, reserve = 913, peak = 918.
PHY-1001 : End phase 2; 43.710467s wall, 58.000000s user + 0.875000s system = 58.875000s CPU (134.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.61563e+06, over cnt = 2497(0%), over = 2529, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.064367s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.58414e+06, over cnt = 1089(0%), over = 1092, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.499303s wall, 6.656250s user + 0.187500s system = 6.843750s CPU (152.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.58466e+06, over cnt = 281(0%), over = 281, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.296543s wall, 3.390625s user + 0.062500s system = 3.453125s CPU (150.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.58682e+06, over cnt = 67(0%), over = 67, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.787978s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (140.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.58831e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.454836s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (103.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.5886e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.219744s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (99.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.58873e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.211075s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12664(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.411881s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 861 feed throughs used by 465 nets
PHY-1001 : End commit to database; 2.117530s wall, 1.921875s user + 0.187500s system = 2.109375s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 986, reserve = 984, peak = 986.
PHY-1001 : End phase 3; 13.350212s wall, 16.593750s user + 0.578125s system = 17.171875s CPU (128.6%)

PHY-1003 : Routed, final wirelength = 1.58873e+06
PHY-1001 : Current memory(MB): used = 990, reserve = 988, peak = 990.
PHY-1001 : End export database. 0.057823s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.1%)

PHY-1001 : End detail routing;  69.439945s wall, 86.515625s user + 1.828125s system = 88.343750s CPU (127.2%)

RUN-1003 : finish command "route" in  75.058858s wall, 92.921875s user + 2.140625s system = 95.062500s CPU (126.7%)

RUN-1004 : used memory is 928 MB, reserved memory is 923 MB, peak memory is 990 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        75
  #input                   18
  #output                  54
  #inout                    3

Utilization Statistics
#lut                    10415   out of  19600   53.14%
#reg                     3754   out of  19600   19.15%
#le                     10695
  #lut only              6941   out of  10695   64.90%
  #reg only               280   out of  10695    2.62%
  #lut&reg               3474   out of  10695   32.48%
#dsp                       29   out of     29  100.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       75   out of    186   40.32%
  #ireg                     5
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                       Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                           2025
#2        differentiator/filter/CLK                  GCLK               lslice             differentiator/filter_clk_r_reg_syn_9.q0                     292
#3        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                           99
#4        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                               69
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                           15
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               mslice             u_logic/Doohu6_syn_307.q0                                    14
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               mslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1                    8
#8        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_txreg/data_int_next[1]_syn_39.q0    4
#9        i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             ethernet/Gmii_to_Rgmii/gmii_rx_dv_reg_syn_5.f1               3
#10       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q1                          1
#11       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                              1
#12       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                           0
#13       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                           0


Detailed IO Report

       Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      BGM_sw          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       RXD            INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK           INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
      clk_in          INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
      col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
      col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
      col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      mic_in          INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
    out_switch        INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    pwm_start         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rd[3]        INPUT         K5        LVCMOS33          N/A          PULLUP     IDDRX1   
   rgmii_rd[2]        INPUT         K3        LVCMOS33          N/A          PULLUP     IDDRX1   
   rgmii_rd[1]        INPUT         J6        LVCMOS33          N/A          PULLUP     IDDRX1   
   rgmii_rd[0]        INPUT         L3        LVCMOS33          N/A          PULLUP     IDDRX1   
   rgmii_rx_ctl       INPUT         L4        LVCMOS33          N/A          PULLUP     IDDRX1   
    rgmii_rxc         INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
        A            OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     Audio_Lo        OUTPUT         P8        LVCMOS33           8            NONE       NONE    
        B            OUTPUT         A6        LVCMOS33           8            NONE       NONE    
        C            OUTPUT         B8        LVCMOS33           8            NONE       NONE    
        D            OUTPUT         E8        LVCMOS33           8            NONE       NONE    
      DIG[3]         OUTPUT         A3        LVCMOS33           8            NONE       NONE    
      DIG[2]         OUTPUT         A5        LVCMOS33           8            NONE       NONE    
      DIG[1]         OUTPUT         B6        LVCMOS33           8            NONE       NONE    
      DIG[0]         OUTPUT         C9        LVCMOS33           8            NONE       NONE    
        DP           OUTPUT         C8        LVCMOS33           8            NONE       NONE    
        E            OUTPUT         A7        LVCMOS33           8            NONE       NONE    
        F            OUTPUT         B5        LVCMOS33           8            NONE       NONE    
        G            OUTPUT         A8        LVCMOS33           8            NONE       NONE    
    LCD_BL_CTR       OUTPUT         F5        LVCMOS33           8            NONE       NONE    
      LCD_CS         OUTPUT         C7        LVCMOS33           8            NONE       NONE    
   LCD_DATA[15]      OUTPUT         E3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[14]      OUTPUT         D3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[13]      OUTPUT         E4        LVCMOS33           8            NONE       NONE    
   LCD_DATA[12]      OUTPUT         C2        LVCMOS33           8            NONE       NONE    
   LCD_DATA[11]      OUTPUT         C1        LVCMOS33           8            NONE       NONE    
   LCD_DATA[10]      OUTPUT         C3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]       OUTPUT         B1        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]       OUTPUT         A2        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]       OUTPUT         B2        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]       OUTPUT         F6        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]       OUTPUT         B3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]       OUTPUT         D5        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]       OUTPUT         C4        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]       OUTPUT         E6        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]       OUTPUT         C5        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]       OUTPUT         C6        LVCMOS33           8            NONE       NONE    
      LCD_RD         OUTPUT         E7        LVCMOS33           8            NONE       NONE    
      LCD_RS         OUTPUT         D8        LVCMOS33           8            NONE       NONE    
     LCD_RST         OUTPUT         D6        LVCMOS33           8            NONE       NONE    
      LCD_WR         OUTPUT         F7        LVCMOS33           8            NONE       NONE    
    MSI001_clk       OUTPUT        R15        LVCMOS33           8            NONE       NONE    
     PWM_out         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    QN8027_clk       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
     SPI_CLK         OUTPUT         M9        LVCMOS33           8            NONE       NONE    
     SPI_CS_0        OUTPUT         P9        LVCMOS33           8            NONE       NONE    
    SPI_SDO_0        OUTPUT         N9        LVCMOS33           8            NONE       NONE    
       TXD           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  ethernet_error     OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   rgmii_td[3]       OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
   rgmii_td[2]       OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
   rgmii_td[1]       OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
   rgmii_td[0]       OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
   rgmii_tx_ctl      OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
    rgmii_txc        OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
      row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
      row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
      row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
      row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
   speaker_out       OUTPUT         N8        LVCMOS33           8            NONE       NONE    
       SCL            INOUT         P7        LVCMOS33           8           PULLUP      NONE    
       SDA            INOUT         L8        LVCMOS33           8           PULLUP      NONE    
      SWDIO           INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |10695  |9403    |1012    |3765    |12      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  APBTube                               |APBTube                         |96     |86      |10      |66      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |10     |10      |0       |0       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |106    |91      |15      |65      |0       |0       |
|    KeyToCol                            |KeyToCol                        |88     |73      |15      |49      |0       |0       |
|  Buzzer                                |Buzzer                          |627    |574     |44      |307     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |63     |60      |0       |54      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |59     |51      |8       |32      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |58     |50      |8       |29      |0       |0       |
|    BDMA_BGM                            |BDMA                            |35     |34      |0       |35      |0       |0       |
|    BDMA_Sound                          |BDMA                            |41     |40      |0       |37      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |73     |64      |8       |30      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |52     |44      |8       |28      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |3      |3       |0       |1       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |6      |6       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |111    |105     |6       |21      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |111    |105     |6       |22      |0       |0       |
|  Interface_9341                        |Interface_9341                  |6      |6       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |140    |134     |6       |33      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |112    |104     |8       |12      |0       |0       |
|  Printer                               |Printer                         |318    |284     |26      |146     |0       |0       |
|    LCD_ini                             |LCD_ini                         |58     |41      |9       |24      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |20     |20      |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |64     |64      |0       |38      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |78     |78      |0       |27      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |46     |46      |0       |20      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |4      |4       |0       |2       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |4      |4       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |19     |15      |4       |9       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |126    |126     |0       |92      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |23     |23      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |19     |19      |0       |18      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |23     |23      |0       |22      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |15     |15      |0       |15      |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |38     |38      |0       |17      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |36     |36      |0       |15      |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |2      |2       |0       |0       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |2      |2       |0       |0       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |4      |4       |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |4      |4       |0       |2       |0       |0       |
|  SNR_reader                            |SNR_reader                      |97     |75      |22      |9       |0       |0       |
|  Timer                                 |Timer                           |47     |28      |10      |27      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |172    |164     |8       |111     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |72     |72      |0       |21      |0       |0       |
|  apb_ethernet                          |apb_ethernet                    |8      |8       |0       |8       |0       |0       |
|  differentiator                        |differentiator                  |1301   |634     |487     |482     |0       |26      |
|    filter                              |filter                          |1135   |549     |415     |459     |0       |24      |
|  ethernet                              |ethernet                        |332    |233     |56      |198     |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |7      |6       |0       |6       |0       |0       |
|    UDP_ENET_Inst                       |UDP_ENET                        |272    |176     |56      |147     |0       |0       |
|      Ethernet_RX_Inst                  |Ethernet_RX                     |201    |120     |41      |133     |0       |0       |
|      Ethernet_TX_Inst                  |Ethernet_TX                     |71     |56      |15      |14      |0       |0       |
|    ramfifo_inst                        |fifo                            |53     |51      |0       |45      |0       |0       |
|  i2c                                   |i2c                             |415    |322     |92      |70      |0       |0       |
|    DUT_APB                             |apb                             |15     |14      |0       |15      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |59     |59      |0       |15      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |341    |249     |92      |40      |0       |0       |
|  pwm_dac                               |pwm                             |501    |364     |132     |43      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |0       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |1      |1       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5117   |5046    |59      |1406    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |937    |891     |33      |590     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |130    |130     |0       |126     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |11     |11      |0       |7       |0       |0       |
|    u_spictrl                           |spi_master_controller           |478    |445     |33      |156     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |119    |114     |5       |32      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |71     |57      |14      |27      |0       |0       |
|      u_txreg                           |spi_master_tx                   |266    |252     |14      |95      |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |318    |305     |0       |301     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7673  
    #2          2       2905  
    #3          3       980   
    #4          4       708   
    #5        5-10      922   
    #6        11-50     569   
    #7       51-100      32   
    #8       101-500     3    
    #9        >500       1    
  Average     3.04            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  3.098549s wall, 5.281250s user + 0.187500s system = 5.468750s CPU (176.5%)

RUN-1004 : used memory is 929 MB, reserved memory is 925 MB, peak memory is 990 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 5617
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 13883, pip num: 135124
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 861
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3133 valid insts, and 380656 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  13.760072s wall, 165.406250s user + 3.906250s system = 169.312500s CPU (1230.5%)

RUN-1004 : used memory is 941 MB, reserved memory is 944 MB, peak memory is 1116 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220624_151907.log"
