<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>BUAA-FPGA多核并行计算-Exp1 | sin</title><meta name="author" content="CookedBear"><meta name="copyright" content="CookedBear"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="本系列是北航计算机学院于 2024 年春季学期开设的一般专业课《FPGA多核并行计算》课程的实验报告记录，由于学习过程中掌握并不牢靠，如有错误请读者不吝赐教！  在线实验平台使用及初识PYNQ代码及相关数据文件上传在 Github 仓库中。 实验分析硬件滤波器Overlay的制作 打开Vivado，创建新工程，工程类型为RTL Project，板卡型号选择pynq-z2 在左侧菜单中，选择IP">
<meta property="og:type" content="article">
<meta property="og:title" content="BUAA-FPGA多核并行计算-Exp1">
<meta property="og:url" content="https://cookedbear.github.io/p/a164ec81.html">
<meta property="og:site_name" content="sin">
<meta property="og:description" content="本系列是北航计算机学院于 2024 年春季学期开设的一般专业课《FPGA多核并行计算》课程的实验报告记录，由于学习过程中掌握并不牢靠，如有错误请读者不吝赐教！  在线实验平台使用及初识PYNQ代码及相关数据文件上传在 Github 仓库中。 实验分析硬件滤波器Overlay的制作 打开Vivado，创建新工程，工程类型为RTL Project，板卡型号选择pynq-z2 在左侧菜单中，选择IP">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403142326098.jpg?imageMogr2/format/webp">
<meta property="article:published_time" content="2024-03-14T08:53:26.000Z">
<meta property="article:modified_time" content="2024-03-15T08:28:18.687Z">
<meta property="article:author" content="CookedBear">
<meta property="article:tag" content="BUAA">
<meta property="article:tag" content="Elevate">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403142326098.jpg?imageMogr2/format/webp"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://cookedbear.github.io/p/a164ec81.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":150},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  }
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'BUAA-FPGA多核并行计算-Exp1',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-03-15 16:28:18'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/center-atom.css" ><meta name="generator" content="Hexo 5.4.2"></head><body>
    <div id='loader'>
        
        <div class="loading-left-bg"></div>
        <div class="loading-right-bg"></div>
        <div class="spinner-box">
            <div class="configure-border-1">
                <div class="configure-core"></div>
            </div>
            <div class="configure-border-2">
                <div class="configure-core"></div>
            </div>
            <div class="loading-word">加载中...</div>
        </div>
        
    </div>
        
    <script>
        var endLoading = function () {
        document.body.style.overflow = 'auto';
        document.getElementById('loader').classList.add("loading");
        }
        window.addEventListener('load',endLoading);
    </script>
    <div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202305132152908.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">64</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">8</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403142326098.jpg?imageMogr2/format/webp')"><nav id="nav"><span id="blog-info"><a href="/" title="sin"><span class="site-name">sin</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">BUAA-FPGA多核并行计算-Exp1</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-03-14T08:53:26.000Z" title="发表于 2024-03-14 16:53:26">2024-03-14</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-03-15T08:28:18.687Z" title="更新于 2024-03-15 16:28:18">2024-03-15</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Elevate/">Elevate()</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">4.3k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>15分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="BUAA-FPGA多核并行计算-Exp1"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><blockquote>
<p>本系列是北航计算机学院于 2024 年春季学期开设的一般专业课《FPGA多核并行计算》课程的实验报告记录，由于学习过程中掌握并不牢靠，如有错误请读者不吝赐教！</p>
</blockquote>
<h1 id="在线实验平台使用及初识PYNQ"><a href="#在线实验平台使用及初识PYNQ" class="headerlink" title="在线实验平台使用及初识PYNQ"></a>在线实验平台使用及初识PYNQ</h1><p>代码及相关数据文件上传在 <a target="_blank" rel="noopener" href="https://github.com/CookedBear/BUAA-FPGA-Parallel-2024/tree/exp-1">Github</a> 仓库中。</p>
<h2 id="实验分析"><a href="#实验分析" class="headerlink" title="实验分析"></a>实验分析</h2><h3 id="硬件滤波器Overlay的制作"><a href="#硬件滤波器Overlay的制作" class="headerlink" title="硬件滤波器Overlay的制作"></a>硬件滤波器Overlay的制作</h3><ul>
<li>打开Vivado，创建新工程，工程类型为<code>RTL Project</code>，板卡型号选择<code>pynq-z2</code></li>
<li>在左侧菜单中，选择<code>IP INTEGRATOR</code>下的<code>Create Block Design</code>项，创建模组设计并在模组中添加<code>ZYNQ7 Processing System</code>、<code>FIR Compiler</code>和<code>AXI Direct Memory Access</code>这三个模块</li>
<li>完成模块添加后，对模块进行修改<ul>
<li>双击<code>ZYNQ7 Processing System</code>模块，做如下修改：<ol>
<li>选择<code>PS-PL Configuration</code>页，勾选<code>HP Slave AXI Interface</code>页的<code>S AXI HP0 interface</code>，启用PS端的AXI协议数据传输接口</li>
</ol>
</li>
<li>双击<code>FIR Compiler</code>滤波器模块，做如下修改：<ol>
<li>修改其中的系数向量（系数向量详见后部软件实现滤波器部分）。</li>
<li>在<code>Channel Specification</code>页修改采样频率与时钟频率均为100MHz。</li>
<li>在<code>Implementation</code>页面修改<code>Output Rounding Mode</code>为<code>Non Symmetric Rounding Up</code>，修改输入输出数据位宽为32位。</li>
<li>在<code>Interface</code>页面设置<code>TLAST</code>为<code>Packet Framing</code>，并勾选<code>Output TREADY</code>以输出TREADY信号。</li>
</ol>
</li>
<li>双击<code>AXI Direct Memory Access</code>模块，做如下修改：<ol>
<li>取消勾选<code>Enable Scatter Gather Engine</code>，此处不需要非连续地址的数据传输，故可关闭SG模式</li>
<li><code>Width of Buffer Length Register</code>设置为23位</li>
</ol>
</li>
</ul>
</li>
<li>点击<code>Run Block Automation</code>进行自动添加附加模块。</li>
<li>将<code>FIR Compiler</code>的<code>M_AXIS_DATA</code>端口与<code>AXI Direct Memory Access</code>的<code>S_AXIS_S2MM</code>端口相连，用于将DMA模块的数据传输给滤波器模块。</li>
<li>将<code>FIR Compiler</code>的<code>S_AXIS_DATA</code>端口与<code>AXI Direct Memory Access</code>的<code>M_AXIS_MM2S</code>端口相连，用于将滤波器模块的输出结果回传给DMA模块。</li>
<li>在<code>Block Properties</code>中对<code>AXI Direct Memory Access</code>模块进行改名，此处修改为<code>fir_dma</code>，并将<code>FIR Compiler</code>模块改名为<code>fir</code>，同时选中<code>fir</code>和<code>fir_dma</code>模块，点击右键，选择<code>Create Hieracty</code>，创建层次，并将其命名为<code>filter</code></li>
<li>点击<code>Run Connection Automation</code>进行自动连线，连线过程中勾选<code>All Automation</code>（注：此处的自动连线需要执行两次）。</li>
<li>切换至<code>Sources</code>分页，选择当前的<code>Design Sources</code>，点击右键，选择菜单中的<code>Create HDL Wrapper</code>，生成顶层包装（将模块设计包装起来）</li>
<li>选择<code>Generate Bitstream</code>，生成Overlay所需要的比特流文件，注意，在点选之后，综合（<code>Synthesis</code>）和执行（<code>implementation</code>）均会在后台运行，此刻可查看界面右上角是否有流程未完成，或打开Log界面查看当前任务所输出的日志。</li>
<li>分别选择<code>File</code>菜单下的<code>Export</code>中的<code>Export Bitstream File</code>、<code>Export Block Design</code>导出比特流文件.bit和模块设计的tcl约束文件，并在<code>工程名.srcs/sources_1/bd/design_1/hw_handoff</code>文件夹下找到.hwh的硬件描述文件，将此三个文件改为同一文件名存放至同一工作目录下，即可作为PYNQ平台的Overlay进行使用。</li>
</ul>
<blockquote>
<p>说明：</p>
<p><code>ZYNQ7 Processing System</code>为ZYNQ7系列板卡（如xc7z020、xc7z100，PYNQ-Z2板卡使用的是xc7z020）所设计的PS侧资源的抽象模块。<code>FIR Compiler</code>为Xilinx所内置的滤波器IP核（IP核为预先设计好的电路功能模块），修改其中的系数向量（Coefficient Vector），即可实现所需要的滤波功能。<code>TLAST</code>选择为<code>Packet Framing</code>时，每个数据帧完成后将传出信号，数据将按包接收 <code>TREADY</code>勾选时将输出<code>TREADY</code>信号，其与<code>TVALID</code>信号实现了握手</p>
</blockquote>
<p>本图为实现元件连接后的示意图，最左侧时组合后的filter，右侧是zynq模块，图示元件共同构成了硬件滤波器。</p>
<p><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403141714244.jpg" alt="img"></p>
<p>本图是在仿真综合后，Vivado得到的设备仿真图。</p>
<p><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403141714311.jpg" alt="img"></p>
<h3 id="软件滤波器的构建"><a href="#软件滤波器的构建" class="headerlink" title="软件滤波器的构建"></a>软件滤波器的构建</h3><ul>
<li>首先需要构建原始信号</li>
<li>使用SciPy中的<code>lfilter</code>方法进行对输入信号进行滤波，并记录软件滤波器执行耗时；滤波器系数向量可通过<code>http://t-filter.engineerjs.com/</code>生成，通过滤波，可将高于5MHz的信号过滤掉。</li>
</ul>
<h3 id="硬件滤波器Overlay的使用"><a href="#硬件滤波器Overlay的使用" class="headerlink" title="硬件滤波器Overlay的使用"></a>硬件滤波器Overlay的使用</h3><ul>
<li>将生成的Overlay（.bit，.hwh，.tcl三个文件）拷贝到工作目录下</li>
<li>使用PYNQ的xlnk类，申请输入输出缓冲区，并使用dma对输入数据和输出数据进行处理</li>
</ul>
<p>下图是执行结束后的结果：</p>
<p><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403141710258.gif" alt="img"></p>
<p><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403141710258.gif" alt="img"></p>
<p><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403141710505.gif" alt="img"></p>
<h1 id="实验思考"><a href="#实验思考" class="headerlink" title="实验思考"></a>实验思考</h1><ul>
<li>计算回答为何AXI Direct Memory Access 模块的Width of Buffer Length Register 设置为23位？</li>
</ul>
<p>DMA模块中的Buffer Length Register 用于控制单次传输操作中可以处理的最大数据量。位宽为23位，说明DMA能够一次性传输8 MB数据。这个值是基于DMA的设计和应用需求而决定的。过小的Buffer难以即时传递采样获取的信息，过大的Buffer会提升内存管理的复杂性。</p>
<ul>
<li>参考Python Overlay API的文档，通过对Overlay类进行封装，实现滤波过程的驱动编写。</li>
</ul>
<figure class="highlight python"><table><tr><td class="code"><pre><span class="line"><span class="string">&quot;&quot;&quot;</span></span><br><span class="line"><span class="string">　　# -*- coding: utf-8 -*-</span></span><br><span class="line"><span class="string">　　# @Time    : 2024/3/6 22:58</span></span><br><span class="line"><span class="string">　　# @Author  : CookedBear</span></span><br><span class="line"><span class="string">　　# @File    : overlay.py</span></span><br><span class="line"><span class="string">&quot;&quot;&quot;</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">from</span> pynq <span class="keyword">import</span> Overlay, Xlnk</span><br><span class="line"><span class="keyword">import</span> numpy <span class="keyword">as</span> np</span><br><span class="line"><span class="keyword">import</span> time</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> <span class="title class_">MyOverlay</span>(<span class="title class_ inherited__">Overlay</span>):</span><br><span class="line">    <span class="keyword">def</span> <span class="title function_">__init__</span>(<span class="params">self, bitfile_name</span>):</span><br><span class="line">        <span class="built_in">super</span>().__init__(bitfile_name)</span><br><span class="line"></span><br><span class="line">    <span class="keyword">def</span> <span class="title function_">driver</span>(<span class="params">self, samples, n</span>):</span><br><span class="line">        <span class="comment"># 加载滤波器的DMA</span></span><br><span class="line">        dma = self.<span class="built_in">filter</span>.fir_dma</span><br><span class="line"></span><br><span class="line">        <span class="comment"># 为输入和输出信号分配缓冲区</span></span><br><span class="line">        xlnk = Xlnk()</span><br><span class="line"></span><br><span class="line">        <span class="comment"># 申请内存地址连续的numpy数组作为输入输出缓冲区</span></span><br><span class="line">        in_buffer = xlnk.cma_array(shape=(n,), dtype=np.int32)</span><br><span class="line">        out_buffer = xlnk.cma_array(shape=(n,), dtype=np.int32)</span><br><span class="line"></span><br><span class="line">        <span class="comment"># 将信号拷贝至输入缓冲区</span></span><br><span class="line">        np.copyto(in_buffer, samples)</span><br><span class="line">        dma.sendchannel.transfer(in_buffer)</span><br><span class="line">        dma.recvchannel.transfer(out_buffer)</span><br><span class="line">        dma.sendchannel.wait()</span><br><span class="line">        dma.recvchannel.wait()</span><br><span class="line"></span><br><span class="line">        <span class="comment"># 释放缓冲区</span></span><br><span class="line">        in_buffer.close()</span><br><span class="line">        out_buffer.close()</span><br></pre></td></tr></table></figure>

<ul>
<li>请思考或建立新工程尝试，若省略2-7的Create Hieracty 步骤，则可通过什么其他方式对DMA模块进行访问？</li>
</ul>
<p>若省略2-7的Create Hieracty 步骤，也就是不创建filter层次，可以选择在Python文件中直接调用以下语句对 DMA 模块进行访问。</p>
<figure class="highlight python"><table><tr><td class="code"><pre><span class="line">dma = overlay.fir_dma  <span class="comment"># 加载滤波器的DMA</span></span><br></pre></td></tr></table></figure>

<h1 id="实验总结"><a href="#实验总结" class="headerlink" title="实验总结"></a>实验总结</h1><h2 id="问题总结"><a href="#问题总结" class="headerlink" title="问题总结"></a>问题总结</h2><ul>
<li>在进行实验步骤4.2时，我的notebook发生了如下报错：</li>
</ul>
<p><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403141713834.gif" alt="img"></p>
<p>回查后发现是Vivado中忘记对 DMA 模块做出如下修改：</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">1. 取消勾选Enable Scatter Gather Engine，此处不需要非连续地址的数据传输，故可关闭SG模式</span><br><span class="line"></span><br><span class="line">2. Width of Buffer Length Register设置为23位</span><br></pre></td></tr></table></figure>

<p>修改后重新综合，覆盖实验文件后出现正常现象。但尚未研究清楚其中的原因。</p>
<h2 id="实验建议"><a href="#实验建议" class="headerlink" title="实验建议"></a>实验建议</h2><p>本次实验是第一次FPGA的上机实验，对我而言，之前尚未接触过pynq和相关的知识。在这次上机时，能够感觉出实验指导书的步骤详尽，引导性强，但是整体实验后由于理论和基础知识不足，不能理解实验操作如何、为何能够得到实验现象。希望实验能够增加一些前期的讲解，理解运用上可能会更有裨益。</p>
<h2 id="实验收获"><a href="#实验收获" class="headerlink" title="实验收获"></a>实验收获</h2><p>通过本次实验，我初步认识了FPGA的设计流程和课程中“并行计算”的意义，硬件中实现的滤波器效率要远高于软件模拟出的元件，再次佐证了FPGA在实现计算加速的优越性。</p>
<h1 id="实验1：在线实验平台使用及初识PYNQ-实验1：在线平台使用及初识PYNQ"><a href="#实验1：在线实验平台使用及初识PYNQ-实验1：在线平台使用及初识PYNQ" class="headerlink" title="实验1：在线实验平台使用及初识PYNQ# 实验1：在线平台使用及初识PYNQ"></a>实验1：在线实验平台使用及初识PYNQ# 实验1：在线平台使用及初识PYNQ</h1><h2 id="实验名称"><a href="#实验名称" class="headerlink" title="实验名称"></a>实验名称</h2><p>在线平台使用及初识PYNQ</p>
<h2 id="实验目的"><a href="#实验目的" class="headerlink" title="实验目的"></a>实验目的</h2><ol>
<li>了解在线实验平台的基本使用方式</li>
<li>了解PYNQ平台的使用方法</li>
<li>了解PNYQ平台FPGA软硬件协同的基本开发流程</li>
</ol>
<h2 id="实验任务"><a href="#实验任务" class="headerlink" title="实验任务"></a>实验任务</h2><ol>
<li>访问在线实验平台，分组建立工作目录，将本次实验的相关材料上传至工作目录</li>
<li>使用Vivado工具，完成PYNQ Overlay的完整制作</li>
<li>使用SciPy构建软件滤波器，并使用PYNQ平台运行，分析软件滤波器的执行时间</li>
<li>使用PYNQ加载已制作的硬件Overlay文件，调用并分析硬件滤波器的执行时间</li>
</ol>
<h2 id="实验结果"><a href="#实验结果" class="headerlink" title="实验结果"></a>实验结果</h2><p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177279.png" alt="img"></p>
<h2 id="实验分析-1"><a href="#实验分析-1" class="headerlink" title="实验分析"></a>实验分析</h2><p>涉及知识点：</p>
<ul>
<li>PYNQ的基本架构，PS/PL协同工作原理</li>
</ul>
<p>涉及技能点：</p>
<ul>
<li>PYNQ Overlay的模块设计基本方法及IP核的调用过程</li>
<li>PYNQ Overlay的生成及使用过程</li>
</ul>
<h2 id="实验步骤"><a href="#实验步骤" class="headerlink" title="实验步骤"></a>实验步骤</h2><ol>
<li><h3 id="在线实验平台基本操作"><a href="#在线实验平台基本操作" class="headerlink" title="在线实验平台基本操作"></a>在线实验平台基本操作</h3><ol>
<li><p>建立工作目录</p>
<p>由于课程平台采用虚拟化的方式对实验环境进行管理。在实验结束后，实验环境将被销毁并释放资源。因此，为防止文件丢失，需要在<code>/mnt/cgshare</code>目录下建立本组的工作目录并将相关实验材料存储至该目录下。</p>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177297.png" alt="img"></p>
</li>
<li><p>上传与下载文件</p>
<p>课程平台采用虚拟化方式创建在线实验环境，在线实验环境与外部操作系统完全隔离，因此，若需要进行内外环境的文件交换，需要通过平台的上传/下载文件功能实现。</p>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177312.png" alt="img"></p>
<p>点击<code>“更多”</code>选项，选择<code>“下载远程桌面内的文件”</code>，输入文件名，即可下载。</p>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177398.png" alt="img"></p>
<p>点击<code>“更多”</code>选项，选择<code>“上传文件至远程桌面”</code>，选择文件，点击<code>“上传”</code>，即可将所选择的文件上传至<code>“/mnt/cgshare”</code>文件夹下。</p>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177414.png" alt="img"></p>
</li>
<li><p>获取开发板资源</p>
<p>双击桌面上的<code>申请FPGA开发板</code>图标，即可进入开发板管理界面，桌面上的FPGA文件夹在申请成功开发板后将挂载至<code>Jupyter Notebook</code>开发环境下。</p>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177423.png" alt="img"></p>
<p>在开发板管理界面，点击确认申请，可申请FPGA开发板进行实验（实验过程中请勿关闭此界面）</p>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177441.png" alt="img"></p>
<p>将鼠标移动至Info位置的感叹号时，将显示开发板的访问地址，通过此地址即可访问开发板<code>Jupyter Notebook</code>环境，默认登陆密码为<code>xilinx</code>。</p>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177468.png" alt="img"></p>
<p>在实验完成后，可点击管理界面中<code>Operate</code>下方的<code>释放</code>按钮释放开发板资源。</p>
</li>
</ol>
</li>
<li><h4 id="硬件滤波器Overlay的制作-1"><a href="#硬件滤波器Overlay的制作-1" class="headerlink" title="硬件滤波器Overlay的制作"></a>硬件滤波器Overlay的制作</h4><blockquote>
<p>此部分制作包括两种方式，若采用PYNQ-Z1、PYNQ-Z2等板卡，由于Vivado内置了板卡信息，可直接按照步骤1选择板卡型号，并按照步骤2添加模块即可进行实验</p>
<p>若采用与上述板卡不同的开发板，则可以通过上传板级支持包的方式，采用该基本工程中的<code>ZYNQ7 Processing System</code>模块，删除多余连线后，按步骤2指示，添加其他模块后继续实验</p>
</blockquote>
<ol>
<li><p>打开Vivado，创建新工程，工程类型为<code>RTL Project</code>，板卡型号选择<code>pynq-z2</code></p>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177505.png" alt="img"></p>
</li>
<li><p>在左侧菜单中，选择<code>IP INTEGRATOR</code>下的<code>Create Block Design</code>项，创建模组设计并在模组中添加<code>ZYNQ7 Processing System</code>、<code>FIR Compiler</code>和<code>AXI Direct Memory Access</code>这三个模块</p>
</li>
</ol>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177521.png" alt="img"></p>
<ol>
<li>完成模块添加后，对模块进行修改<ul>
<li>双击<code>ZYNQ7 Processing System</code>模块，做如下修改：<ol>
<li>选择<code>PS-PL Configuration</code>页，勾选<code>HP Slave AXI Interface</code>页的<code>S AXI HP0 interface</code>，启用PS端的AXI协议数据传输接口</li>
</ol>
</li>
<li>双击<code>FIR Compiler</code>滤波器模块，做如下修改：<ol>
<li>修改其中的系数向量（系数向量详见后部软件实现滤波器部分）。</li>
<li>在<code>Channel Specification</code>页修改采样频率与时钟频率均为100MHz。</li>
<li>在<code>Implementation</code>页面修改<code>Output Rounding Mode</code>为<code>Non Symmetric Rounding Up</code>，修改输入输出数据位宽为32位。</li>
<li>在<code>Interface</code>页面设置<code>TLAST</code>为<code>Packet Framing</code>，并勾选<code>Output TREADY</code>以输出TREADY信号。</li>
</ol>
</li>
<li>双击<code>AXI Direct Memory Access</code>模块，做如下修改：<ol>
<li>取消勾选<code>Enable Scatter Gather Engine</code>，此处不需要非连续地址的数据传输，故可关闭SG模式</li>
<li><code>Width of Buffer Length Register</code>设置为23位</li>
</ol>
</li>
</ul>
</li>
<li>点击<code>Run Block Automation</code>进行自动添加附加模块。</li>
<li>将<code>FIR Compiler</code>的<code>M_AXIS_DATA</code>端口与<code>AXI Direct Memory Access</code>的<code>S_AXIS_S2MM</code>端口相连，用于将DMA模块的数据传输给滤波器模块。</li>
<li>将<code>FIR Compiler</code>的<code>S_AXIS_DATA</code>端口与<code>AXI Direct Memory Access</code>的<code>M_AXIS_MM2S</code>端口相连，用于将滤波器模块的输出结果回传给DMA模块。</li>
</ol>
<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177531.png" alt="img"></p>
<ol>
<li>在<code>Block Properties</code>中对<code>AXI Direct Memory Access</code>模块进行改名，此处修改为<code>fir_dma</code>，并将<code>FIR Compiler</code>模块改名为<code>fir</code>，同时选中<code>fir</code>和<code>fir_dma</code>模块，点击右键，选择<code>Create Hieracty</code>，创建层次，并将其命名为<code>filter</code></li>
<li>点击<code>Run Connection Automation</code>进行自动连线，连线过程中勾选<code>All Automation</code>（注：此处的自动连线需要执行两次）。</li>
<li>切换至<code>Sources</code>分页，选择当前的<code>Design Sources</code>，点击右键，选择菜单中的<code>Create HDL Wrapper</code>，生成顶层包装（将模块设计包装起来）</li>
<li>选择<code>Generate Bitstream</code>，生成Overlay所需要的比特流文件，注意，在点选之后，综合（<code>Synthesis</code>）和执行（<code>implementation</code>）均会在后台运行，此刻可查看界面右上角是否有流程未完成，或打开Log界面查看当前任务所输出的日志。</li>
<li>分别选择<code>File</code>菜单下的<code>Export</code>中的<code>Export Bitstream File</code>、<code>Export Block Design</code>导出比特流文件.bit和模块设计的tcl约束文件，并在<code>工程名.srcs/sources_1/bd/design_1/hw_handoff</code>文件夹下找到.hwh的硬件描述文件，将此三个文件改为同一文件名存放至同一工作目录下，即可作为PYNQ平台的Overlay进行使用。</li>
</ol>
<blockquote>
<p>说明：</p>
<p><code>ZYNQ7 Processing System</code>为ZYNQ7系列板卡（如xc7z020、xc7z100，PYNQ-Z2板卡使用的是xc7z020）所设计的PS侧资源的抽象模块。</p>
<p><code>FIR Compiler</code>为Xilinx所内置的滤波器IP核（IP核为预先设计好的电路功能模块），修改其中的系数向量（Coefficient Vector），即可实现所需要的滤波功能。</p>
<p><code>TLAST</code>选择为<code>Packet Framing</code>时，每个数据帧完成后将传出信号，数据将按包接收</p>
<p><code>TREADY</code>勾选时将输出<code>TREADY</code>信号，其与<code>TVALID</code>信号实现了握手</p>
</blockquote>
</li>
<li><h4 id="软件滤波器的构建-1"><a href="#软件滤波器的构建-1" class="headerlink" title="软件滤波器的构建"></a>软件滤波器的构建</h4><p>工具方法：</p>
<ul>
<li><p>定义图像绘制函数，time_sec为时间序列，in_signal为输入信号序列，n_samples为绘制范围，out_signal为额外的输出信号序列。</p>
<figure class="highlight python"><table><tr><td class="code"><pre><span class="line">%matplotlib notebook</span><br><span class="line"><span class="keyword">import</span> matplotlib.pyplot <span class="keyword">as</span> plt</span><br><span class="line"></span><br><span class="line"><span class="keyword">def</span> <span class="title function_">plot_to_notebook</span>(<span class="params">time_sec, in_signal, n_samples, out_signal=<span class="literal">None</span></span>):</span><br><span class="line">        plt.figure()</span><br><span class="line">        plt.subplot(<span class="number">1</span>, <span class="number">1</span>, <span class="number">1</span>)</span><br><span class="line">        plt.xlabel(<span class="string">&#x27;Time (usec)&#x27;</span>)</span><br><span class="line">        plt.grid()</span><br><span class="line">        plt.plot(time_sec[:n_samples]*<span class="number">1e6</span>,in_signal[:n_samples],<span class="string">&#x27;y-&#x27;</span>,label=<span class="string">&#x27;Input signal&#x27;</span>)</span><br><span class="line">        <span class="keyword">if</span> out_signal <span class="keyword">is</span> <span class="keyword">not</span> <span class="literal">None</span>:</span><br><span class="line">                plt.plot(time_sec[:n_samples]*<span class="number">1e6</span>,out_signal[:n_samples],<span class="string">&#x27;g-&#x27;</span>,linewidth=<span class="number">2</span>,label=<span class="string">&#x27;FIR output&#x27;</span>)</span><br><span class="line">        plt.legend()</span><br></pre></td></tr></table></figure></li>
</ul>
<ol>
<li><p>针对本次实验，首先需要构建原始信号</p>
<figure class="highlight python"><table><tr><td class="code"><pre><span class="line"><span class="keyword">import</span> numpy <span class="keyword">as</span> np</span><br><span class="line"><span class="comment">#模拟信号源生成输入信号</span></span><br><span class="line">T = <span class="number">0.002</span> <span class="comment"># 采样时间范围</span></span><br><span class="line">fs = <span class="number">100e6</span> <span class="comment"># 采样频率</span></span><br><span class="line">n = <span class="built_in">int</span>(T * fs) <span class="comment"># 采样点数</span></span><br><span class="line">t = np.linspace(<span class="number">0</span>, T, n, endpoint=<span class="literal">False</span>) <span class="comment"># 生成时间序列</span></span><br><span class="line"></span><br><span class="line">samples = <span class="number">10000</span>*np.sin(<span class="number">0.2e6</span>*<span class="number">2</span>*np.pi*t) + <span class="number">1500</span>*np.cos(<span class="number">46e6</span>*<span class="number">2</span>*np.pi*t) + <span class="number">2000</span>*np.sin(<span class="number">12e6</span>*<span class="number">2</span>*np.pi*t)</span><br><span class="line"><span class="comment"># 信号源为200kHz的正弦信号，46MHz和12MHz的低幅度信号作为输入的模拟噪声。</span></span><br><span class="line"> </span><br><span class="line">samples = samples.astype(np.int32)   <span class="comment"># 将样本转换为32位整数</span></span><br><span class="line"><span class="built_in">print</span>(<span class="string">&#x27;Number of samples: &#x27;</span>,<span class="built_in">len</span>(samples))</span><br><span class="line"><span class="comment">#输出采样点数</span></span><br><span class="line">plot_to_notebook(t,samples,<span class="number">1000</span>)  </span><br><span class="line"><span class="comment">#画图</span></span><br></pre></td></tr></table></figure></li>
<li><p>使用SciPy中的<code>lfilter</code>方法进行对输入信号进行滤波，并记录软件滤波器执行耗时</p>
<p>滤波器系数向量可通过<code>http://t-filter.engineerjs.com/</code>生成</p>
<figure class="highlight python"><table><tr><td class="code"><pre><span class="line"><span class="comment"># 采用SciPy函数调用的软件FIR滤波器</span></span><br><span class="line"><span class="keyword">from</span> scipy.signal <span class="keyword">import</span> lfilter</span><br><span class="line">coeffs = [-<span class="number">255</span>,-<span class="number">260</span>,-<span class="number">312</span>,-<span class="number">288</span>,-<span class="number">144</span>,<span class="number">153</span>,<span class="number">616</span>,<span class="number">1233</span>,<span class="number">1963</span>,<span class="number">2739</span>,<span class="number">3474</span>,<span class="number">4081</span>,<span class="number">4481</span>,<span class="number">4620</span>,<span class="number">4481</span>,<span class="number">4081</span>,<span class="number">3474</span>,<span class="number">2739</span>,<span class="number">1963</span>,<span class="number">1233</span>,<span class="number">616</span>,<span class="number">153</span>,-<span class="number">144</span>,-<span class="number">288</span>,-<span class="number">312</span>,-<span class="number">260</span>,-<span class="number">255</span>]</span><br><span class="line"><span class="comment"># 滤波器系数向量，生成0-5MHz频带的低通滤波器。</span></span><br><span class="line"><span class="keyword">import</span> time</span><br><span class="line">start_time = time.time()</span><br><span class="line">sw_fir_output = lfilter(coeffs,<span class="number">70e3</span>,samples)</span><br><span class="line">stop_time = time.time()</span><br><span class="line">sw_exec_time = stop_time - start_time</span><br><span class="line"><span class="built_in">print</span>(<span class="string">&#x27;软件滤波器执行时间：&#x27;</span>,sw_exec_time) <span class="comment"># 输出软件滤波器的执行耗时。</span></span><br><span class="line"> </span><br><span class="line"><span class="comment"># 画图</span></span><br><span class="line">plot_to_notebook(t,samples,<span class="number">1000</span>,out_signal=sw_fir_output)</span><br></pre></td></tr></table></figure>

<p>通过滤波，可将高于5MHz的信号过滤掉。</p>
</li>
</ol>
</li>
<li><h4 id="硬件滤波器Overlay的使用-1"><a href="#硬件滤波器Overlay的使用-1" class="headerlink" title="硬件滤波器Overlay的使用"></a>硬件滤波器Overlay的使用</h4><ol>
<li><p>将生成的Overlay（.bit，.hwh，.tcl三个文件）拷贝到工作目录下</p>
</li>
<li><p>使用PYNQ的xlnk类，申请输入输出缓冲区，并使用dma对输入数据和输出数据进行处理</p>
<figure class="highlight python"><table><tr><td class="code"><pre><span class="line"><span class="comment">#硬件滤波器实现</span></span><br><span class="line"><span class="keyword">from</span> pynq <span class="keyword">import</span> Overlay, Xlnk</span><br><span class="line"><span class="keyword">import</span> pynq.lib.dma</span><br><span class="line"><span class="keyword">import</span> numpy <span class="keyword">as</span> np</span><br><span class="line"><span class="keyword">import</span> time</span><br><span class="line"> </span><br><span class="line">overlay = Overlay(<span class="string">&#x27;./accel.bit&#x27;</span>)  <span class="comment"># 加载overlay文件</span></span><br><span class="line">dma = overlay.<span class="built_in">filter</span>.fir_dma  <span class="comment"># 加载滤波器的DMA</span></span><br><span class="line"> </span><br><span class="line"><span class="comment"># 为输入和输出信号分配缓冲区</span></span><br><span class="line">xlnk = Xlnk()</span><br><span class="line"><span class="comment"># 申请内存地址连续的numpy数组作为输入输出缓冲区</span></span><br><span class="line">in_buffer = xlnk.cma_array(shape=(n,), dtype=np.int32) </span><br><span class="line">out_buffer = xlnk.cma_array(shape=(n,), dtype=np.int32)</span><br><span class="line"></span><br><span class="line"><span class="comment"># 将信号拷贝至输入缓冲区</span></span><br><span class="line">np.copyto(in_buffer,samples)</span><br><span class="line"></span><br><span class="line">start_time = time.time() <span class="comment"># 读取开始的时间点</span></span><br><span class="line">dma.sendchannel.transfer(in_buffer)</span><br><span class="line">dma.recvchannel.transfer(out_buffer)</span><br><span class="line">dma.sendchannel.wait()</span><br><span class="line">dma.recvchannel.wait()</span><br><span class="line">stop_time = time.time()  <span class="comment"># 读取结束的时间点</span></span><br><span class="line">hw_exec_time = stop_time-start_time</span><br><span class="line"><span class="built_in">print</span>(<span class="string">&#x27;硬件滤波器执行时间: &#x27;</span>,hw_exec_time)  <span class="comment">#输出硬件滤波器的滤波耗时</span></span><br><span class="line"><span class="built_in">print</span>(<span class="string">&#x27;硬件加速效果: &#x27;</span>,sw_exec_time / hw_exec_time) <span class="comment">#输出加速比</span></span><br><span class="line"> </span><br><span class="line"><span class="comment"># 画图</span></span><br><span class="line">plot_to_notebook(t,samples,<span class="number">1000</span>,out_signal=out_buffer)</span><br><span class="line"> </span><br><span class="line"><span class="comment"># 释放缓冲区</span></span><br><span class="line">in_buffer.close()</span><br><span class="line">out_buffer.close()</span><br></pre></td></tr></table></figure>

<p><img src="https://course.educg.net/userfiles/markdown/exp/2021_3/84467ll1615177621.png" alt="img"></p>
</li>
</ol>
</li>
</ol>
<h2 id="问题思考"><a href="#问题思考" class="headerlink" title="问题思考"></a>问题思考</h2><ol>
<li><p>计算回答为何<code>AXI Direct Memory Access</code>模块的<code>Width of Buffer Length Register</code>设置为23位</p>
</li>
<li><p>参考<a target="_blank" rel="noopener" href="https://pynq.readthedocs.io/en/v2.6.1/overlay_design_methodology/python_overlay_api.html">Python Overlay API的文档</a>，通过对Overlay类进行封装，实现滤波过程的驱动编写</p>
<blockquote>
<p>提示：</p>
<ol>
<li>可将功能封装为自定义的Overlay</li>
<li>文档中<code>DefaultOverlay</code>类应当为<code>Overlay</code>类，且父类<code>__init__</code>方法中download不为必须参数</li>
</ol>
</blockquote>
</li>
<li><p>请思考或建立新工程尝试，若省略2-7的<code>Create Hieracty</code>步骤，则可通过什么其他方式对DMA模块进行访问？</p>
<blockquote>
<p>提示：</p>
<p>可通过<code>overlay?</code>的方式查看Overlay的相关说明</p>
</blockquote>
</li>
</ol>
<h2 id="参考资料"><a href="#参考资料" class="headerlink" title="参考资料"></a>参考资料</h2><ul>
<li>PYNQ官方文档：<a target="_blank" rel="noopener" href="https://pynq.readthedocs.io/en/v2.6.1/">https://pynq.readthedocs.io/en/v2.6.1/</a></li>
<li>AXI4-Stream协议文档：<a target="_blank" rel="noopener" href="https://www.xilinx.com/support/documentation/ip_documentation/axis_interconnect/v1_1/pg035_axis_interconnect.pdf">https://www.xilinx.com/support/documentation/ip_documentation/axis_interconnect/v1_1/pg035_axis_interconnect.pdf</a></li>
</ul>
<h2 id="相关资源"><a href="#相关资源" class="headerlink" title="相关资源"></a>相关资源</h2><ul>
<li>板级支持包：<a target="_blank" rel="noopener" href="https://course.educg.net/userfiles/markdown/exp/2022_4/8283ll1649228483.zip">py0724_base.zip</a></li>
<li>实验报告模板：<a target="_blank" rel="noopener" href="https://course.educg.net/userfiles/markdown/exp/2022_4/8283ll1649228502.doc">实验1：实验报告模板.doc</a></li>
</ul>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://cookedbear.github.io">CookedBear</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://cookedbear.github.io/p/a164ec81.html">https://cookedbear.github.io/p/a164ec81.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://cookedbear.github.io" target="_blank">sin</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/BUAA/">BUAA</a><a class="post-meta__tags" href="/tags/Elevate/">Elevate</a></div><div class="post_share"><div class="social-share" data-image="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403142326098.jpg?imageMogr2/format/webp" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/p/b94f504e.html" title="BUAA-FPGA多核并行计算-Exp2-1"><img class="cover" src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403142326098.jpg?imageMogr2/format/webp" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">BUAA-FPGA多核并行计算-Exp2-1</div></div></a></div><div class="next-post pull-right"><a href="/p/7483844f.html" title="BUAA-SoftwareEngineering-Task1"><img class="cover" src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403130016509.jpg?imageMogr2/format/webp" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">BUAA-SoftwareEngineering-Task1</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/p/d4de58c7.html" title="BUAA-OO-TOP"><img class="cover" src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202309112056684.jpg?imageMogr2/format/webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-09-14</div><div class="title">BUAA-OO-TOP</div></div></a></div><div><a href="/p/1727.html" title="BUAA-OS-TOP"><img class="cover" src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202306132108192.jpg?imageMogr2/format/webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-22</div><div class="title">BUAA-OS-TOP</div></div></a></div><div><a href="/p/b94f504e.html" title="BUAA-FPGA多核并行计算-Exp2-1"><img class="cover" src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403142326098.jpg?imageMogr2/format/webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-14</div><div class="title">BUAA-FPGA多核并行计算-Exp2-1</div></div></a></div><div><a href="/p/7483844f.html" title="BUAA-SoftwareEngineering-Task1"><img class="cover" src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403130016509.jpg?imageMogr2/format/webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-13</div><div class="title">BUAA-SoftwareEngineering-Task1</div></div></a></div><div><a href="/p/384b4d9.html" title="BUAA-SoftwareEngineering-Task0"><img class="cover" src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403130016509.jpg?imageMogr2/format/webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-13</div><div class="title">BUAA-SoftwareEngineering-Task0</div></div></a></div><div><a href="/p/5ed428af.html" title="BUAA-X86汇编程序设计笔记"><img class="cover" src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202402292225468.jpg?imageMogr2/format/webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-02-29</div><div class="title">BUAA-X86汇编程序设计笔记</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202305132152908.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">CookedBear</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">64</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">8</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/CookedBear"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/CookedBear" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">ReStart</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%9C%A8%E7%BA%BF%E5%AE%9E%E9%AA%8C%E5%B9%B3%E5%8F%B0%E4%BD%BF%E7%94%A8%E5%8F%8A%E5%88%9D%E8%AF%86PYNQ"><span class="toc-number">1.</span> <span class="toc-text">在线实验平台使用及初识PYNQ</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E5%88%86%E6%9E%90"><span class="toc-number">1.1.</span> <span class="toc-text">实验分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E6%BB%A4%E6%B3%A2%E5%99%A8Overlay%E7%9A%84%E5%88%B6%E4%BD%9C"><span class="toc-number">1.1.1.</span> <span class="toc-text">硬件滤波器Overlay的制作</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BD%AF%E4%BB%B6%E6%BB%A4%E6%B3%A2%E5%99%A8%E7%9A%84%E6%9E%84%E5%BB%BA"><span class="toc-number">1.1.2.</span> <span class="toc-text">软件滤波器的构建</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E6%BB%A4%E6%B3%A2%E5%99%A8Overlay%E7%9A%84%E4%BD%BF%E7%94%A8"><span class="toc-number">1.1.3.</span> <span class="toc-text">硬件滤波器Overlay的使用</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E6%80%9D%E8%80%83"><span class="toc-number">2.</span> <span class="toc-text">实验思考</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E6%80%BB%E7%BB%93"><span class="toc-number">3.</span> <span class="toc-text">实验总结</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%97%AE%E9%A2%98%E6%80%BB%E7%BB%93"><span class="toc-number">3.1.</span> <span class="toc-text">问题总结</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E5%BB%BA%E8%AE%AE"><span class="toc-number">3.2.</span> <span class="toc-text">实验建议</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E6%94%B6%E8%8E%B7"><span class="toc-number">3.3.</span> <span class="toc-text">实验收获</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C1%EF%BC%9A%E5%9C%A8%E7%BA%BF%E5%AE%9E%E9%AA%8C%E5%B9%B3%E5%8F%B0%E4%BD%BF%E7%94%A8%E5%8F%8A%E5%88%9D%E8%AF%86PYNQ-%E5%AE%9E%E9%AA%8C1%EF%BC%9A%E5%9C%A8%E7%BA%BF%E5%B9%B3%E5%8F%B0%E4%BD%BF%E7%94%A8%E5%8F%8A%E5%88%9D%E8%AF%86PYNQ"><span class="toc-number">4.</span> <span class="toc-text">实验1：在线实验平台使用及初识PYNQ# 实验1：在线平台使用及初识PYNQ</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E5%90%8D%E7%A7%B0"><span class="toc-number">4.1.</span> <span class="toc-text">实验名称</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%9B%AE%E7%9A%84"><span class="toc-number">4.2.</span> <span class="toc-text">实验目的</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E4%BB%BB%E5%8A%A1"><span class="toc-number">4.3.</span> <span class="toc-text">实验任务</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C"><span class="toc-number">4.4.</span> <span class="toc-text">实验结果</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E5%88%86%E6%9E%90-1"><span class="toc-number">4.5.</span> <span class="toc-text">实验分析</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4"><span class="toc-number">4.6.</span> <span class="toc-text">实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9C%A8%E7%BA%BF%E5%AE%9E%E9%AA%8C%E5%B9%B3%E5%8F%B0%E5%9F%BA%E6%9C%AC%E6%93%8D%E4%BD%9C"><span class="toc-number">4.6.1.</span> <span class="toc-text">在线实验平台基本操作</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E6%BB%A4%E6%B3%A2%E5%99%A8Overlay%E7%9A%84%E5%88%B6%E4%BD%9C-1"><span class="toc-number">4.6.1.1.</span> <span class="toc-text">硬件滤波器Overlay的制作</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%BD%AF%E4%BB%B6%E6%BB%A4%E6%B3%A2%E5%99%A8%E7%9A%84%E6%9E%84%E5%BB%BA-1"><span class="toc-number">4.6.1.2.</span> <span class="toc-text">软件滤波器的构建</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E6%BB%A4%E6%B3%A2%E5%99%A8Overlay%E7%9A%84%E4%BD%BF%E7%94%A8-1"><span class="toc-number">4.6.1.3.</span> <span class="toc-text">硬件滤波器Overlay的使用</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%97%AE%E9%A2%98%E6%80%9D%E8%80%83"><span class="toc-number">4.7.</span> <span class="toc-text">问题思考</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99"><span class="toc-number">4.8.</span> <span class="toc-text">参考资料</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%9B%B8%E5%85%B3%E8%B5%84%E6%BA%90"><span class="toc-number">4.9.</span> <span class="toc-text">相关资源</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/p/b94f504e.html" title="BUAA-FPGA多核并行计算-Exp2-1"><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403142326098.jpg?imageMogr2/format/webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="BUAA-FPGA多核并行计算-Exp2-1"/></a><div class="content"><a class="title" href="/p/b94f504e.html" title="BUAA-FPGA多核并行计算-Exp2-1">BUAA-FPGA多核并行计算-Exp2-1</a><time datetime="2024-03-14T15:23:27.000Z" title="发表于 2024-03-14 23:23:27">2024-03-14</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/p/a164ec81.html" title="BUAA-FPGA多核并行计算-Exp1"><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403142326098.jpg?imageMogr2/format/webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="BUAA-FPGA多核并行计算-Exp1"/></a><div class="content"><a class="title" href="/p/a164ec81.html" title="BUAA-FPGA多核并行计算-Exp1">BUAA-FPGA多核并行计算-Exp1</a><time datetime="2024-03-14T08:53:26.000Z" title="发表于 2024-03-14 16:53:26">2024-03-14</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/p/7483844f.html" title="BUAA-SoftwareEngineering-Task1"><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403130016509.jpg?imageMogr2/format/webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="BUAA-SoftwareEngineering-Task1"/></a><div class="content"><a class="title" href="/p/7483844f.html" title="BUAA-SoftwareEngineering-Task1">BUAA-SoftwareEngineering-Task1</a><time datetime="2024-03-12T16:13:26.000Z" title="发表于 2024-03-13 00:13:26">2024-03-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/p/384b4d9.html" title="BUAA-SoftwareEngineering-Task0"><img src="https://cookedbear-2003-1307884465.cos.ap-beijing.myqcloud.com/NotePics/202403130016509.jpg?imageMogr2/format/webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="BUAA-SoftwareEngineering-Task0"/></a><div class="content"><a class="title" href="/p/384b4d9.html" title="BUAA-SoftwareEngineering-Task0">BUAA-SoftwareEngineering-Task0</a><time datetime="2024-03-12T16:10:25.000Z" title="发表于 2024-03-13 00:10:25">2024-03-13</time></div></div></div></div></div></div></main><footer id="footer" style="background: transparent"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2024 By CookedBear</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"></div><script defer src="https://gcore.jsdelivr.net/combine/npm/jquery@latest/dist/jquery.min.js,gh/weilining/jsdelivr/jquery/circlemagic/circlemagic.min.js,gh/weilining/jsdelivr@latest/jquery/circlemagic/butterflycirclemagic.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div class="no-result" id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>