Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: smart_parking.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "smart_parking.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "smart_parking"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : smart_parking
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "full_adder.v" in library work
Compiling verilog file "park_space_number.v" in library work
Module <full_adder> compiled
Compiling verilog file "exit_parking_lot.v" in library work
Module <park_space_number> compiled
Compiling verilog file "entry_checker.v" in library work
Module <exit_parking_lot> compiled
Compiling verilog file "decrypt.v" in library work
Module <entry_checker> compiled
Compiling verilog file "adder_subtractor_8bit.v" in library work
Module <decrypt> compiled
Compiling verilog file "adder_subtractor_4bit.v" in library work
Module <adder_subtractor_8bit> compiled
Compiling verilog file "adder_subtractor_3bit.v" in library work
Module <adder_subtractor_4bit> compiled
Compiling verilog file "adder_subtractor_2bit.v" in library work
Module <adder_subtractor_3bit> compiled
Compiling verilog file "adder_subtractor_1bit.v" in library work
Module <adder_subtractor_2bit> compiled
Compiling verilog file "update_capacity.v" in library work
Module <adder_subtractor_1bit> compiled
Compiling verilog file "token_production.v" in library work
Module <update_capacity> compiled
Compiling verilog file "time_calculate.v" in library work
Module <token_production> compiled
Compiling verilog file "parking_capacity_counter.v" in library work
Module <time_calculate> compiled
Compiling verilog file "exit_park.v" in library work
Module <parking_capacity_counter> compiled
Compiling verilog file "entry_park.v" in library work
Module <exit_park> compiled
Compiling verilog file "calculate_new_capacity.v" in library work
Module <entry_park> compiled
Compiling verilog file "smart_parking.v" in library work
Module <calculate_new_capacity> compiled
Module <smart_parking> compiled
No errors in compilation
Analysis of file <"smart_parking.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <smart_parking> in library <work>.

Analyzing hierarchy for module <entry_park> in library <work>.

Analyzing hierarchy for module <token_production> in library <work>.

Analyzing hierarchy for module <exit_park> in library <work>.

Analyzing hierarchy for module <calculate_new_capacity> in library <work>.

Analyzing hierarchy for module <time_calculate> in library <work>.

Analyzing hierarchy for module <parking_capacity_counter> in library <work>.

Analyzing hierarchy for module <update_capacity> in library <work>.

Analyzing hierarchy for module <entry_checker> in library <work>.

Analyzing hierarchy for module <park_space_number> in library <work>.

Analyzing hierarchy for module <decrypt> in library <work>.

Analyzing hierarchy for module <exit_parking_lot> in library <work>.

Analyzing hierarchy for module <adder_subtractor_8bit> in library <work>.

Analyzing hierarchy for module <adder_subtractor_1bit> in library <work>.

Analyzing hierarchy for module <adder_subtractor_2bit> in library <work>.

Analyzing hierarchy for module <adder_subtractor_3bit> in library <work>.

Analyzing hierarchy for module <adder_subtractor_4bit> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <smart_parking>.
Module <smart_parking> is correct for synthesis.
 
Analyzing module <entry_park> in library <work>.
Module <entry_park> is correct for synthesis.
 
Analyzing module <entry_checker> in library <work>.
Module <entry_checker> is correct for synthesis.
 
Analyzing module <park_space_number> in library <work>.
Module <park_space_number> is correct for synthesis.
 
Analyzing module <token_production> in library <work>.
Module <token_production> is correct for synthesis.
 
Analyzing module <exit_park> in library <work>.
Module <exit_park> is correct for synthesis.
 
Analyzing module <decrypt> in library <work>.
Module <decrypt> is correct for synthesis.
 
Analyzing module <exit_parking_lot> in library <work>.
Module <exit_parking_lot> is correct for synthesis.
 
Analyzing module <calculate_new_capacity> in library <work>.
Module <calculate_new_capacity> is correct for synthesis.
 
Analyzing module <time_calculate> in library <work>.
Module <time_calculate> is correct for synthesis.
 
Analyzing module <adder_subtractor_8bit> in library <work>.
Module <adder_subtractor_8bit> is correct for synthesis.
 
Analyzing module <full_adder> in library <work>.
Module <full_adder> is correct for synthesis.
 
Analyzing module <parking_capacity_counter> in library <work>.
Module <parking_capacity_counter> is correct for synthesis.
 
Analyzing module <adder_subtractor_1bit> in library <work>.
Module <adder_subtractor_1bit> is correct for synthesis.
 
Analyzing module <adder_subtractor_2bit> in library <work>.
Module <adder_subtractor_2bit> is correct for synthesis.
 
Analyzing module <adder_subtractor_3bit> in library <work>.
Module <adder_subtractor_3bit> is correct for synthesis.
 
Analyzing module <adder_subtractor_4bit> in library <work>.
Module <adder_subtractor_4bit> is correct for synthesis.
 
Analyzing module <update_capacity> in library <work>.
Module <update_capacity> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <token_production>.
    Related source file is "token_production.v".
    Found 3-bit xor2 for signal <token_reg>.
Unit <token_production> synthesized.


Synthesizing Unit <calculate_new_capacity>.
    Related source file is "calculate_new_capacity.v".
    Found 8-bit xor2 for signal <new_capacity>.
Unit <calculate_new_capacity> synthesized.


Synthesizing Unit <update_capacity>.
    Related source file is "update_capacity.v".
WARNING:Xst:737 - Found 8-bit latch for signal <$old_cap_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit subtractor for signal <parking_capacity_new>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <update_capacity> synthesized.


Synthesizing Unit <entry_checker>.
    Related source file is "entry_checker.v".
Unit <entry_checker> synthesized.


Synthesizing Unit <park_space_number>.
    Related source file is "park_space_number.v".
INFO:Xst:1608 - Relative priorities of control signals on register <Q> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 3-bit latch for signal <Mtridata_park_number_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtrien_park_number_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit tristate buffer for signal <park_number_reg>.
    Summary:
	inferred   3 Tristate(s).
Unit <park_space_number> synthesized.


Synthesizing Unit <decrypt>.
    Related source file is "decrypt.v".
    Found 3-bit tristate buffer for signal <park_number_reg>.
    Found 3-bit xor2 for signal <park_number_reg$xor0000> created at line 34.
    Summary:
	inferred   3 Tristate(s).
Unit <decrypt> synthesized.


Synthesizing Unit <exit_parking_lot>.
    Related source file is "exit_parking_lot.v".
Unit <exit_parking_lot> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "full_adder.v".
    Found 1-bit xor3 for signal <S>.
    Summary:
	inferred   1 Xor(s).
Unit <full_adder> synthesized.


Synthesizing Unit <entry_park>.
    Related source file is "entry_park.v".
Unit <entry_park> synthesized.


Synthesizing Unit <exit_park>.
    Related source file is "exit_park.v".
Unit <exit_park> synthesized.


Synthesizing Unit <adder_subtractor_8bit>.
    Related source file is "adder_subtractor_8bit.v".
Unit <adder_subtractor_8bit> synthesized.


Synthesizing Unit <adder_subtractor_1bit>.
    Related source file is "adder_subtractor_1bit.v".
    Found 1-bit xor2 for signal <$xor0000> created at line 32.
Unit <adder_subtractor_1bit> synthesized.


Synthesizing Unit <adder_subtractor_2bit>.
    Related source file is "adder_subtractor_2bit.v".
    Found 1-bit xor2 for signal <$xor0000> created at line 32.
    Found 1-bit xor2 for signal <$xor0001> created at line 33.
Unit <adder_subtractor_2bit> synthesized.


Synthesizing Unit <adder_subtractor_3bit>.
    Related source file is "adder_subtractor_3bit.v".
Unit <adder_subtractor_3bit> synthesized.


Synthesizing Unit <adder_subtractor_4bit>.
    Related source file is "adder_subtractor_4bit.v".
Unit <adder_subtractor_4bit> synthesized.


Synthesizing Unit <time_calculate>.
    Related source file is "time_calculate.v".
WARNING:Xst:646 - Signal <Cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <time_calculate> synthesized.


Synthesizing Unit <parking_capacity_counter>.
    Related source file is "parking_capacity_counter.v".
Unit <parking_capacity_counter> synthesized.


Synthesizing Unit <smart_parking>.
    Related source file is "smart_parking.v".
Unit <smart_parking> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Latches                                              : 3
 1-bit latch                                           : 1
 3-bit latch                                           : 1
 8-bit latch                                           : 1
# Tristates                                            : 2
 3-bit tristate buffer                                 : 2
# Xors                                                 : 34
 1-bit xor2                                            : 8
 1-bit xor3                                            : 23
 3-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Latches                                              : 3
 1-bit latch                                           : 1
 3-bit latch                                           : 1
 8-bit latch                                           : 1
# Xors                                                 : 34
 1-bit xor2                                            : 8
 1-bit xor3                                            : 23
 3-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit smart_parking: 3 internal tristates are replaced by logic (pull-up yes): m3_1/park_number<0>, m3_1/park_number<1>, m3_1/park_number<2>.
WARNING:Xst:2042 - Unit park_space_number: 3 internal tristates are replaced by logic (pull-up yes): park_number_reg<0>, park_number_reg<1>, park_number_reg<2>.

Optimizing unit <smart_parking> ...

Optimizing unit <park_space_number> ...

Optimizing unit <adder_subtractor_8bit> ...

Optimizing unit <parking_capacity_counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block smart_parking, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : smart_parking.ngr
Top Level Output File Name         : smart_parking
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 111
#      GND                         : 1
#      LUT2                        : 15
#      LUT3                        : 23
#      LUT4                        : 52
#      MUXCY                       : 7
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 12
#      LD                          : 1
#      LDCP                        : 11
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 50
#      IBUF                        : 26
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       53  out of   3584     1%  
 Number of Slice Flip Flops:             12  out of   7168     0%  
 Number of 4 input LUTs:                 90  out of   7168     1%  
 Number of IOs:                          53
 Number of bonded IOBs:                  50  out of    141    35%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                 | Load  |
--------------------------------------------------------------------------------+---------------------------------------+-------+
parking_capacity<0>                                                             | IBUF+BUFG                             | 11    |
m1/psn/Mtrien_park_number_reg_not0001(m1/psn/Mtrien_park_number_reg_not000116:O)| NONE(*)(m1/psn/Mtrien_park_number_reg)| 1     |
--------------------------------------------------------------------------------+---------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------+----------------------------------------+-------+
Control Signal                                                                              | Buffer(FF name)                        | Load  |
--------------------------------------------------------------------------------------------+----------------------------------------+-------+
N0(XST_GND:G)                                                                               | NONE(m6/_old_cap_13_0)                 | 1     |
m1/psn/Mtridata_park_number_reg_0__or0000(m1/psn/Mtridata_park_number_reg_0__or00001:O)     | NONE(m1/psn/Mtridata_park_number_reg_0)| 1     |
m1/psn/Mtridata_park_number_reg_0__or0001(m1/psn/Mtridata_park_number_reg_0__or00011:O)     | NONE(m1/psn/Mtridata_park_number_reg_0)| 1     |
m1/psn/Mtridata_park_number_reg_1__and0000(m1/psn/Mtridata_park_number_reg_1__and00001:O)   | NONE(m1/psn/Mtridata_park_number_reg_1)| 1     |
m1/psn/Mtridata_park_number_reg_1__or0000(m1/psn/Mtridata_park_number_reg_1__or00001:O)     | NONE(m1/psn/Mtridata_park_number_reg_1)| 1     |
m1/psn/Mtridata_park_number_reg_2__and0000(m1/psn/Mtridata_park_number_reg_2__and00001_f5:O)| NONE(m1/psn/Mtridata_park_number_reg_2)| 1     |
m1/psn/Mtridata_park_number_reg_2__or0000(m1/psn/Mtridata_park_number_reg_2__or00001:O)     | NONE(m1/psn/Mtridata_park_number_reg_2)| 1     |
m6/_old_cap_13_0__or0000(m6/_old_cap_13_0__or00001:O)                                       | NONE(m6/_old_cap_13_0)                 | 1     |
m6/_old_cap_13_1__and0000(m6/_old_cap_13_1__and00001:O)                                     | NONE(m6/_old_cap_13_1)                 | 1     |
m6/_old_cap_13_1__or0000(m6/_old_cap_13_1__or00001:O)                                       | NONE(m6/_old_cap_13_1)                 | 1     |
m6/_old_cap_13_2__and0000(m6/_old_cap_13_2__and00001:O)                                     | NONE(m6/_old_cap_13_2)                 | 1     |
m6/_old_cap_13_2__or0000(m6/_old_cap_13_2__or00001:O)                                       | NONE(m6/_old_cap_13_2)                 | 1     |
m6/_old_cap_13_3__and0000(m6/old_cap_13_mux0000<4>1:O)                                      | NONE(m6/_old_cap_13_3)                 | 1     |
m6/_old_cap_13_3__or0000(m6/_old_cap_13_3__or00001:O)                                       | NONE(m6/_old_cap_13_3)                 | 1     |
m6/_old_cap_13_4__and0000(m6/old_cap_13_mux0000<3>1:O)                                      | NONE(m6/_old_cap_13_4)                 | 1     |
m6/_old_cap_13_4__or0000(m6/_old_cap_13_4__or00001:O)                                       | NONE(m6/_old_cap_13_4)                 | 1     |
m6/_old_cap_13_5__and0000(m6/old_cap_13_mux0000<2>1:O)                                      | NONE(m6/_old_cap_13_5)                 | 1     |
m6/_old_cap_13_5__or0000(m6/_old_cap_13_5__or0000:O)                                        | NONE(m6/_old_cap_13_5)                 | 1     |
m6/_old_cap_13_6__or0000(m6/_old_cap_13_6__or00001:O)                                       | NONE(m6/_old_cap_13_6)                 | 1     |
m6/_old_cap_13_7__or0000(m6/_old_cap_13_7__or00001:O)                                       | NONE(m6/_old_cap_13_7)                 | 1     |
parking_capacity<6>                                                                         | IBUF                                   | 1     |
parking_capacity<7>                                                                         | IBUF                                   | 1     |
--------------------------------------------------------------------------------------------+----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 4.219ns
   Maximum output required time after clock: 16.235ns
   Maximum combinational path delay: 16.696ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'parking_capacity<0>'
  Total number of paths / destination ports: 38 / 10
-------------------------------------------------------------------------
Offset:              4.219ns (Levels of Logic = 3)
  Source:            parking_capacity<4> (PAD)
  Destination:       m6/_old_cap_13_1 (LATCH)
  Destination Clock: parking_capacity<0> falling

  Data Path: parking_capacity<4> to m6/_old_cap_13_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.715   1.304  parking_capacity_4_IBUF (parking_capacity_4_IBUF)
     LUT3:I0->O            3   0.479   1.066  m6/old_cap_13_mux0000<6>11 (N02)
     LUT3:I0->O            2   0.479   0.000  m6/old_cap_13_mux0000<5>1 (m6/old_cap_13_mux0000<5>)
     LDCP:D                    0.176          m6/_old_cap_13_2
    ----------------------------------------
    Total                      4.219ns (1.849ns logic, 2.370ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/psn/Mtrien_park_number_reg_not0001'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              4.126ns (Levels of Logic = 3)
  Source:            parking_capacity<6> (PAD)
  Destination:       m1/psn/Mtrien_park_number_reg (LATCH)
  Destination Clock: m1/psn/Mtrien_park_number_reg_not0001 falling

  Data Path: parking_capacity<6> to m1/psn/Mtrien_park_number_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.715   1.438  parking_capacity_6_IBUF (m6/_old_cap_13_6__and0000)
     LUT4:I0->O            4   0.479   0.838  m1/enable9 (m1/enable9)
     LUT3:I2->O            1   0.479   0.000  m1/psn/Mtrien_park_number_reg_mux00001 (m1/psn/Mtrien_park_number_reg_mux0000)
     LD:D                      0.176          m1/psn/Mtrien_park_number_reg
    ----------------------------------------
    Total                      4.126ns (1.849ns logic, 2.277ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'parking_capacity<0>'
  Total number of paths / destination ports: 1500 / 16
-------------------------------------------------------------------------
Offset:              16.235ns (Levels of Logic = 14)
  Source:            m6/_old_cap_13_0 (LATCH)
  Destination:       parked<2> (PAD)
  Source Clock:      parking_capacity<0> falling

  Data Path: m6/_old_cap_13_0 to parked<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.551   0.851  m6/_old_cap_13_0 (m6/_old_cap_13_0)
     LUT2:I1->O            1   0.479   0.000  m6/Msub_parking_capacity_new_lut<0> (m6/Msub_parking_capacity_new_lut<0>)
     MUXCY:S->O            1   0.435   0.000  m6/Msub_parking_capacity_new_cy<0> (m6/Msub_parking_capacity_new_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  m6/Msub_parking_capacity_new_cy<1> (m6/Msub_parking_capacity_new_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  m6/Msub_parking_capacity_new_cy<2> (m6/Msub_parking_capacity_new_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  m6/Msub_parking_capacity_new_cy<3> (m6/Msub_parking_capacity_new_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  m6/Msub_parking_capacity_new_cy<4> (m6/Msub_parking_capacity_new_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  m6/Msub_parking_capacity_new_cy<5> (m6/Msub_parking_capacity_new_cy<5>)
     XORCY:CI->O           1   0.786   0.851  m6/Msub_parking_capacity_new_xor<6> (parking_capacity_new<6>)
     LUT4:I1->O            4   0.479   1.074  m3_2/Mxor_new_capacity_Result<6>1 (new_capacity_6_OBUF)
     LUT4:I0->O            7   0.479   1.201  m5/a7/f1/Mxor_S_xo<0>21 (m5/N8)
     LUT4:I0->O            2   0.479   1.040  m5/a8/f4/Mxor_S_xo<0>3 (m5/N5)
     LUT2:I0->O            1   0.479   0.704  m5/a8/f3/Mxor_S_xo<0>_SW1 (N12)
     LUT4:I3->O            1   0.479   0.681  m5/a8/f3/Mxor_S_xo<0> (parked_2_OBUF)
     OBUF:I->O                 4.909          parked_2_OBUF (parked<2>)
    ----------------------------------------
    Total                     16.235ns (9.832ns logic, 6.402ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/psn/Mtrien_park_number_reg_not0001'
  Total number of paths / destination ports: 600 / 16
-------------------------------------------------------------------------
Offset:              15.080ns (Levels of Logic = 7)
  Source:            m1/psn/Mtrien_park_number_reg (LATCH)
  Destination:       parked<2> (PAD)
  Source Clock:      m1/psn/Mtrien_park_number_reg_not0001 falling

  Data Path: m1/psn/Mtrien_park_number_reg to parked<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.551   0.830  m1/psn/Mtrien_park_number_reg (m1/psn/Mtrien_park_number_reg)
     LUT3:I2->O            8   0.479   1.216  m3_1/park_number<0>LogicTrst1 (m3_1/park_number<0>)
     LUT4:I0->O            4   0.479   1.074  m3_2/Mxor_new_capacity_Result<6>1 (new_capacity_6_OBUF)
     LUT4:I0->O            7   0.479   1.201  m5/a7/f1/Mxor_S_xo<0>21 (m5/N8)
     LUT4:I0->O            2   0.479   1.040  m5/a8/f4/Mxor_S_xo<0>3 (m5/N5)
     LUT2:I0->O            1   0.479   0.704  m5/a8/f3/Mxor_S_xo<0>_SW1 (N12)
     LUT4:I3->O            1   0.479   0.681  m5/a8/f3/Mxor_S_xo<0> (parked_2_OBUF)
     OBUF:I->O                 4.909          parked_2_OBUF (parked<2>)
    ----------------------------------------
    Total                     15.080ns (8.334ns logic, 6.746ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2287 / 24
-------------------------------------------------------------------------
Delay:               16.696ns (Levels of Logic = 13)
  Source:            parking_capacity<2> (PAD)
  Destination:       parked<2> (PAD)

  Data Path: parking_capacity<2> to parked<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  parking_capacity_2_IBUF (parking_capacity_2_IBUF)
     LUT2:I0->O            1   0.479   0.000  m6/Msub_parking_capacity_new_lut<2> (m6/Msub_parking_capacity_new_lut<2>)
     MUXCY:S->O            1   0.435   0.000  m6/Msub_parking_capacity_new_cy<2> (m6/Msub_parking_capacity_new_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  m6/Msub_parking_capacity_new_cy<3> (m6/Msub_parking_capacity_new_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  m6/Msub_parking_capacity_new_cy<4> (m6/Msub_parking_capacity_new_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  m6/Msub_parking_capacity_new_cy<5> (m6/Msub_parking_capacity_new_cy<5>)
     XORCY:CI->O           1   0.786   0.851  m6/Msub_parking_capacity_new_xor<6> (parking_capacity_new<6>)
     LUT4:I1->O            4   0.479   1.074  m3_2/Mxor_new_capacity_Result<6>1 (new_capacity_6_OBUF)
     LUT4:I0->O            7   0.479   1.201  m5/a7/f1/Mxor_S_xo<0>21 (m5/N8)
     LUT4:I0->O            2   0.479   1.040  m5/a8/f4/Mxor_S_xo<0>3 (m5/N5)
     LUT2:I0->O            1   0.479   0.704  m5/a8/f3/Mxor_S_xo<0>_SW1 (N12)
     LUT4:I3->O            1   0.479   0.681  m5/a8/f3/Mxor_S_xo<0> (parked_2_OBUF)
     OBUF:I->O                 4.909          parked_2_OBUF (parked<2>)
    ----------------------------------------
    Total                     16.696ns (9.885ns logic, 6.810ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.63 secs
 
--> 

Total memory usage is 4513608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    3 (   0 filtered)

