/* Generated by Yosys 0.60+39 (git sha1 49feaa114, g++ 15.2.1 -fPIC -O3) */

module IntMultiplier_24x24_48_Freq400_uid5(clk, X, Y, R);
  input clk;
  wire clk;
  input [23:0] X;
  wire [23:0] X;
  input [23:0] Y;
  wire [23:0] Y;
  output [47:0] R;
  wire [47:0] R;
  wire [47:0] _0_;
  wire [47:0] rr;
  wire [23:0] xx;
  wire [23:0] yy;
  assign _0_ = { 24'h000000, xx } * { 24'h000000, yy };
  assign xx = X;
  assign yy = Y;
  assign rr = _0_;
  assign R = rr;
endmodule
