// Seed: 2694196564
module module_0 (
    input wor id_0,
    input supply0 id_1
);
  assign id_3[~1] = 1;
  assign module_2.id_7 = 0;
endmodule
macromodule module_1 (
    input supply0 id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4,
    input supply1 id_5
);
  supply1 id_7 = id_3;
  logic [7:0] id_8;
  always_ff $display;
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  always id_8[1] = id_1;
endmodule
