LIBRARY ieee;
use ieee.std_logic_1164.ALL;
entity fa_swornim IS
PORT(
A: IN STD_LOGIC;
B:IN STD_LOGIC;
C: IN STD_LOGIC;
SUM: OUT STD_LOGIC;
CARRY:OUT STD_LOGIC
);
end fa_swornim;
ARCHITECTURE BEHAVIOUR of fa_swornim IS
BEGIN
SUM <= (A XOR B) XOR C;
CARRY <= (A AND B) OR(B AND C) OR (A AND C);
END BEHAVIOUR;
