Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at top.v(222): extended using "x" or "z" File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/top.v Line: 222
Info (10281): Verilog HDL Declaration information at uart.v(54): object "data_reg" differs only in case from object "DATA_REG" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/uart.v Line: 54
Info (10281): Verilog HDL Declaration information at uart.v(55): object "status_reg" differs only in case from object "STATUS_REG" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/uart.v Line: 55
Info (10281): Verilog HDL Declaration information at uart.v(57): object "control_reg" differs only in case from object "CONTROL_REG" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/uart.v Line: 57
Info (10281): Verilog HDL Declaration information at uart.v(58): object "brd_reg" differs only in case from object "BRD_REG" in the same scope File: C:/Users/Archit Jaiswal/OneDrive - University of Texas at Arlington/Desktop/UTA/SoC/gpio/uart.v Line: 58
