Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Sep 14 22:23:29 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Proto_timing_summary_routed.rpt -pb Proto_timing_summary_routed.pb -rpx Proto_timing_summary_routed.rpx -warn_on_violation
| Design       : Proto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCH-2     Warning   Same min and max delay values on IO port                                                               28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.426        0.000                      0                  486        0.105        0.000                      0                  486        3.000        0.000                       0                   252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)               Period(ns)      Frequency(MHz)
-----        ------------               ----------      --------------
sys_clk_pin  {0.000 5.000}              10.000          100.000         
  CLKFBIN    {0.000 5.000}              10.000          100.000         
  CLKOUT_48  {0.000 10.417}             20.833          48.000          
uart_clk     {0.000 52083.498}          104166.997      0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  CLKOUT_48         0.426        0.000                      0                  484        0.105        0.000                      0                  484        9.917        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT_48          CLKOUT_48               16.868        0.000                      0                    2        1.002        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        uart_clk      CLKOUT_48     
(none)        CLKOUT_48     uart_clk      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_48
  To Clock:  CLKOUT_48

Setup :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.250ns  (logic 7.050ns (34.814%)  route 13.200ns (65.186%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 26.597 - 20.833 ) 
    Source Clock Delay      (SCD):    6.187ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.636     6.187    bldcUart/clk_48mhz
    SLICE_X4Y0           FDRE                                         r  bldcUart/setData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.456     6.643 r  bldcUart/setData_reg[4]/Q
                         net (fo=14, routed)          0.961     7.605    bldcUart/setData_reg_n_0_[4]
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  bldcUart/msgBuffer[4][3]_i_106/O
                         net (fo=11, routed)          0.624     8.352    bldcUart/msgBuffer[4][3]_i_106_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.124     8.476 r  bldcUart/msgBuffer[4][3]_i_136/O
                         net (fo=89, routed)          1.330     9.806    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.930 r  bldcUart/msgBuffer[4][3]_i_283/O
                         net (fo=1, routed)           0.657    10.588    bldcUart/msgBuffer[4][3]_i_283_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.986 r  bldcUart/msgBuffer_reg[4][3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.986    bldcUart/msgBuffer_reg[4][3]_i_252_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.100 r  bldcUart/msgBuffer_reg[4][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    11.100    bldcUart/msgBuffer_reg[4][3]_i_221_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.214 r  bldcUart/msgBuffer_reg[4][3]_i_196/CO[3]
                         net (fo=1, routed)           0.000    11.214    bldcUart/msgBuffer_reg[4][3]_i_196_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.436 r  bldcUart/msgBuffer_reg[4][3]_i_180/O[0]
                         net (fo=4, routed)           0.835    12.271    bldcUart/msgBuffer_reg[4][3]_i_180_n_7
    SLICE_X15Y5          LUT5 (Prop_lut5_I0_O)        0.329    12.600 r  bldcUart/msgBuffer[4][3]_i_151/O
                         net (fo=2, routed)           0.675    13.275    bldcUart/msgBuffer[4][3]_i_151_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.327    13.602 r  bldcUart/msgBuffer[4][3]_i_155/O
                         net (fo=1, routed)           0.000    13.602    bldcUart/msgBuffer[4][3]_i_155_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.115 r  bldcUart/msgBuffer_reg[4][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.115    bldcUart/msgBuffer_reg[4][3]_i_135_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 r  bldcUart/msgBuffer_reg[4][3]_i_139/O[2]
                         net (fo=6, routed)           0.841    15.195    bldcUart/msgBuffer_reg[4][3]_i_139_n_5
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.301    15.496 r  bldcUart/msgBuffer[4][3]_i_162/O
                         net (fo=1, routed)           0.000    15.496    bldcUart/msgBuffer[4][3]_i_162_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.076 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[2]
                         net (fo=3, routed)           0.429    16.504    bldcUart/msgBuffer_reg[4][3]_i_138_n_5
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.302    16.806 r  bldcUart/msgBuffer[4][3]_i_145/O
                         net (fo=1, routed)           0.000    16.806    bldcUart/msgBuffer[4][3]_i_145_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.058 r  bldcUart/msgBuffer_reg[4][3]_i_107/O[0]
                         net (fo=1, routed)           0.581    17.639    bldcUart/msgBuffer_reg[4][3]_i_107_n_7
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.295    17.934 r  bldcUart/msgBuffer[4][3]_i_102/O
                         net (fo=1, routed)           0.000    17.934    bldcUart/msgBuffer[4][3]_i_102_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.182 r  bldcUart/msgBuffer_reg[4][3]_i_61/O[3]
                         net (fo=28, routed)          0.649    18.831    bldcUart/msgBuffer_reg[4][3]_i_61_n_4
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.301    19.132 r  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=114, routed)         0.782    19.914    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I1_O)        0.332    20.246 r  bldcUart/msgBuffer[4][3]_i_68/O
                         net (fo=2, routed)           0.618    20.864    bldcUart/msgBuffer[4][3]_i_68_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124    20.988 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.793    21.780    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.904 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          0.911    22.815    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.322 r  bldcUart/msgBuffer_reg[4][2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.322    bldcUart/msgBuffer_reg[4][2]_i_69_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.436 r  bldcUart/msgBuffer_reg[4][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.436    bldcUart/msgBuffer_reg[4][2]_i_31_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.550 f  bldcUart/msgBuffer_reg[4][2]_i_15/CO[3]
                         net (fo=3, routed)           1.314    24.863    bldcUart/p_70_in
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    24.987 f  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.737    25.725    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.849 f  bldcUart/msgBuffer[4][1]_i_3/O
                         net (fo=1, routed)           0.465    26.314    bldcUart/msgBuffer[4][1]_i_3_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.124    26.438 r  bldcUart/msgBuffer[4][1]_i_1/O
                         net (fo=1, routed)           0.000    26.438    bldcUart/msgBuffer[1]
    SLICE_X9Y15          FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.444    26.597    bldcUart/clk_48mhz
    SLICE_X9Y15          FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/C
                         clock pessimism              0.312    26.909    
                         clock uncertainty           -0.075    26.834    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.029    26.863    bldcUart/msgBuffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         26.863    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.162ns  (logic 7.050ns (34.966%)  route 13.112ns (65.034%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 26.593 - 20.833 ) 
    Source Clock Delay      (SCD):    6.187ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.636     6.187    bldcUart/clk_48mhz
    SLICE_X4Y0           FDRE                                         r  bldcUart/setData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.456     6.643 r  bldcUart/setData_reg[4]/Q
                         net (fo=14, routed)          0.961     7.605    bldcUart/setData_reg_n_0_[4]
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  bldcUart/msgBuffer[4][3]_i_106/O
                         net (fo=11, routed)          0.624     8.352    bldcUart/msgBuffer[4][3]_i_106_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.124     8.476 r  bldcUart/msgBuffer[4][3]_i_136/O
                         net (fo=89, routed)          1.330     9.806    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.930 r  bldcUart/msgBuffer[4][3]_i_283/O
                         net (fo=1, routed)           0.657    10.588    bldcUart/msgBuffer[4][3]_i_283_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.986 r  bldcUart/msgBuffer_reg[4][3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.986    bldcUart/msgBuffer_reg[4][3]_i_252_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.100 r  bldcUart/msgBuffer_reg[4][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    11.100    bldcUart/msgBuffer_reg[4][3]_i_221_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.214 r  bldcUart/msgBuffer_reg[4][3]_i_196/CO[3]
                         net (fo=1, routed)           0.000    11.214    bldcUart/msgBuffer_reg[4][3]_i_196_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.436 r  bldcUart/msgBuffer_reg[4][3]_i_180/O[0]
                         net (fo=4, routed)           0.835    12.271    bldcUart/msgBuffer_reg[4][3]_i_180_n_7
    SLICE_X15Y5          LUT5 (Prop_lut5_I0_O)        0.329    12.600 r  bldcUart/msgBuffer[4][3]_i_151/O
                         net (fo=2, routed)           0.675    13.275    bldcUart/msgBuffer[4][3]_i_151_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.327    13.602 r  bldcUart/msgBuffer[4][3]_i_155/O
                         net (fo=1, routed)           0.000    13.602    bldcUart/msgBuffer[4][3]_i_155_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.115 r  bldcUart/msgBuffer_reg[4][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.115    bldcUart/msgBuffer_reg[4][3]_i_135_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 r  bldcUart/msgBuffer_reg[4][3]_i_139/O[2]
                         net (fo=6, routed)           0.841    15.195    bldcUart/msgBuffer_reg[4][3]_i_139_n_5
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.301    15.496 r  bldcUart/msgBuffer[4][3]_i_162/O
                         net (fo=1, routed)           0.000    15.496    bldcUart/msgBuffer[4][3]_i_162_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.076 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[2]
                         net (fo=3, routed)           0.429    16.504    bldcUart/msgBuffer_reg[4][3]_i_138_n_5
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.302    16.806 r  bldcUart/msgBuffer[4][3]_i_145/O
                         net (fo=1, routed)           0.000    16.806    bldcUart/msgBuffer[4][3]_i_145_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.058 r  bldcUart/msgBuffer_reg[4][3]_i_107/O[0]
                         net (fo=1, routed)           0.581    17.639    bldcUart/msgBuffer_reg[4][3]_i_107_n_7
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.295    17.934 r  bldcUart/msgBuffer[4][3]_i_102/O
                         net (fo=1, routed)           0.000    17.934    bldcUart/msgBuffer[4][3]_i_102_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.182 r  bldcUart/msgBuffer_reg[4][3]_i_61/O[3]
                         net (fo=28, routed)          0.649    18.831    bldcUart/msgBuffer_reg[4][3]_i_61_n_4
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.301    19.132 r  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=114, routed)         0.782    19.914    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I1_O)        0.332    20.246 r  bldcUart/msgBuffer[4][3]_i_68/O
                         net (fo=2, routed)           0.618    20.864    bldcUart/msgBuffer[4][3]_i_68_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124    20.988 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.793    21.780    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.904 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          0.911    22.815    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.322 r  bldcUart/msgBuffer_reg[4][2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.322    bldcUart/msgBuffer_reg[4][2]_i_69_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.436 r  bldcUart/msgBuffer_reg[4][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.436    bldcUart/msgBuffer_reg[4][2]_i_31_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.550 f  bldcUart/msgBuffer_reg[4][2]_i_15/CO[3]
                         net (fo=3, routed)           1.314    24.863    bldcUart/p_70_in
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    24.987 f  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.571    25.558    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.124    25.682 r  bldcUart/msgBuffer[4][0]_i_2/O
                         net (fo=1, routed)           0.544    26.226    bldcUart/msgBuffer[4][0]_i_2_n_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I1_O)        0.124    26.350 r  bldcUart/msgBuffer[4][0]_i_1/O
                         net (fo=1, routed)           0.000    26.350    bldcUart/msgBuffer[4][0]_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.440    26.593    bldcUart/clk_48mhz
    SLICE_X14Y18         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/C
                         clock pessimism              0.312    26.905    
                         clock uncertainty           -0.075    26.830    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)        0.077    26.907    bldcUart/msgBuffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         26.907    
                         arrival time                         -26.350    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.876ns  (logic 8.441ns (42.469%)  route 11.435ns (57.531%))
  Logic Levels:           29  (CARRY4=17 LUT3=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 26.661 - 20.833 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.569     6.120    bldcUart/clk_48mhz
    SLICE_X9Y4           FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.456     6.576 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.107     7.683    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I3_O)        0.124     7.807 r  bldcUart/msgBuffer[4][3]_i_156/O
                         net (fo=1, routed)           0.447     8.254    bldcUart/msgBuffer[4][3]_i_156_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.378 r  bldcUart/msgBuffer[4][3]_i_137/O
                         net (fo=77, routed)          1.347     9.726    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.153     9.879 r  bldcUart/msgBuffer[2][1]_i_221/O
                         net (fo=3, routed)           0.737    10.615    bldcUart/msgBuffer[2][1]_i_221_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611    11.226 r  bldcUart/msgBuffer_reg[2][1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.226    bldcUart/msgBuffer_reg[2][1]_i_309_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.343 r  bldcUart/msgBuffer_reg[2][1]_i_291/CO[3]
                         net (fo=1, routed)           0.000    11.343    bldcUart/msgBuffer_reg[2][1]_i_291_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.460 r  bldcUart/msgBuffer_reg[2][1]_i_262/CO[3]
                         net (fo=1, routed)           0.000    11.460    bldcUart/msgBuffer_reg[2][1]_i_262_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.617 f  bldcUart/msgBuffer_reg[2][1]_i_237/CO[1]
                         net (fo=33, routed)          0.886    12.503    bldcUart/msgBuffer_reg[2][1]_i_237_n_2
    SLICE_X11Y2          LUT3 (Prop_lut3_I1_O)        0.361    12.864 r  bldcUart/msgBuffer[2][1]_i_269/O
                         net (fo=2, routed)           0.690    13.554    bldcUart/msgBuffer[2][1]_i_269_n_0
    SLICE_X11Y2          LUT4 (Prop_lut4_I3_O)        0.327    13.881 r  bldcUart/msgBuffer[2][1]_i_273/O
                         net (fo=1, routed)           0.000    13.881    bldcUart/msgBuffer[2][1]_i_273_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.282 r  bldcUart/msgBuffer_reg[2][1]_i_239/CO[3]
                         net (fo=1, routed)           0.000    14.282    bldcUart/msgBuffer_reg[2][1]_i_239_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.396    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  bldcUart/msgBuffer_reg[2][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.510    bldcUart/msgBuffer_reg[2][1]_i_178_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.749 r  bldcUart/msgBuffer_reg[2][1]_i_165/O[2]
                         net (fo=2, routed)           0.828    15.577    bldcUart/msgBuffer_reg[2][1]_i_165_n_5
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.331    15.908 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=2, routed)           0.674    16.582    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.331    16.913 r  bldcUart/msgBuffer[2][1]_i_158/O
                         net (fo=1, routed)           0.000    16.913    bldcUart/msgBuffer[2][1]_i_158_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.289 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.289    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.612 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.528    18.140    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    18.870 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.530    19.399    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.303    19.702 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    19.702    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.078 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.078    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.297 r  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.992    21.290    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.295    21.585 r  bldcUart/msgBuffer[2][1]_i_121/O
                         net (fo=4, routed)           0.974    22.559    bldcUart/msgBuffer[2][1]_i_121_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    23.194 r  bldcUart/msgBuffer_reg[2][1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    23.194    bldcUart/msgBuffer_reg[2][1]_i_87_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  bldcUart/msgBuffer_reg[2][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.308    bldcUart/msgBuffer_reg[2][1]_i_49_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  bldcUart/msgBuffer_reg[2][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.422    bldcUart/msgBuffer_reg[2][1]_i_18_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.650 r  bldcUart/msgBuffer_reg[2][1]_i_6/CO[2]
                         net (fo=3, routed)           1.025    24.675    bldcUart/p_19_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.313    24.988 r  bldcUart/msgBuffer[2][0]_i_5/O
                         net (fo=1, routed)           0.669    25.658    bldcUart/msgBuffer[2][0]_i_5_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    25.782 r  bldcUart/msgBuffer[2][0]_i_3/O
                         net (fo=1, routed)           0.000    25.782    bldcUart/msgBuffer[2][0]_i_3_n_0
    SLICE_X2Y20          MUXF7 (Prop_muxf7_I1_O)      0.214    25.996 r  bldcUart/msgBuffer_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000    25.996    bldcUart/msgBuffer_reg[2][0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.508    26.661    bldcUart/clk_48mhz
    SLICE_X2Y20          FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/C
                         clock pessimism              0.312    26.973    
                         clock uncertainty           -0.075    26.898    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.113    27.011    bldcUart/msgBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         27.011    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.530ns  (logic 6.926ns (35.463%)  route 12.604ns (64.537%))
  Logic Levels:           26  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 26.597 - 20.833 ) 
    Source Clock Delay      (SCD):    6.187ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.636     6.187    bldcUart/clk_48mhz
    SLICE_X4Y0           FDRE                                         r  bldcUart/setData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.456     6.643 r  bldcUart/setData_reg[4]/Q
                         net (fo=14, routed)          0.961     7.605    bldcUart/setData_reg_n_0_[4]
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  bldcUart/msgBuffer[4][3]_i_106/O
                         net (fo=11, routed)          0.624     8.352    bldcUart/msgBuffer[4][3]_i_106_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.124     8.476 r  bldcUart/msgBuffer[4][3]_i_136/O
                         net (fo=89, routed)          1.330     9.806    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.930 r  bldcUart/msgBuffer[4][3]_i_283/O
                         net (fo=1, routed)           0.657    10.588    bldcUart/msgBuffer[4][3]_i_283_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.986 r  bldcUart/msgBuffer_reg[4][3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.986    bldcUart/msgBuffer_reg[4][3]_i_252_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.100 r  bldcUart/msgBuffer_reg[4][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    11.100    bldcUart/msgBuffer_reg[4][3]_i_221_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.214 r  bldcUart/msgBuffer_reg[4][3]_i_196/CO[3]
                         net (fo=1, routed)           0.000    11.214    bldcUart/msgBuffer_reg[4][3]_i_196_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.436 r  bldcUart/msgBuffer_reg[4][3]_i_180/O[0]
                         net (fo=4, routed)           0.835    12.271    bldcUart/msgBuffer_reg[4][3]_i_180_n_7
    SLICE_X15Y5          LUT5 (Prop_lut5_I0_O)        0.329    12.600 r  bldcUart/msgBuffer[4][3]_i_151/O
                         net (fo=2, routed)           0.675    13.275    bldcUart/msgBuffer[4][3]_i_151_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.327    13.602 r  bldcUart/msgBuffer[4][3]_i_155/O
                         net (fo=1, routed)           0.000    13.602    bldcUart/msgBuffer[4][3]_i_155_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.115 r  bldcUart/msgBuffer_reg[4][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.115    bldcUart/msgBuffer_reg[4][3]_i_135_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 r  bldcUart/msgBuffer_reg[4][3]_i_139/O[2]
                         net (fo=6, routed)           0.841    15.195    bldcUart/msgBuffer_reg[4][3]_i_139_n_5
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.301    15.496 r  bldcUart/msgBuffer[4][3]_i_162/O
                         net (fo=1, routed)           0.000    15.496    bldcUart/msgBuffer[4][3]_i_162_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.076 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[2]
                         net (fo=3, routed)           0.429    16.504    bldcUart/msgBuffer_reg[4][3]_i_138_n_5
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.302    16.806 r  bldcUart/msgBuffer[4][3]_i_145/O
                         net (fo=1, routed)           0.000    16.806    bldcUart/msgBuffer[4][3]_i_145_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.058 r  bldcUart/msgBuffer_reg[4][3]_i_107/O[0]
                         net (fo=1, routed)           0.581    17.639    bldcUart/msgBuffer_reg[4][3]_i_107_n_7
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.295    17.934 r  bldcUart/msgBuffer[4][3]_i_102/O
                         net (fo=1, routed)           0.000    17.934    bldcUart/msgBuffer[4][3]_i_102_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.182 r  bldcUart/msgBuffer_reg[4][3]_i_61/O[3]
                         net (fo=28, routed)          0.649    18.831    bldcUart/msgBuffer_reg[4][3]_i_61_n_4
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.301    19.132 r  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=114, routed)         0.782    19.914    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I1_O)        0.332    20.246 r  bldcUart/msgBuffer[4][3]_i_68/O
                         net (fo=2, routed)           0.618    20.864    bldcUart/msgBuffer[4][3]_i_68_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124    20.988 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.793    21.780    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.904 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          0.911    22.815    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.322 r  bldcUart/msgBuffer_reg[4][2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    23.322    bldcUart/msgBuffer_reg[4][2]_i_69_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.436 r  bldcUart/msgBuffer_reg[4][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.436    bldcUart/msgBuffer_reg[4][2]_i_31_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.550 r  bldcUart/msgBuffer_reg[4][2]_i_15/CO[3]
                         net (fo=3, routed)           1.314    24.863    bldcUart/p_70_in
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    24.987 r  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.606    25.594    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I2_O)        0.124    25.718 r  bldcUart/msgBuffer[4][2]_i_1/O
                         net (fo=1, routed)           0.000    25.718    bldcUart/msgBuffer[2]
    SLICE_X15Y15         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.444    26.597    bldcUart/clk_48mhz
    SLICE_X15Y15         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/C
                         clock pessimism              0.312    26.909    
                         clock uncertainty           -0.075    26.834    
    SLICE_X15Y15         FDRE (Setup_fdre_C_D)        0.029    26.863    bldcUart/msgBuffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         26.863    
                         arrival time                         -25.718    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 7.972ns (40.852%)  route 11.542ns (59.148%))
  Logic Levels:           29  (CARRY4=17 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 26.658 - 20.833 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.569     6.120    bldcUart/clk_48mhz
    SLICE_X9Y4           FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.456     6.576 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.107     7.683    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I3_O)        0.124     7.807 r  bldcUart/msgBuffer[4][3]_i_156/O
                         net (fo=1, routed)           0.447     8.254    bldcUart/msgBuffer[4][3]_i_156_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.378 r  bldcUart/msgBuffer[4][3]_i_137/O
                         net (fo=77, routed)          1.347     9.726    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.153     9.879 r  bldcUart/msgBuffer[2][1]_i_221/O
                         net (fo=3, routed)           0.737    10.615    bldcUart/msgBuffer[2][1]_i_221_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611    11.226 r  bldcUart/msgBuffer_reg[2][1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.226    bldcUart/msgBuffer_reg[2][1]_i_309_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.343 r  bldcUart/msgBuffer_reg[2][1]_i_291/CO[3]
                         net (fo=1, routed)           0.000    11.343    bldcUart/msgBuffer_reg[2][1]_i_291_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.460 r  bldcUart/msgBuffer_reg[2][1]_i_262/CO[3]
                         net (fo=1, routed)           0.000    11.460    bldcUart/msgBuffer_reg[2][1]_i_262_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.617 f  bldcUart/msgBuffer_reg[2][1]_i_237/CO[1]
                         net (fo=33, routed)          0.886    12.503    bldcUart/msgBuffer_reg[2][1]_i_237_n_2
    SLICE_X11Y2          LUT3 (Prop_lut3_I1_O)        0.361    12.864 r  bldcUart/msgBuffer[2][1]_i_269/O
                         net (fo=2, routed)           0.690    13.554    bldcUart/msgBuffer[2][1]_i_269_n_0
    SLICE_X11Y2          LUT4 (Prop_lut4_I3_O)        0.327    13.881 r  bldcUart/msgBuffer[2][1]_i_273/O
                         net (fo=1, routed)           0.000    13.881    bldcUart/msgBuffer[2][1]_i_273_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.282 r  bldcUart/msgBuffer_reg[2][1]_i_239/CO[3]
                         net (fo=1, routed)           0.000    14.282    bldcUart/msgBuffer_reg[2][1]_i_239_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.396    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  bldcUart/msgBuffer_reg[2][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.510    bldcUart/msgBuffer_reg[2][1]_i_178_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.749 r  bldcUart/msgBuffer_reg[2][1]_i_165/O[2]
                         net (fo=2, routed)           0.828    15.577    bldcUart/msgBuffer_reg[2][1]_i_165_n_5
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.331    15.908 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=2, routed)           0.674    16.582    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.331    16.913 r  bldcUart/msgBuffer[2][1]_i_158/O
                         net (fo=1, routed)           0.000    16.913    bldcUart/msgBuffer[2][1]_i_158_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.289 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.289    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.612 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.528    18.140    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    18.870 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.530    19.399    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.303    19.702 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    19.702    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.078 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.078    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.297 r  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         1.107    21.404    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.295    21.699 r  bldcUart/msgBuffer[2][3]_i_82/O
                         net (fo=3, routed)           0.691    22.391    bldcUart/msgBuffer[2][3]_i_82_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.941 r  bldcUart/msgBuffer_reg[2][2]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.941    bldcUart/msgBuffer_reg[2][2]_i_95_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.058 r  bldcUart/msgBuffer_reg[2][2]_i_65/CO[3]
                         net (fo=1, routed)           0.000    23.058    bldcUart/msgBuffer_reg[2][2]_i_65_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.175 r  bldcUart/msgBuffer_reg[2][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.175    bldcUart/msgBuffer_reg[2][2]_i_35_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.292 f  bldcUart/msgBuffer_reg[2][2]_i_10/CO[3]
                         net (fo=2, routed)           1.210    24.502    bldcUart/p_13_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124    24.626 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.332    24.958    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124    25.082 f  bldcUart/msgBuffer[2][1]_i_3/O
                         net (fo=1, routed)           0.429    25.511    bldcUart/msgBuffer[2][1]_i_3_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124    25.635 r  bldcUart/msgBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000    25.635    bldcUart/msgBuffer[2][1]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.505    26.658    bldcUart/clk_48mhz
    SLICE_X4Y21          FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/C
                         clock pessimism              0.312    26.970    
                         clock uncertainty           -0.075    26.895    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.031    26.926    bldcUart/msgBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                         26.926    
                         arrival time                         -25.635    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.314ns  (logic 8.460ns (43.804%)  route 10.854ns (56.196%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 26.659 - 20.833 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.569     6.120    bldcUart/clk_48mhz
    SLICE_X9Y4           FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.456     6.576 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.107     7.683    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I3_O)        0.124     7.807 r  bldcUart/msgBuffer[4][3]_i_156/O
                         net (fo=1, routed)           0.447     8.254    bldcUart/msgBuffer[4][3]_i_156_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.378 r  bldcUart/msgBuffer[4][3]_i_137/O
                         net (fo=77, routed)          1.347     9.726    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.153     9.879 r  bldcUart/msgBuffer[2][1]_i_221/O
                         net (fo=3, routed)           0.737    10.615    bldcUart/msgBuffer[2][1]_i_221_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611    11.226 r  bldcUart/msgBuffer_reg[2][1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.226    bldcUart/msgBuffer_reg[2][1]_i_309_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.343 r  bldcUart/msgBuffer_reg[2][1]_i_291/CO[3]
                         net (fo=1, routed)           0.000    11.343    bldcUart/msgBuffer_reg[2][1]_i_291_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.460 r  bldcUart/msgBuffer_reg[2][1]_i_262/CO[3]
                         net (fo=1, routed)           0.000    11.460    bldcUart/msgBuffer_reg[2][1]_i_262_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.617 f  bldcUart/msgBuffer_reg[2][1]_i_237/CO[1]
                         net (fo=33, routed)          0.886    12.503    bldcUart/msgBuffer_reg[2][1]_i_237_n_2
    SLICE_X11Y2          LUT3 (Prop_lut3_I1_O)        0.361    12.864 r  bldcUart/msgBuffer[2][1]_i_269/O
                         net (fo=2, routed)           0.690    13.554    bldcUart/msgBuffer[2][1]_i_269_n_0
    SLICE_X11Y2          LUT4 (Prop_lut4_I3_O)        0.327    13.881 r  bldcUart/msgBuffer[2][1]_i_273/O
                         net (fo=1, routed)           0.000    13.881    bldcUart/msgBuffer[2][1]_i_273_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.282 r  bldcUart/msgBuffer_reg[2][1]_i_239/CO[3]
                         net (fo=1, routed)           0.000    14.282    bldcUart/msgBuffer_reg[2][1]_i_239_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.396    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  bldcUart/msgBuffer_reg[2][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.510    bldcUart/msgBuffer_reg[2][1]_i_178_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.749 r  bldcUart/msgBuffer_reg[2][1]_i_165/O[2]
                         net (fo=2, routed)           0.828    15.577    bldcUart/msgBuffer_reg[2][1]_i_165_n_5
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.331    15.908 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=2, routed)           0.674    16.582    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.331    16.913 r  bldcUart/msgBuffer[2][1]_i_158/O
                         net (fo=1, routed)           0.000    16.913    bldcUart/msgBuffer[2][1]_i_158_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.289 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.289    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.612 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.528    18.140    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    18.870 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.530    19.399    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.303    19.702 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    19.702    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.078 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.078    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.297 r  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.992    21.290    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.295    21.585 r  bldcUart/msgBuffer[2][1]_i_121/O
                         net (fo=4, routed)           0.974    22.559    bldcUart/msgBuffer[2][1]_i_121_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635    23.194 r  bldcUart/msgBuffer_reg[2][1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    23.194    bldcUart/msgBuffer_reg[2][1]_i_87_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.308 r  bldcUart/msgBuffer_reg[2][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.308    bldcUart/msgBuffer_reg[2][1]_i_49_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.422 r  bldcUart/msgBuffer_reg[2][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.422    bldcUart/msgBuffer_reg[2][1]_i_18_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.650 r  bldcUart/msgBuffer_reg[2][1]_i_6/CO[2]
                         net (fo=3, routed)           0.664    24.314    bldcUart/p_19_in
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.338    24.652 f  bldcUart/msgBuffer[2][2]_i_2/O
                         net (fo=1, routed)           0.450    25.102    bldcUart/msgBuffer[2][2]_i_2_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.332    25.434 r  bldcUart/msgBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    25.434    bldcUart/msgBuffer[2][2]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.506    26.659    bldcUart/clk_48mhz
    SLICE_X4Y20          FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/C
                         clock pessimism              0.312    26.971    
                         clock uncertainty           -0.075    26.896    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)        0.029    26.925    bldcUart/msgBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                         26.925    
                         arrival time                         -25.434    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 8.024ns (42.167%)  route 11.005ns (57.833%))
  Logic Levels:           28  (CARRY4=17 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 26.658 - 20.833 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.569     6.120    bldcUart/clk_48mhz
    SLICE_X9Y4           FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.456     6.576 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.107     7.683    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I3_O)        0.124     7.807 r  bldcUart/msgBuffer[4][3]_i_156/O
                         net (fo=1, routed)           0.447     8.254    bldcUart/msgBuffer[4][3]_i_156_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.378 r  bldcUart/msgBuffer[4][3]_i_137/O
                         net (fo=77, routed)          1.347     9.726    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.153     9.879 r  bldcUart/msgBuffer[2][1]_i_221/O
                         net (fo=3, routed)           0.737    10.615    bldcUart/msgBuffer[2][1]_i_221_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.611    11.226 r  bldcUart/msgBuffer_reg[2][1]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.226    bldcUart/msgBuffer_reg[2][1]_i_309_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.343 r  bldcUart/msgBuffer_reg[2][1]_i_291/CO[3]
                         net (fo=1, routed)           0.000    11.343    bldcUart/msgBuffer_reg[2][1]_i_291_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.460 r  bldcUart/msgBuffer_reg[2][1]_i_262/CO[3]
                         net (fo=1, routed)           0.000    11.460    bldcUart/msgBuffer_reg[2][1]_i_262_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.617 f  bldcUart/msgBuffer_reg[2][1]_i_237/CO[1]
                         net (fo=33, routed)          0.886    12.503    bldcUart/msgBuffer_reg[2][1]_i_237_n_2
    SLICE_X11Y2          LUT3 (Prop_lut3_I1_O)        0.361    12.864 r  bldcUart/msgBuffer[2][1]_i_269/O
                         net (fo=2, routed)           0.690    13.554    bldcUart/msgBuffer[2][1]_i_269_n_0
    SLICE_X11Y2          LUT4 (Prop_lut4_I3_O)        0.327    13.881 r  bldcUart/msgBuffer[2][1]_i_273/O
                         net (fo=1, routed)           0.000    13.881    bldcUart/msgBuffer[2][1]_i_273_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.282 r  bldcUart/msgBuffer_reg[2][1]_i_239/CO[3]
                         net (fo=1, routed)           0.000    14.282    bldcUart/msgBuffer_reg[2][1]_i_239_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    14.396    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  bldcUart/msgBuffer_reg[2][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.510    bldcUart/msgBuffer_reg[2][1]_i_178_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.749 r  bldcUart/msgBuffer_reg[2][1]_i_165/O[2]
                         net (fo=2, routed)           0.828    15.577    bldcUart/msgBuffer_reg[2][1]_i_165_n_5
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.331    15.908 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=2, routed)           0.674    16.582    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.331    16.913 r  bldcUart/msgBuffer[2][1]_i_158/O
                         net (fo=1, routed)           0.000    16.913    bldcUart/msgBuffer[2][1]_i_158_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.289 r  bldcUart/msgBuffer_reg[2][1]_i_145/CO[3]
                         net (fo=1, routed)           0.000    17.289    bldcUart/msgBuffer_reg[2][1]_i_145_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.612 r  bldcUart/msgBuffer_reg[2][1]_i_119/O[1]
                         net (fo=2, routed)           0.528    18.140    bldcUart/msgBuffer_reg[2][1]_i_119_n_6
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    18.870 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=1, routed)           0.530    19.399    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.303    19.702 r  bldcUart/msgBuffer[2][1]_i_82/O
                         net (fo=1, routed)           0.000    19.702    bldcUart/msgBuffer[2][1]_i_82_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.078 r  bldcUart/msgBuffer_reg[2][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.078    bldcUart/msgBuffer_reg[2][1]_i_47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.297 r  bldcUart/msgBuffer_reg[2][1]_i_48/O[0]
                         net (fo=299, routed)         0.997    21.295    bldcUart/msgBuffer_reg[2][1]_i_48_n_7
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.295    21.590 r  bldcUart/msgBuffer[2][3]_i_70/O
                         net (fo=2, routed)           0.640    22.230    bldcUart/msgBuffer[2][3]_i_70_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.737 r  bldcUart/msgBuffer_reg[2][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.737    bldcUart/msgBuffer_reg[2][3]_i_61_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.851 r  bldcUart/msgBuffer_reg[2][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.851    bldcUart/msgBuffer_reg[2][3]_i_41_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.965 r  bldcUart/msgBuffer_reg[2][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.965    bldcUart/msgBuffer_reg[2][3]_i_21_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.079 r  bldcUart/msgBuffer_reg[2][3]_i_6/CO[3]
                         net (fo=2, routed)           1.271    24.349    bldcUart/p_25_in
    SLICE_X4Y19          LUT5 (Prop_lut5_I4_O)        0.150    24.499 f  bldcUart/msgBuffer[2][3]_i_2/O
                         net (fo=3, routed)           0.324    24.823    bldcUart/msgBuffer[2][3]_i_2_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.326    25.149 r  bldcUart/msgBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000    25.149    bldcUart/msgBuffer[2][3]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.505    26.658    bldcUart/clk_48mhz
    SLICE_X4Y21          FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/C
                         clock pessimism              0.312    26.970    
                         clock uncertainty           -0.075    26.895    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.029    26.924    bldcUart/msgBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                         26.924    
                         arrival time                         -25.149    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.366ns  (logic 6.574ns (35.795%)  route 11.792ns (64.205%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 26.597 - 20.833 ) 
    Source Clock Delay      (SCD):    6.187ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.636     6.187    bldcUart/clk_48mhz
    SLICE_X4Y0           FDRE                                         r  bldcUart/setData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.456     6.643 r  bldcUart/setData_reg[4]/Q
                         net (fo=14, routed)          0.961     7.605    bldcUart/setData_reg_n_0_[4]
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  bldcUart/msgBuffer[4][3]_i_106/O
                         net (fo=11, routed)          0.624     8.352    bldcUart/msgBuffer[4][3]_i_106_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.124     8.476 r  bldcUart/msgBuffer[4][3]_i_136/O
                         net (fo=89, routed)          1.330     9.806    bldcUart/msgBuffer[3][3]_i_122_n_0
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.930 r  bldcUart/msgBuffer[4][3]_i_283/O
                         net (fo=1, routed)           0.657    10.588    bldcUart/msgBuffer[4][3]_i_283_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.986 r  bldcUart/msgBuffer_reg[4][3]_i_252/CO[3]
                         net (fo=1, routed)           0.000    10.986    bldcUart/msgBuffer_reg[4][3]_i_252_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.100 r  bldcUart/msgBuffer_reg[4][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    11.100    bldcUart/msgBuffer_reg[4][3]_i_221_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.214 r  bldcUart/msgBuffer_reg[4][3]_i_196/CO[3]
                         net (fo=1, routed)           0.000    11.214    bldcUart/msgBuffer_reg[4][3]_i_196_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.436 r  bldcUart/msgBuffer_reg[4][3]_i_180/O[0]
                         net (fo=4, routed)           0.835    12.271    bldcUart/msgBuffer_reg[4][3]_i_180_n_7
    SLICE_X15Y5          LUT5 (Prop_lut5_I0_O)        0.329    12.600 r  bldcUart/msgBuffer[4][3]_i_151/O
                         net (fo=2, routed)           0.675    13.275    bldcUart/msgBuffer[4][3]_i_151_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I4_O)        0.327    13.602 r  bldcUart/msgBuffer[4][3]_i_155/O
                         net (fo=1, routed)           0.000    13.602    bldcUart/msgBuffer[4][3]_i_155_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.115 r  bldcUart/msgBuffer_reg[4][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.115    bldcUart/msgBuffer_reg[4][3]_i_135_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 r  bldcUart/msgBuffer_reg[4][3]_i_139/O[2]
                         net (fo=6, routed)           0.841    15.195    bldcUart/msgBuffer_reg[4][3]_i_139_n_5
    SLICE_X13Y6          LUT4 (Prop_lut4_I0_O)        0.301    15.496 r  bldcUart/msgBuffer[4][3]_i_162/O
                         net (fo=1, routed)           0.000    15.496    bldcUart/msgBuffer[4][3]_i_162_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.076 r  bldcUart/msgBuffer_reg[4][3]_i_138/O[2]
                         net (fo=3, routed)           0.429    16.504    bldcUart/msgBuffer_reg[4][3]_i_138_n_5
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.302    16.806 r  bldcUart/msgBuffer[4][3]_i_145/O
                         net (fo=1, routed)           0.000    16.806    bldcUart/msgBuffer[4][3]_i_145_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.058 r  bldcUart/msgBuffer_reg[4][3]_i_107/O[0]
                         net (fo=1, routed)           0.581    17.639    bldcUart/msgBuffer_reg[4][3]_i_107_n_7
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.295    17.934 r  bldcUart/msgBuffer[4][3]_i_102/O
                         net (fo=1, routed)           0.000    17.934    bldcUart/msgBuffer[4][3]_i_102_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.182 r  bldcUart/msgBuffer_reg[4][3]_i_61/O[3]
                         net (fo=28, routed)          0.649    18.831    bldcUart/msgBuffer_reg[4][3]_i_61_n_4
    SLICE_X11Y8          LUT5 (Prop_lut5_I4_O)        0.301    19.132 r  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=114, routed)         0.782    19.914    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I1_O)        0.332    20.246 r  bldcUart/msgBuffer[4][3]_i_68/O
                         net (fo=2, routed)           0.618    20.864    bldcUart/msgBuffer[4][3]_i_68_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124    20.988 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.793    21.780    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.124    21.904 r  bldcUart/msgBuffer[4][3]_i_11/O
                         net (fo=90, routed)          1.038    22.942    bldcUart/msgBuffer[4][3]_i_11_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.449 r  bldcUart/msgBuffer_reg[4][3]_i_5/CO[3]
                         net (fo=3, routed)           0.980    24.429    bldcUart/p_79_in
    SLICE_X15Y15         LUT6 (Prop_lut6_I2_O)        0.124    24.553 r  bldcUart/msgBuffer[4][3]_i_2/O
                         net (fo=1, routed)           0.000    24.553    bldcUart/msgBuffer[3]
    SLICE_X15Y15         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.444    26.597    bldcUart/clk_48mhz
    SLICE_X15Y15         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/C
                         clock pessimism              0.312    26.909    
                         clock uncertainty           -0.075    26.834    
    SLICE_X15Y15         FDRE (Setup_fdre_C_D)        0.031    26.865    bldcUart/msgBuffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         26.865    
                         arrival time                         -24.553    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.355ns  (logic 6.075ns (33.098%)  route 12.280ns (66.902%))
  Logic Levels:           25  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 26.597 - 20.833 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.569     6.120    bldcUart/clk_48mhz
    SLICE_X9Y4           FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.456     6.576 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.107     7.683    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I3_O)        0.124     7.807 r  bldcUart/msgBuffer[4][3]_i_156/O
                         net (fo=1, routed)           0.447     8.254    bldcUart/msgBuffer[4][3]_i_156_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.378 f  bldcUart/msgBuffer[4][3]_i_137/O
                         net (fo=77, routed)          1.308     9.687    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.150     9.837 r  bldcUart/msgBuffer[3][3]_i_248/O
                         net (fo=1, routed)           0.955    10.791    bldcUart/msgBuffer[3][3]_i_248_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    11.521 r  bldcUart/msgBuffer_reg[3][3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    11.521    bldcUart/msgBuffer_reg[3][3]_i_212_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.855 r  bldcUart/msgBuffer_reg[3][3]_i_188/O[1]
                         net (fo=4, routed)           0.783    12.638    bldcUart/msgBuffer_reg[3][3]_i_188_n_6
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.303    12.941 r  bldcUart/msgBuffer[3][3]_i_195/O
                         net (fo=2, routed)           0.725    13.666    bldcUart/msgBuffer[3][3]_i_195_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.124    13.790 r  bldcUart/msgBuffer[3][3]_i_199/O
                         net (fo=1, routed)           0.000    13.790    bldcUart/msgBuffer[3][3]_i_199_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.340 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.340    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.454    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  bldcUart/msgBuffer_reg[3][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.568    bldcUart/msgBuffer_reg[3][3]_i_161_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.790 r  bldcUart/msgBuffer_reg[3][3]_i_175/O[0]
                         net (fo=2, routed)           0.801    15.591    bldcUart/msgBuffer_reg[3][3]_i_175_n_7
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.299    15.890 r  bldcUart/msgBuffer[3][3]_i_164/O
                         net (fo=1, routed)           0.000    15.890    bldcUart/msgBuffer[3][3]_i_164_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.117 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[1]
                         net (fo=1, routed)           0.408    16.525    bldcUart/msgBuffer_reg[3][3]_i_160_n_6
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.303    16.828 r  bldcUart/msgBuffer[3][3]_i_125/O
                         net (fo=1, routed)           0.000    16.828    bldcUart/msgBuffer[3][3]_i_125_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.076 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           1.004    18.080    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.302    18.382 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.846    19.229    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I4_O)        0.124    19.353 f  bldcUart/msgBuffer[3][3]_i_159/O
                         net (fo=25, routed)          1.273    20.626    bldcUart/msgBuffer[3][3]_i_159_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    20.750 r  bldcUart/msgBuffer[3][2]_i_171/O
                         net (fo=1, routed)           0.000    20.750    bldcUart/msgBuffer[3][2]_i_171_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.130 r  bldcUart/msgBuffer_reg[3][2]_i_92/CO[3]
                         net (fo=1, routed)           0.000    21.130    bldcUart/msgBuffer_reg[3][2]_i_92_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.247 r  bldcUart/msgBuffer_reg[3][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.247    bldcUart/msgBuffer_reg[3][2]_i_28_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.364 r  bldcUart/msgBuffer_reg[3][2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.364    bldcUart/msgBuffer_reg[3][2]_i_6_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.481 r  bldcUart/msgBuffer_reg[3][2]_i_2/CO[3]
                         net (fo=3, routed)           1.613    23.093    bldcUart/p_46_in
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124    23.217 r  bldcUart/msgBuffer[3][0]_i_3/O
                         net (fo=1, routed)           0.858    24.076    bldcUart/msgBuffer[3][0]_i_3_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.124    24.200 f  bldcUart/msgBuffer[3][0]_i_2/O
                         net (fo=1, routed)           0.151    24.351    bldcUart/msgBuffer[3][0]_i_2_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I0_O)        0.124    24.475 r  bldcUart/msgBuffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000    24.475    bldcUart/msgBuffer[3][0]_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.444    26.597    bldcUart/clk_48mhz
    SLICE_X9Y15          FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/C
                         clock pessimism              0.326    26.923    
                         clock uncertainty           -0.075    26.848    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.031    26.879    bldcUart/msgBuffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         26.879    
                         arrival time                         -24.475    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.170ns  (logic 5.954ns (32.769%)  route 12.216ns (67.231%))
  Logic Levels:           24  (CARRY4=11 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 26.591 - 20.833 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.569     6.120    bldcUart/clk_48mhz
    SLICE_X9Y4           FDRE                                         r  bldcUart/setData_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.456     6.576 r  bldcUart/setData_reg[0]_rep__1/Q
                         net (fo=165, routed)         1.107     7.683    bldcUart/setData_reg[0]_rep__1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I3_O)        0.124     7.807 r  bldcUart/msgBuffer[4][3]_i_156/O
                         net (fo=1, routed)           0.447     8.254    bldcUart/msgBuffer[4][3]_i_156_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.378 f  bldcUart/msgBuffer[4][3]_i_137/O
                         net (fo=77, routed)          1.308     9.687    bldcUart/msgBuffer[3][3]_i_123_n_0
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.150     9.837 r  bldcUart/msgBuffer[3][3]_i_248/O
                         net (fo=1, routed)           0.955    10.791    bldcUart/msgBuffer[3][3]_i_248_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    11.521 r  bldcUart/msgBuffer_reg[3][3]_i_212/CO[3]
                         net (fo=1, routed)           0.000    11.521    bldcUart/msgBuffer_reg[3][3]_i_212_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.855 r  bldcUart/msgBuffer_reg[3][3]_i_188/O[1]
                         net (fo=4, routed)           0.783    12.638    bldcUart/msgBuffer_reg[3][3]_i_188_n_6
    SLICE_X6Y6           LUT6 (Prop_lut6_I3_O)        0.303    12.941 r  bldcUart/msgBuffer[3][3]_i_195/O
                         net (fo=2, routed)           0.725    13.666    bldcUart/msgBuffer[3][3]_i_195_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.124    13.790 r  bldcUart/msgBuffer[3][3]_i_199/O
                         net (fo=1, routed)           0.000    13.790    bldcUart/msgBuffer[3][3]_i_199_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.340 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.340    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.454    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  bldcUart/msgBuffer_reg[3][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.568    bldcUart/msgBuffer_reg[3][3]_i_161_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.790 r  bldcUart/msgBuffer_reg[3][3]_i_175/O[0]
                         net (fo=2, routed)           0.801    15.591    bldcUart/msgBuffer_reg[3][3]_i_175_n_7
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.299    15.890 r  bldcUart/msgBuffer[3][3]_i_164/O
                         net (fo=1, routed)           0.000    15.890    bldcUart/msgBuffer[3][3]_i_164_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.117 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[1]
                         net (fo=1, routed)           0.408    16.525    bldcUart/msgBuffer_reg[3][3]_i_160_n_6
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.303    16.828 r  bldcUart/msgBuffer[3][3]_i_125/O
                         net (fo=1, routed)           0.000    16.828    bldcUart/msgBuffer[3][3]_i_125_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.076 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           1.004    18.080    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.302    18.382 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.837    19.220    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.124    19.344 r  bldcUart/msgBuffer[3][2]_i_138/O
                         net (fo=99, routed)          1.071    20.414    bldcUart/msgBuffer[3][2]_i_138_n_0
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.124    20.538 r  bldcUart/msgBuffer[3][2]_i_187/O
                         net (fo=1, routed)           0.000    20.538    bldcUart/msgBuffer[3][2]_i_187_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.914 r  bldcUart/msgBuffer_reg[3][2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    20.914    bldcUart/msgBuffer_reg[3][2]_i_110_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.031 r  bldcUart/msgBuffer_reg[3][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.031    bldcUart/msgBuffer_reg[3][2]_i_48_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.148 f  bldcUart/msgBuffer_reg[3][2]_i_22/CO[3]
                         net (fo=3, routed)           1.328    22.476    bldcUart/p_43_in
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124    22.600 f  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           0.990    23.590    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    23.714 f  bldcUart/msgBuffer[3][1]_i_2/O
                         net (fo=1, routed)           0.452    24.166    bldcUart/msgBuffer[3][1]_i_2_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.124    24.290 r  bldcUart/msgBuffer[3][1]_i_1/O
                         net (fo=1, routed)           0.000    24.290    bldcUart/msgBuffer[3][1]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.438    26.591    bldcUart/clk_48mhz
    SLICE_X12Y21         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/C
                         clock pessimism              0.312    26.903    
                         clock uncertainty           -0.075    26.828    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.077    26.905    bldcUart/msgBuffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         26.905    
                         arrival time                         -24.290    
  -------------------------------------------------------------------
                         slack                                  2.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uin/DI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.381%)  route 0.287ns (63.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.596     1.839    uin/clk_48mhz
    SLICE_X2Y2           FDRE                                         r  uin/DI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     2.003 r  uin/DI_reg[0]/Q
                         net (fo=1, routed)           0.287     2.290    uin/FIFO_SYNC_MACRO_inst/DI[0]
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.879     2.402    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.889    
    RAMB18_X0Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     2.185    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uin/DI_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.955%)  route 0.319ns (66.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.596     1.839    uin/clk_48mhz
    SLICE_X2Y1           FDRE                                         r  uin/DI_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     2.003 r  uin/DI_reg[6]/Q
                         net (fo=1, routed)           0.319     2.322    uin/FIFO_SYNC_MACRO_inst/DI[6]
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.879     2.402    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.889    
    RAMB18_X0Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.296     2.185    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uin/DI_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.806%)  route 0.321ns (66.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.596     1.839    uin/clk_48mhz
    SLICE_X2Y0           FDRE                                         r  uin/DI_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     2.003 r  uin/DI_reg[2]/Q
                         net (fo=1, routed)           0.321     2.324    uin/FIFO_SYNC_MACRO_inst/DI[2]
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.879     2.402    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.889    
    RAMB18_X0Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     2.185    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bldcUart/msgBuffer_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.977%)  route 0.331ns (64.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.556     1.799    bldcUart/clk_48mhz
    SLICE_X11Y21         FDRE                                         r  bldcUart/msgBuffer_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  bldcUart/msgBuffer_reg[2][7]/Q
                         net (fo=1, routed)           0.052     1.992    bldcUart/msgBuffer_reg[2][7]
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  bldcUart/outData[7]_INST_0/O
                         net (fo=1, routed)           0.279     2.316    uout/FIFO_SYNC_MACRO_inst/DI[7]
    RAMB18_X0Y10         FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.863     2.386    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y10         FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.873    
    RAMB18_X0Y10         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.296     2.169    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uin/DI_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.840%)  route 0.335ns (67.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.595     1.838    uin/clk_48mhz
    SLICE_X2Y3           FDRE                                         r  uin/DI_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     2.002 r  uin/DI_reg[4]/Q
                         net (fo=1, routed)           0.335     2.338    uin/FIFO_SYNC_MACRO_inst/DI[4]
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.879     2.402    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.889    
    RAMB18_X0Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.296     2.185    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uout/fifoResetCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/fifoResetCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.189ns (62.019%)  route 0.116ns (37.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.583     1.826    uout/clk_48mhz
    SLICE_X7Y27          FDRE                                         r  uout/fifoResetCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.967 r  uout/fifoResetCount_reg[0]/Q
                         net (fo=6, routed)           0.116     2.083    uout/fifoResetCount_reg[0]
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.048     2.131 r  uout/fifoResetCount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.131    uout/fifoResetCount[4]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  uout/fifoResetCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.851     2.373    uout/clk_48mhz
    SLICE_X6Y27          FDRE                                         r  uout/fifoResetCount_reg[4]/C
                         clock pessimism             -0.534     1.839    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.131     1.970    uout/fifoResetCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.998%)  route 0.130ns (48.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.589     1.832    bldcUart/clk_48mhz
    SLICE_X7Y13          FDRE                                         r  bldcUart/buffer_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.973 r  bldcUart/buffer_reg[0][0]/Q
                         net (fo=4, routed)           0.130     2.103    bldcUart/buffer_reg[0][0]
    SLICE_X2Y13          FDRE                                         r  bldcUart/buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.861     2.383    bldcUart/clk_48mhz
    SLICE_X2Y13          FDRE                                         r  bldcUart/buffer_reg[1][0]/C
                         clock pessimism             -0.513     1.870    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.059     1.929    bldcUart/buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uin/DI_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.977%)  route 0.382ns (73.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.596     1.839    uin/clk_48mhz
    SLICE_X1Y0           FDRE                                         r  uin/DI_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.980 r  uin/DI_reg[7]/Q
                         net (fo=1, routed)           0.382     2.362    uin/FIFO_SYNC_MACRO_inst/DI[7]
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.879     2.402    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.889    
    RAMB18_X0Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.296     2.185    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.875%)  route 0.126ns (47.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.589     1.832    bldcUart/clk_48mhz
    SLICE_X7Y13          FDRE                                         r  bldcUart/buffer_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.973 r  bldcUart/buffer_reg[0][1]/Q
                         net (fo=4, routed)           0.126     2.099    bldcUart/buffer_reg[0][1]
    SLICE_X4Y13          FDRE                                         r  bldcUart/buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.859     2.381    bldcUart/clk_48mhz
    SLICE_X4Y13          FDRE                                         r  bldcUart/buffer_reg[1][1]/C
                         clock pessimism             -0.534     1.847    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.070     1.917    bldcUart/buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/asciiVal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.196%)  route 0.097ns (31.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.587     1.830    bldcUart/clk_48mhz
    SLICE_X2Y19          FDRE                                         r  bldcUart/buffer_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.994 r  bldcUart/buffer_reg[4][5]/Q
                         net (fo=4, routed)           0.097     2.092    bldcUart/buffer_reg_n_0_[4][5]
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.045     2.137 r  bldcUart/asciiVal[5]_i_1/O
                         net (fo=1, routed)           0.000     2.137    bldcUart/buffer[5]
    SLICE_X3Y19          FDRE                                         r  bldcUart/asciiVal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.856     2.378    bldcUart/clk_48mhz
    SLICE_X3Y19          FDRE                                         r  bldcUart/asciiVal_reg[5]/C
                         clock pessimism             -0.535     1.843    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.092     1.935    bldcUart/asciiVal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_48
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.833      18.257     RAMB18_X0Y0     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.833      18.257     RAMB18_X0Y0     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.833      18.257     RAMB18_X0Y10    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.833      18.257     RAMB18_X0Y10    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0   CLKOUT_48_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         20.833      18.679     DSP48_X0Y10     dbc/squareWare/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         20.833      18.679     DSP48_X1Y6      segDisp/squareWare/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.833      19.584     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X3Y25     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X3Y25     FSM_sequential_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.833      139.167    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     setAck_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     setAck_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y13     bldcUart/asciiVal_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y13     bldcUart/asciiVal_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y13     bldcUart/asciiVal_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y13     bldcUart/asciiVal_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     setAck_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y25     setAck_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y13     bldcUart/asciiVal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y13     bldcUart/asciiVal_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y13     bldcUart/asciiVal_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X3Y13     bldcUart/asciiVal_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT_48
  To Clock:  CLKOUT_48

Setup :            0  Failing Endpoints,  Worst Slack       16.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.868ns  (required time - arrival time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.518ns (35.540%)  route 0.940ns (64.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 26.645 - 20.833 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.638     6.189    uin/clk_48mhz
    SLICE_X2Y5           FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     6.707 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.940     7.647    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y0          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.493    26.645    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.312    26.957    
                         clock uncertainty           -0.075    26.883    
    RAMB18_X0Y0          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.515    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 16.868    

Slack (MET) :             17.204ns  (required time - arrival time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.975%)  route 0.609ns (54.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 26.630 - 20.833 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.618     6.169    uout/clk_48mhz
    SLICE_X6Y27          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     6.687 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.609     7.296    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y10         FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.478    26.630    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y10         FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.312    26.942    
                         clock uncertainty           -0.075    26.868    
    RAMB18_X0Y10         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    24.500    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         24.500    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 17.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.444%)  route 0.299ns (64.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.583     1.826    uout/clk_48mhz
    SLICE_X6Y27          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.990 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.299     2.289    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y10         FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.866     2.389    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y10         FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.513     1.876    
    RAMB18_X0Y10         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.287    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.447%)  route 0.413ns (71.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.595     1.838    uin/clk_48mhz
    SLICE_X2Y5           FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     2.002 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.413     2.415    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y0          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.879     2.402    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.889    
    RAMB18_X0Y0          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.300    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.115    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uart_clk
  To Clock:  CLKOUT_48

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.082ns  (logic 1.704ns (24.063%)  route 5.378ns (75.937%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.053     5.609    uin/RsRx
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.124     5.733 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.853     6.586    uin/state[3]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.710 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.472     7.182    uin/state[3]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  uin/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.520     5.839    uin/clk_48mhz
    SLICE_X0Y0           FDRE                                         r  uin/state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.082ns  (logic 1.704ns (24.063%)  route 5.378ns (75.937%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.053     5.609    uin/RsRx
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.124     5.733 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.853     6.586    uin/state[3]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.710 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.472     7.182    uin/state[3]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  uin/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.520     5.839    uin/clk_48mhz
    SLICE_X0Y0           FDRE                                         r  uin/state_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.082ns  (logic 1.704ns (24.063%)  route 5.378ns (75.937%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.053     5.609    uin/RsRx
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.124     5.733 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.853     6.586    uin/state[3]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.710 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.472     7.182    uin/state[3]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  uin/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.520     5.839    uin/clk_48mhz
    SLICE_X0Y0           FDRE                                         r  uin/state_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.082ns  (logic 1.704ns (24.063%)  route 5.378ns (75.937%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.053     5.609    uin/RsRx
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.124     5.733 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.853     6.586    uin/state[3]_i_6_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.710 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.472     7.182    uin/state[3]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  uin/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.520     5.839    uin/clk_48mhz
    SLICE_X0Y0           FDRE                                         r  uin/state_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/WREN_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.805ns  (logic 1.704ns (25.043%)  route 5.101ns (74.957%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.515     6.071    uin/RsRx
    SLICE_X1Y0           LUT6 (Prop_lut6_I2_O)        0.124     6.195 f  uin/WREN_i_3/O
                         net (fo=1, routed)           0.586     6.781    uin/WREN_i_3_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I2_O)        0.124     6.905 r  uin/WREN_i_1/O
                         net (fo=1, routed)           0.000     6.905    uin/WREN_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  uin/WREN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.520     5.839    uin/clk_48mhz
    SLICE_X0Y2           FDRE                                         r  uin/WREN_reg/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.632ns  (logic 1.456ns (25.856%)  route 4.176ns (74.144%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.176     5.732    uin/RsRx
    SLICE_X4Y1           FDRE                                         r  uin/DI_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.518     5.837    uin/clk_48mhz
    SLICE_X4Y1           FDRE                                         r  uin/DI_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.316ns  (logic 1.456ns (27.391%)  route 3.860ns (72.609%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.860     5.416    uin/RsRx
    SLICE_X1Y0           FDRE                                         r  uin/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.520     5.839    uin/clk_48mhz
    SLICE_X1Y0           FDRE                                         r  uin/DI_reg[7]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 1.456ns (28.141%)  route 3.718ns (71.859%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.718     5.275    uin/RsRx
    SLICE_X3Y0           FDRE                                         r  uin/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.520     5.839    uin/clk_48mhz
    SLICE_X3Y0           FDRE                                         r  uin/DI_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 1.456ns (28.141%)  route 3.718ns (71.859%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.718     5.275    uin/RsRx
    SLICE_X2Y0           FDRE                                         r  uin/DI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.520     5.839    uin/clk_48mhz
    SLICE_X2Y0           FDRE                                         r  uin/DI_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 1.456ns (29.031%)  route 3.560ns (70.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.560     5.116    uin/RsRx
    SLICE_X3Y1           FDRE                                         r  uin/DI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.520     5.839    uin/clk_48mhz
    SLICE_X3Y1           FDRE                                         r  uin/DI_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.264ns (29.849%)  route 0.621ns (70.151%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.621     0.940    dbc/raw[1]
    SLICE_X6Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.985 r  dbc/counterArray[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.985    dbc/counterArray[1][1]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  dbc/counterArray_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.853     2.375    dbc/clk_48mhz
    SLICE_X6Y29          FDRE                                         r  dbc/counterArray_reg[1][1]/C

Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.264ns (29.782%)  route 0.623ns (70.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.623     0.942    dbc/raw[1]
    SLICE_X6Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.987 r  dbc/counterArray[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.987    dbc/counterArray[1][0]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  dbc/counterArray_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.853     2.375    dbc/clk_48mhz
    SLICE_X6Y29          FDRE                                         r  dbc/counterArray_reg[1][0]/C

Slack:                    inf
  Source:                 btnU
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.267ns (29.143%)  route 0.649ns (70.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  btnU (IN)
                         net (fo=0)                   0.000     0.100    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.322 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.649     0.971    dbc/raw[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.016 r  dbc/counterArray[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.016    dbc/counterArray[3][0]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  dbc/counterArray_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.853     2.375    dbc/clk_48mhz
    SLICE_X5Y29          FDRE                                         r  dbc/counterArray_reg[3][0]/C

Slack:                    inf
  Source:                 btnU
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.267ns (28.665%)  route 0.664ns (71.335%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  btnU (IN)
                         net (fo=0)                   0.000     0.100    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.322 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.664     0.986    dbc/raw[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.031 r  dbc/counterArray[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.031    dbc/counterArray[3][1]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  dbc/counterArray_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.853     2.375    dbc/clk_48mhz
    SLICE_X5Y29          FDRE                                         r  dbc/counterArray_reg[3][1]/C

Slack:                    inf
  Source:                 btnD
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.266ns (27.969%)  route 0.684ns (72.031%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U17                                               0.000     0.100 r  btnD (IN)
                         net (fo=0)                   0.000     0.100    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.321 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           0.684     1.004    dbc/raw[0]
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.049 r  dbc/counterArray[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.049    dbc/counterArray[0][2]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  dbc/counterArray_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.855     2.377    dbc/clk_48mhz
    SLICE_X4Y31          FDRE                                         r  dbc/counterArray_reg[0][2]/C

Slack:                    inf
  Source:                 btnC
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.255ns (26.416%)  route 0.709ns (73.584%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  btnC (IN)
                         net (fo=0)                   0.000     0.100    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.310 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           0.709     1.019    dbc/raw[4]
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.064 r  dbc/counterArray[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.064    dbc/counterArray[4][0]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  dbc/counterArray_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.855     2.377    dbc/clk_48mhz
    SLICE_X5Y31          FDRE                                         r  dbc/counterArray_reg[4][0]/C

Slack:                    inf
  Source:                 btnC
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.255ns (26.389%)  route 0.710ns (73.611%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  btnC (IN)
                         net (fo=0)                   0.000     0.100    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.310 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           0.710     1.020    dbc/raw[4]
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.065 r  dbc/counterArray[4][1]_i_1/O
                         net (fo=1, routed)           0.000     1.065    dbc/counterArray[4][1]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  dbc/counterArray_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.855     2.377    dbc/clk_48mhz
    SLICE_X5Y31          FDRE                                         r  dbc/counterArray_reg[4][1]/C

Slack:                    inf
  Source:                 btnL
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.264ns (26.497%)  route 0.733ns (73.503%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 r  btnL (IN)
                         net (fo=0)                   0.000     0.100    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.733     1.053    dbc/raw[2]
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.098 r  dbc/counterArray[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.098    dbc/counterArray[2][2]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  dbc/counterArray_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.854     2.376    dbc/clk_48mhz
    SLICE_X6Y30          FDRE                                         r  dbc/counterArray_reg[2][2]/C

Slack:                    inf
  Source:                 btnC
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.255ns (25.499%)  route 0.744ns (74.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  btnC (IN)
                         net (fo=0)                   0.000     0.100    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.310 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           0.744     1.053    dbc/raw[4]
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.098 r  dbc/counterArray[4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.098    dbc/counterArray[4][2]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  dbc/counterArray_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.855     2.377    dbc/clk_48mhz
    SLICE_X5Y31          FDRE                                         r  dbc/counterArray_reg[4][2]/C

Slack:                    inf
  Source:                 btnL
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.264ns (26.418%)  route 0.736ns (73.582%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 r  btnL (IN)
                         net (fo=0)                   0.000     0.100    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.736     1.056    dbc/raw[2]
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.101 r  dbc/counterArray[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.101    dbc/counterArray[2][1]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  dbc/counterArray_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.854     2.376    dbc/clk_48mhz
    SLICE_X6Y30          FDRE                                         r  dbc/counterArray_reg[2][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKOUT_48
  To Clock:  uart_clk

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uout/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            RsTx
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 3.974ns (44.781%)  route 4.900ns (55.219%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.615     6.166    uout/clk_48mhz
    SLICE_X4Y25          FDRE                                         r  uout/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     6.622 r  uout/RsTx_reg/Q
                         net (fo=1, routed)           4.900    11.522    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    15.040 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    15.040    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[0]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 3.961ns (55.164%)  route 3.219ns (44.836%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.618     6.169    bldcUart/clk_48mhz
    SLICE_X3Y24          FDRE                                         r  bldcUart/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     6.625 r  bldcUart/state_reg[0]/Q
                         net (fo=48, routed)          3.219     9.845    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.349 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.349    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[3]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 3.965ns (58.024%)  route 2.868ns (41.976%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.618     6.169    bldcUart/clk_48mhz
    SLICE_X1Y24          FDRE                                         r  bldcUart/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     6.625 r  bldcUart/state_reg[3]/Q
                         net (fo=59, routed)          2.868     9.494    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    13.003 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.003    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[4]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 3.965ns (58.632%)  route 2.797ns (41.368%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.618     6.169    bldcUart/clk_48mhz
    SLICE_X1Y24          FDRE                                         r  bldcUart/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     6.625 r  bldcUart/state_reg[4]/Q
                         net (fo=22, routed)          2.797     9.423    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.931 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.931    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uout/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[8]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.692ns  (logic 3.960ns (59.179%)  route 2.732ns (40.821%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.615     6.166    uout/clk_48mhz
    SLICE_X5Y25          FDRE                                         r  uout/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     6.622 r  uout/ack_reg/Q
                         net (fo=8, routed)           2.732     9.354    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.858 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.858    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[2]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 3.957ns (59.339%)  route 2.711ns (40.661%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.618     6.169    bldcUart/clk_48mhz
    SLICE_X3Y24          FDRE                                         r  bldcUart/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     6.625 r  bldcUart/state_reg[2]/Q
                         net (fo=31, routed)          2.711     9.337    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.838 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.838    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/outReq_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[7]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 3.957ns (61.213%)  route 2.507ns (38.786%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.620     6.171    bldcUart/clk_48mhz
    SLICE_X1Y23          FDRE                                         r  bldcUart/outReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     6.627 r  bldcUart/outReq_reg/Q
                         net (fo=7, routed)           2.507     9.134    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.635 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.635    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/inReq_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[5]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 3.970ns (61.555%)  route 2.480ns (38.445%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.621     6.172    bldcUart/clk_48mhz
    SLICE_X1Y22          FDRE                                         r  bldcUart/inReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     6.628 r  bldcUart/inReq_reg/Q
                         net (fo=7, routed)           2.480     9.108    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.623 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.623    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.356ns  (logic 4.048ns (63.683%)  route 2.308ns (36.317%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.618     6.169    bldcUart/clk_48mhz
    SLICE_X2Y25          FDRE                                         r  bldcUart/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     6.687 r  bldcUart/state_reg[1]/Q
                         net (fo=39, routed)          2.308     8.996    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.525 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.525    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[3]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 4.101ns (66.964%)  route 2.023ns (33.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         1.624     6.175    segDisp/clk_48mhz
    SLICE_X58Y20         FDRE                                         r  segDisp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.419     6.594 r  segDisp/an_reg[3]/Q
                         net (fo=1, routed)           2.023     8.618    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682    12.300 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.300    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uin/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[6]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.348ns (77.612%)  route 0.389ns (22.388%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.595     1.838    uin/clk_48mhz
    SLICE_X0Y4           FDRE                                         r  uin/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.979 r  uin/ack_reg/Q
                         net (fo=6, routed)           0.389     2.368    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.575 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.575    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[0]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.353ns (76.430%)  route 0.417ns (23.570%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X59Y20         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDSE (Prop_fdse_C_Q)         0.141     1.969 r  segDisp/seg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.417     2.386    lopt
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.598 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.598    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[5]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.347ns (75.387%)  route 0.440ns (24.613%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X59Y20         FDSE                                         r  segDisp/seg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDSE (Prop_fdse_C_Q)         0.141     1.969 r  segDisp/seg_reg[5]/Q
                         net (fo=1, routed)           0.440     2.409    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.614 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.614    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica_4/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[3]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.418ns (78.855%)  route 0.380ns (21.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X59Y20         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDSE (Prop_fdse_C_Q)         0.128     1.956 r  segDisp/seg_reg[5]_lopt_replica_4/Q
                         net (fo=1, routed)           0.380     2.336    lopt_3
    V8                   OBUF (Prop_obuf_I_O)         1.290     3.627 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.627    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[2]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.365ns (75.774%)  route 0.436ns (24.226%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X58Y20         FDRE                                         r  segDisp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.969 r  segDisp/an_reg[2]/Q
                         net (fo=1, routed)           0.436     2.406    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.629 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.629    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica_3/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[2]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.377ns (76.195%)  route 0.430ns (23.805%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X59Y20         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDSE (Prop_fdse_C_Q)         0.141     1.969 r  segDisp/seg_reg[5]_lopt_replica_3/Q
                         net (fo=1, routed)           0.430     2.399    lopt_2
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.635 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.635    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.371ns (74.956%)  route 0.458ns (25.044%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X59Y20         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDSE (Prop_fdse_C_Q)         0.141     1.969 r  segDisp/seg_reg[5]_lopt_replica_2/Q
                         net (fo=1, routed)           0.458     2.427    lopt_1
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.657 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.657    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]_lopt_replica_5/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[4]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.402ns (76.123%)  route 0.440ns (23.877%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X59Y20         FDSE                                         r  segDisp/seg_reg[5]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDSE (Prop_fdse_C_Q)         0.128     1.956 r  segDisp/seg_reg[5]_lopt_replica_5/Q
                         net (fo=1, routed)           0.440     2.396    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         1.274     3.670 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.670    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.382ns (74.758%)  route 0.467ns (25.242%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X58Y20         FDRE                                         r  segDisp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.128     1.956 r  segDisp/an_reg[1]/Q
                         net (fo=1, routed)           0.467     2.423    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.254     3.677 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.677    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/dp_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dp
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.363ns (73.673%)  route 0.487ns (26.327%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.828    segDisp/clk_48mhz
    SLICE_X60Y20         FDRE                                         r  segDisp/dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.992 r  segDisp/dp_reg/Q
                         net (fo=1, routed)           0.487     2.479    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.678 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.678    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.711    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





