<stg><name>convolution1_fix</name>


<trans_list>

<trans id="464" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="6" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="1"/>
<literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="11" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="11" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="14" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="15" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="21" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="25" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="26" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="27" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32">
<![CDATA[
:0 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %store_ln176 = store i4 0, i4 %d

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln176 = br void

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %d_9 = load i4 %d

]]></Node>
<StgValue><ssdm name="d_9"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
:1 %zext_ln176 = zext i4 %d_9

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="4">
<![CDATA[
:2 %zext_ln176_1 = zext i4 %d_9

]]></Node>
<StgValue><ssdm name="zext_ln176_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln176 = icmp_eq  i4 %d_9, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %add_ln176 = add i4 %d_9, i4 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln176 = br i1 %icmp_ln176, void %.split15, void

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:1 %firstKernel_f_V_1_1_addr = getelementptr i18 %firstKernel_f_V_1_1, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:2 %firstBias_f_V_addr = getelementptr i22 %firstBias_f_V, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstBias_f_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:3 %firstKernel_f_V_0_1_addr = getelementptr i19 %firstKernel_f_V_0_1, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:4 %firstKernel_f_V_2_1_addr = getelementptr i18 %firstKernel_f_V_2_1, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:5 %firstKernel_f_V_3_1_addr = getelementptr i19 %firstKernel_f_V_3_1, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:6 %firstKernel_f_V_1_0_addr = getelementptr i18 %firstKernel_f_V_1_0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_0_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:7 %firstKernel_f_V_1_2_addr = getelementptr i18 %firstKernel_f_V_1_2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:8 %firstKernel_f_V_0_0_addr = getelementptr i19 %firstKernel_f_V_0_0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_0_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:9 %firstKernel_f_V_0_2_addr = getelementptr i20 %firstKernel_f_V_0_2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_2_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:10 %firstKernel_f_V_2_0_addr = getelementptr i18 %firstKernel_f_V_2_0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_0_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:11 %firstKernel_f_V_2_2_addr = getelementptr i18 %firstKernel_f_V_2_2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:12 %firstKernel_f_V_3_0_addr = getelementptr i18 %firstKernel_f_V_3_0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_0_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:13 %firstKernel_f_V_3_2_addr = getelementptr i19 %firstKernel_f_V_3_2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="3">
<![CDATA[
.split15:14 %firstKernel_f_V_1_1_load = load i3 %firstKernel_f_V_1_1_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="3">
<![CDATA[
.split15:16 %rhs = load i3 %firstBias_f_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="3">
<![CDATA[
.split15:19 %firstKernel_f_V_0_1_load = load i3 %firstKernel_f_V_0_1_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_1_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="3">
<![CDATA[
.split15:21 %firstKernel_f_V_0_0_load = load i3 %firstKernel_f_V_0_0_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_0_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="3">
<![CDATA[
.split15:23 %firstKernel_f_V_1_0_load = load i3 %firstKernel_f_V_1_0_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_0_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="3">
<![CDATA[
.split15:25 %firstKernel_f_V_0_2_load = load i3 %firstKernel_f_V_0_2_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_2_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="3">
<![CDATA[
.split15:27 %firstKernel_f_V_1_2_load = load i3 %firstKernel_f_V_1_2_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_2_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="3">
<![CDATA[
.split15:29 %firstKernel_f_V_2_1_load = load i3 %firstKernel_f_V_2_1_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_1_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="3">
<![CDATA[
.split15:31 %firstKernel_f_V_3_1_load = load i3 %firstKernel_f_V_3_1_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_1_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="3">
<![CDATA[
.split15:33 %firstKernel_f_V_2_0_load = load i3 %firstKernel_f_V_2_0_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_0_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="3">
<![CDATA[
.split15:35 %firstKernel_f_V_3_0_load = load i3 %firstKernel_f_V_3_0_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_0_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="3">
<![CDATA[
.split15:37 %firstKernel_f_V_2_2_load = load i3 %firstKernel_f_V_2_2_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_2_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="19" op_0_bw="3">
<![CDATA[
.split15:39 %firstKernel_f_V_3_2_load = load i3 %firstKernel_f_V_3_2_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_2_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0">
<![CDATA[
:0 %ret_ln207 = ret

]]></Node>
<StgValue><ssdm name="ret_ln207"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="3">
<![CDATA[
.split15:14 %firstKernel_f_V_1_1_load = load i3 %firstKernel_f_V_1_1_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_1_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="50" op_0_bw="18">
<![CDATA[
.split15:15 %firstKernel_f_V_1_1_load_cast = sext i18 %firstKernel_f_V_1_1_load

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_1_load_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="3">
<![CDATA[
.split15:16 %rhs = load i3 %firstBias_f_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="41" op_0_bw="41" op_1_bw="22" op_2_bw="19">
<![CDATA[
.split15:17 %rhs_10 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i22.i19, i22 %rhs, i19 0

]]></Node>
<StgValue><ssdm name="rhs_10"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="49" op_0_bw="41">
<![CDATA[
.split15:18 %sext_ln1171 = sext i41 %rhs_10

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="3">
<![CDATA[
.split15:19 %firstKernel_f_V_0_1_load = load i3 %firstKernel_f_V_0_1_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_1_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="51" op_0_bw="19">
<![CDATA[
.split15:20 %sext_ln1171_6 = sext i19 %firstKernel_f_V_0_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="3">
<![CDATA[
.split15:21 %firstKernel_f_V_0_0_load = load i3 %firstKernel_f_V_0_0_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_0_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="51" op_0_bw="19">
<![CDATA[
.split15:22 %sext_ln1171_7 = sext i19 %firstKernel_f_V_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_7"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="3">
<![CDATA[
.split15:23 %firstKernel_f_V_1_0_load = load i3 %firstKernel_f_V_1_0_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_0_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="50" op_0_bw="18">
<![CDATA[
.split15:24 %sext_ln1171_8 = sext i18 %firstKernel_f_V_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_8"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="3">
<![CDATA[
.split15:25 %firstKernel_f_V_0_2_load = load i3 %firstKernel_f_V_0_2_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_2_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="51" op_0_bw="20">
<![CDATA[
.split15:26 %sext_ln1171_9 = sext i20 %firstKernel_f_V_0_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_9"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="3">
<![CDATA[
.split15:27 %firstKernel_f_V_1_2_load = load i3 %firstKernel_f_V_1_2_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_2_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="50" op_0_bw="18">
<![CDATA[
.split15:28 %sext_ln1171_10 = sext i18 %firstKernel_f_V_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_10"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="3">
<![CDATA[
.split15:29 %firstKernel_f_V_2_1_load = load i3 %firstKernel_f_V_2_1_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_1_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="50" op_0_bw="18">
<![CDATA[
.split15:30 %sext_ln1171_11 = sext i18 %firstKernel_f_V_2_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_11"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="3">
<![CDATA[
.split15:31 %firstKernel_f_V_3_1_load = load i3 %firstKernel_f_V_3_1_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_1_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="51" op_0_bw="19">
<![CDATA[
.split15:32 %sext_ln1171_12 = sext i19 %firstKernel_f_V_3_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_12"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="3">
<![CDATA[
.split15:33 %firstKernel_f_V_2_0_load = load i3 %firstKernel_f_V_2_0_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_0_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="50" op_0_bw="18">
<![CDATA[
.split15:34 %sext_ln1171_13 = sext i18 %firstKernel_f_V_2_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_13"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="3">
<![CDATA[
.split15:35 %firstKernel_f_V_3_0_load = load i3 %firstKernel_f_V_3_0_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_0_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="50" op_0_bw="18">
<![CDATA[
.split15:36 %sext_ln1171_14 = sext i18 %firstKernel_f_V_3_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_14"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="3">
<![CDATA[
.split15:37 %firstKernel_f_V_2_2_load = load i3 %firstKernel_f_V_2_2_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_2_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="50" op_0_bw="18">
<![CDATA[
.split15:38 %sext_ln1171_15 = sext i18 %firstKernel_f_V_2_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_15"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="19" op_0_bw="3">
<![CDATA[
.split15:39 %firstKernel_f_V_3_2_load = load i3 %firstKernel_f_V_3_2_addr

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_2_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="51" op_0_bw="19">
<![CDATA[
.split15:40 %sext_ln178 = sext i19 %firstKernel_f_V_3_2_load

]]></Node>
<StgValue><ssdm name="sext_ln178"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.split15:41 %br_ln178 = br void

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i = phi i8 %indvars_iv_next13, void, i8 0, void %.split15

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="8">
<![CDATA[
:1 %zext_ln1169 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln1169"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:2 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="10">
<![CDATA[
:3 %zext_ln1169_7 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1169_7"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %sub_ln1169 = sub i11 %zext_ln1169_7, i11 %zext_ln1169

]]></Node>
<StgValue><ssdm name="sub_ln1169"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="11">
<![CDATA[
:5 %empty_73 = trunc i11 %sub_ln1169

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="11">
<![CDATA[
:6 %sub_ln1169_cast = sext i11 %sub_ln1169

]]></Node>
<StgValue><ssdm name="sub_ln1169_cast"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="8">
<![CDATA[
:7 %empty_74 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %exitcond1614 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="exitcond1614"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %indvars_iv_next13 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next13"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln178 = br i1 %exitcond1614, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:1 %empty_76 = add i7 %empty_74, i7 127

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="7">
<![CDATA[
.split:2 %zext_ln1169_8 = zext i7 %empty_76

]]></Node>
<StgValue><ssdm name="zext_ln1169_8"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split:3 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_76, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:4 %sub_ln1169_1 = sub i9 %tmp_s, i9 %zext_ln1169_8

]]></Node>
<StgValue><ssdm name="sub_ln1169_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:5 %cmp18 = icmp_eq  i8 %i, i8 0

]]></Node>
<StgValue><ssdm name="cmp18"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:6 %empty_77 = add i8 %i, i8 2

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8">
<![CDATA[
.split:7 %zext_ln1169_9 = zext i8 %empty_77

]]></Node>
<StgValue><ssdm name="zext_ln1169_9"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="8">
<![CDATA[
.split:8 %trunc_ln1169 = trunc i8 %empty_77

]]></Node>
<StgValue><ssdm name="trunc_ln1169"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split:9 %tmp_26_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln1169, i2 0

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:10 %sub_ln1169_2 = sub i9 %tmp_26_cast, i9 %zext_ln1169_9

]]></Node>
<StgValue><ssdm name="sub_ln1169_2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split:11 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_77, i32 7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
.split:12 %zext_ln1169_10 = zext i8 %indvars_iv_next13

]]></Node>
<StgValue><ssdm name="zext_ln1169_10"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8">
<![CDATA[
.split:13 %trunc_ln1169_1 = trunc i8 %indvars_iv_next13

]]></Node>
<StgValue><ssdm name="trunc_ln1169_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split:14 %tmp_27_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln1169_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:15 %sub_ln1169_3 = sub i9 %tmp_27_cast, i9 %zext_ln1169_10

]]></Node>
<StgValue><ssdm name="sub_ln1169_3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split:16 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %indvars_iv_next13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.split:17 %br_ln180 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln176 = store i4 %add_ln176, i4 %d

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:0 %j = phi i2 0, void %.split, i2 %add_ln180, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:1 %zext_ln1169_11 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln1169_11"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:2 %zext_ln1169_12 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln1169_12"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:3 %add_ln1169 = add i12 %sub_ln1169_cast, i12 %zext_ln1169_12

]]></Node>
<StgValue><ssdm name="add_ln1169"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:4 %sext_ln1169 = sext i12 %add_ln1169

]]></Node>
<StgValue><ssdm name="sext_ln1169"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:5 %input_addr = getelementptr i32 %input_r, i64 0, i64 %sext_ln1169

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:6 %add_ln1169_6 = add i9 %sub_ln1169_1, i9 %zext_ln1169_11

]]></Node>
<StgValue><ssdm name="add_ln1169_6"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:7 %zext_ln1169_13 = zext i9 %add_ln1169_6

]]></Node>
<StgValue><ssdm name="zext_ln1169_13"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:8 %input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_13

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:9 %add_ln1169_7 = add i9 %sub_ln1169_3, i9 %zext_ln1169_11

]]></Node>
<StgValue><ssdm name="add_ln1169_7"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:10 %zext_ln1169_14 = zext i9 %add_ln1169_7

]]></Node>
<StgValue><ssdm name="zext_ln1169_14"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:11 %input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_14

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:12 %add_ln1169_8 = add i9 %sub_ln1169_2, i9 %zext_ln1169_11

]]></Node>
<StgValue><ssdm name="add_ln1169_8"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:13 %zext_ln1169_15 = zext i9 %add_ln1169_8

]]></Node>
<StgValue><ssdm name="zext_ln1169_15"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:14 %input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_15

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:15 %shl_ln183 = shl i12 %add_ln1169, i12 3

]]></Node>
<StgValue><ssdm name="shl_ln183"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:16 %add_ln183 = add i12 %shl_ln183, i12 %zext_ln176_1

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:17 %zext_ln183 = zext i12 %add_ln183

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:18 %out_0_0_0_addr = getelementptr i32 %out_0_0_0, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="out_0_0_0_addr"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:19 %icmp_ln180 = icmp_eq  i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:20 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:21 %add_ln180 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:22 %icmp_ln188 = icmp_eq  i2 %add_ln180, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877:23 %br_ln180 = br i1 %icmp_ln180, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split, void

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:1 %r_V = load i9 %input_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:0 %specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:1 %r_V = load i9 %input_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:2 %sext_ln1168 = sext i32 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1168"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:3 %r_V_58 = mul i50 %sext_ln1168, i50 %firstKernel_f_V_1_1_load_cast

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="49" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:4 %trunc_ln1245 = trunc i50 %r_V_58

]]></Node>
<StgValue><ssdm name="trunc_ln1245"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:5 %ret_V = add i49 %sext_ln1171, i49 %trunc_ln1245

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:6 %p_Val2_13 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %ret_V, i32 19, i32 48

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="31" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:7 %sext_ln722 = sext i30 %p_Val2_13

]]></Node>
<StgValue><ssdm name="sext_ln722"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:8 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %ret_V, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:9 %p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_58, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:10 %trunc_ln727 = trunc i50 %r_V_58

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:11 %r = icmp_ne  i18 %trunc_ln727, i18 0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:12 %or_ln412 = or i1 %p_Result_s, i1 %r

]]></Node>
<StgValue><ssdm name="or_ln412"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:13 %and_ln412 = and i1 %or_ln412, i1 %p_Result_44

]]></Node>
<StgValue><ssdm name="and_ln412"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="31" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:14 %zext_ln415 = zext i1 %and_ln412

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:15 %lhs_12 = add i31 %sext_ln722, i31 %zext_ln415

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:16 %sext_ln183 = sext i31 %lhs_12

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:17 %store_ln183 = store i32 %sext_ln183, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:18 %add_ln187 = add i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:19 %sext_ln1169_1 = sext i2 %add_ln187

]]></Node>
<StgValue><ssdm name="sext_ln1169_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:20 %add_ln1169_9 = add i9 %sub_ln1169_1, i9 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="add_ln1169_9"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:21 %zext_ln1169_16 = zext i9 %add_ln1169_9

]]></Node>
<StgValue><ssdm name="zext_ln1169_16"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:22 %input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_16

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:23 %add_ln1169_10 = add i9 %empty_73, i9 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="add_ln1169_10"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:24 %zext_ln1169_17 = zext i9 %add_ln1169_10

]]></Node>
<StgValue><ssdm name="zext_ln1169_17"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:25 %input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_17

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:26 %add_ln1169_11 = add i9 %sub_ln1169_3, i9 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="add_ln1169_11"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:27 %zext_ln1169_18 = zext i9 %add_ln1169_11

]]></Node>
<StgValue><ssdm name="zext_ln1169_18"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:28 %input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_18

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:29 %add_ln1169_12 = add i9 %sub_ln1169_2, i9 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="add_ln1169_12"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:30 %zext_ln1169_19 = zext i9 %add_ln1169_12

]]></Node>
<StgValue><ssdm name="zext_ln1169_19"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:31 %input_addr_10 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_19

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:32 %icmp_ln187 = icmp_ne  i2 %j, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877.split:33 %br_ln185 = br i1 %cmp18, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811, void

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:0 %r_V_26 = load i9 %input_addr_1

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln190 = br i1 %icmp_ln187, void %._crit_edge13, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="1"/>
<literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:0 %r_V_28 = load i9 %input_addr_3

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="190" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:0 %r_V_26 = load i9 %input_addr_1

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:1 %sext_ln1168_5 = sext i32 %r_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1168_5"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:2 %r_V_59 = mul i51 %sext_ln1168_5, i51 %sext_ln1171_6

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:3 %tmp_40 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %lhs_12, i19 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:4 %lhs_13 = sext i50 %tmp_40

]]></Node>
<StgValue><ssdm name="lhs_13"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:5 %ret_V_11 = add i51 %lhs_13, i51 %r_V_59

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:6 %p_Val2_15 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_11, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:7 %p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_11, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:8 %p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_11, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="18" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:9 %trunc_ln727_4 = trunc i51 %r_V_59

]]></Node>
<StgValue><ssdm name="trunc_ln727_4"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:10 %r_5 = icmp_ne  i18 %trunc_ln727_4, i18 0

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:11 %or_ln412_5 = or i1 %p_Result_23, i1 %r_5

]]></Node>
<StgValue><ssdm name="or_ln412_5"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:12 %and_ln412_5 = and i1 %or_ln412_5, i1 %p_Result_45

]]></Node>
<StgValue><ssdm name="and_ln412_5"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:13 %zext_ln415_5 = zext i1 %and_ln412_5

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:14 %lhs_16 = add i32 %p_Val2_15, i32 %zext_ln415_5

]]></Node>
<StgValue><ssdm name="lhs_16"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:15 %store_ln415 = store i32 %lhs_16, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811:16 %br_ln187 = br i1 %icmp_ln187, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:0 %r_V_30 = load i9 %input_addr_2

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:4 %r_V_32 = load i9 %input_addr_3

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="209" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:0 %r_V_30 = load i9 %input_addr_2

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:1 %sext_ln1168_7 = sext i32 %r_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1168_7"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:2 %r_V_60 = mul i51 %sext_ln1168_7, i51 %sext_ln1171_7

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:3 %trunc_ln1168 = trunc i51 %r_V_60

]]></Node>
<StgValue><ssdm name="trunc_ln1168"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:4 %r_V_32 = load i9 %input_addr_3

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:5 %sext_ln1168_8 = sext i32 %r_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1168_8"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:6 %r_V_61 = mul i50 %sext_ln1168_8, i50 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:7 %trunc_ln1168_2 = trunc i50 %r_V_61

]]></Node>
<StgValue><ssdm name="trunc_ln1168_2"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="50" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:8 %trunc_ln1245_1 = trunc i51 %r_V_60

]]></Node>
<StgValue><ssdm name="trunc_ln1245_1"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:9 %ret_V_12 = add i50 %r_V_61, i50 %trunc_ln1245_1

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:10 %lhs_17 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_16, i19 0

]]></Node>
<StgValue><ssdm name="lhs_17"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:11 %sext_ln1245_1 = sext i50 %ret_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1245_1"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:12 %ret_V_13 = add i51 %lhs_17, i51 %sext_ln1245_1

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:13 %p_Val2_19 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_13, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:14 %p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_13, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:15 %p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %ret_V_12, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:16 %sub_ln727 = sub i18 0, i18 %trunc_ln1168

]]></Node>
<StgValue><ssdm name="sub_ln727"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:17 %r_7 = icmp_ne  i18 %trunc_ln1168_2, i18 %sub_ln727

]]></Node>
<StgValue><ssdm name="r_7"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:18 %or_ln412_6 = or i1 %p_Result_27, i1 %r_7

]]></Node>
<StgValue><ssdm name="or_ln412_6"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:19 %and_ln412_7 = and i1 %or_ln412_6, i1 %p_Result_46

]]></Node>
<StgValue><ssdm name="and_ln412_7"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:20 %zext_ln415_6 = zext i1 %and_ln412_7

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:21 %add_ln415 = add i32 %p_Val2_19, i32 %zext_ln415_6

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="231" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:22 %store_ln415 = store i32 %add_ln415, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767:23 %br_ln187 = br void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge:0 %lhs_21 = phi i32 %add_ln415, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i767, i32 %lhs_16, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i811

]]></Node>
<StgValue><ssdm name="lhs_21"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge:1 %zext_ln1169_22 = zext i2 %add_ln180

]]></Node>
<StgValue><ssdm name="zext_ln1169_22"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge:2 %add_ln1169_14 = add i9 %sub_ln1169_1, i9 %zext_ln1169_22

]]></Node>
<StgValue><ssdm name="add_ln1169_14"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge:3 %zext_ln1169_23 = zext i9 %add_ln1169_14

]]></Node>
<StgValue><ssdm name="zext_ln1169_23"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge:4 %input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_23

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge:5 %add_ln1169_15 = add i9 %empty_73, i9 %zext_ln1169_22

]]></Node>
<StgValue><ssdm name="add_ln1169_15"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge:6 %zext_ln1169_24 = zext i9 %add_ln1169_15

]]></Node>
<StgValue><ssdm name="zext_ln1169_24"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge:7 %input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_24

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge:8 %br_ln188 = br i1 %icmp_ln188, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:0 %r_V_36 = load i9 %input_addr_5

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:4 %r_V_38 = load i9 %input_addr_6

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="244" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:0 %r_V_36 = load i9 %input_addr_5

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:1 %sext_ln1168_10 = sext i32 %r_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1168_10"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:2 %r_V_62 = mul i51 %sext_ln1168_10, i51 %sext_ln1171_9

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:3 %trunc_ln1168_3 = trunc i51 %r_V_62

]]></Node>
<StgValue><ssdm name="trunc_ln1168_3"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:4 %r_V_38 = load i9 %input_addr_6

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:5 %sext_ln1168_11 = sext i32 %r_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1168_11"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:6 %r_V_63 = mul i50 %sext_ln1168_11, i50 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:7 %trunc_ln1168_4 = trunc i50 %r_V_63

]]></Node>
<StgValue><ssdm name="trunc_ln1168_4"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:8 %sext_ln1245_3 = sext i50 %r_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1245_3"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:9 %ret_V_14 = add i51 %sext_ln1245_3, i51 %r_V_62

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:10 %lhs_22 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_21, i19 0

]]></Node>
<StgValue><ssdm name="lhs_22"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:11 %ret_V_15 = add i51 %lhs_22, i51 %ret_V_14

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:12 %p_Val2_23 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_15, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:13 %p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_15, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:14 %p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_14, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:15 %sub_ln727_1 = sub i18 0, i18 %trunc_ln1168_3

]]></Node>
<StgValue><ssdm name="sub_ln727_1"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:16 %r_9 = icmp_ne  i18 %trunc_ln1168_4, i18 %sub_ln727_1

]]></Node>
<StgValue><ssdm name="r_9"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:17 %or_ln412_8 = or i1 %p_Result_31, i1 %r_9

]]></Node>
<StgValue><ssdm name="or_ln412_8"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:18 %and_ln412_9 = and i1 %or_ln412_8, i1 %p_Result_47

]]></Node>
<StgValue><ssdm name="and_ln412_9"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:19 %zext_ln415_8 = zext i1 %and_ln412_9

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:20 %add_ln415_7 = add i32 %p_Val2_23, i32 %zext_ln415_8

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="265" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="0"/>
<literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:21 %store_ln415 = store i32 %add_ln415_7, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="0"/>
<literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674:22 %br_ln188 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge:0 %lhs_24 = phi i32 %add_ln415_7, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i674, i32 %add_ln415_6, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505, i32 %lhs_21, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit846._crit_edge, i32 %lhs_18, void %._crit_edge13

]]></Node>
<StgValue><ssdm name="lhs_24"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln193 = br i1 %tmp_36, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461, void

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:0 %r_V_40 = load i9 %input_addr_4

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:4 %r_V_42 = load i9 %input_addr_8

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln197 = br i1 %tmp_37, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:0 %r_V_44 = load i9 %input_addr_4

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="273" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:0 %r_V_28 = load i9 %input_addr_3

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:1 %sext_ln1168_6 = sext i32 %r_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1168_6"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:2 %r_V_64 = mul i50 %sext_ln1168_6, i50 %sext_ln1171_8

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:3 %tmp_43 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %lhs_12, i19 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:4 %lhs_14 = sext i50 %tmp_43

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:5 %sext_ln1245 = sext i50 %r_V_64

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:6 %add_ln1245 = add i50 %tmp_43, i50 %r_V_64

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:7 %ret_V_16 = add i51 %lhs_14, i51 %sext_ln1245

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:8 %p_Val2_17 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_16, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:9 %p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %add_ln1245, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:10 %p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_64, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:11 %trunc_ln727_5 = trunc i50 %r_V_64

]]></Node>
<StgValue><ssdm name="trunc_ln727_5"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:12 %r_6 = icmp_ne  i18 %trunc_ln727_5, i18 0

]]></Node>
<StgValue><ssdm name="r_6"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:13 %or_ln412_7 = or i1 %p_Result_25, i1 %r_6

]]></Node>
<StgValue><ssdm name="or_ln412_7"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:14 %and_ln412_6 = and i1 %or_ln412_7, i1 %p_Result_48

]]></Node>
<StgValue><ssdm name="and_ln412_6"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:15 %zext_ln415_7 = zext i1 %and_ln412_6

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:16 %add_ln415_5 = add i32 %p_Val2_17, i32 %zext_ln415_7

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:17 %store_ln415 = store i32 %add_ln415_5, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565:18 %br_ln190 = br void %._crit_edge13

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge13:0 %lhs_18 = phi i32 %add_ln415_5, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i565, i32 %sext_ln183, void

]]></Node>
<StgValue><ssdm name="lhs_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="2">
<![CDATA[
._crit_edge13:1 %zext_ln1169_20 = zext i2 %add_ln180

]]></Node>
<StgValue><ssdm name="zext_ln1169_20"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge13:2 %add_ln1169_13 = add i9 %empty_73, i9 %zext_ln1169_20

]]></Node>
<StgValue><ssdm name="add_ln1169_13"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge13:3 %zext_ln1169_21 = zext i9 %add_ln1169_13

]]></Node>
<StgValue><ssdm name="zext_ln1169_21"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge13:4 %input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_21

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13:5 %br_ln191 = br i1 %icmp_ln188, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:0 %r_V_34 = load i9 %input_addr_7

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="299" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:0 %r_V_34 = load i9 %input_addr_7

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:1 %sext_ln1168_9 = sext i32 %r_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1168_9"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:2 %r_V_65 = mul i50 %sext_ln1168_9, i50 %sext_ln1171_10

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:3 %lhs_19 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_18, i19 0

]]></Node>
<StgValue><ssdm name="lhs_19"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:4 %sext_ln1245_2 = sext i50 %r_V_65

]]></Node>
<StgValue><ssdm name="sext_ln1245_2"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:5 %ret_V_17 = add i51 %lhs_19, i51 %sext_ln1245_2

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:6 %p_Val2_21 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_17, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:7 %p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_17, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:8 %p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_65, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:9 %trunc_ln727_6 = trunc i50 %r_V_65

]]></Node>
<StgValue><ssdm name="trunc_ln727_6"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:10 %r_8 = icmp_ne  i18 %trunc_ln727_6, i18 0

]]></Node>
<StgValue><ssdm name="r_8"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:11 %or_ln412_9 = or i1 %p_Result_29, i1 %r_8

]]></Node>
<StgValue><ssdm name="or_ln412_9"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:12 %and_ln412_8 = and i1 %or_ln412_9, i1 %p_Result_49

]]></Node>
<StgValue><ssdm name="and_ln412_8"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:13 %zext_ln415_9 = zext i1 %and_ln412_8

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:14 %add_ln415_6 = add i32 %p_Val2_21, i32 %zext_ln415_9

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:15 %store_ln415 = store i32 %add_ln415_6, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i505:16 %br_ln191 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="316" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:0 %r_V_40 = load i9 %input_addr_4

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:1 %sext_ln1168_12 = sext i32 %r_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1168_12"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:2 %r_V_66 = mul i50 %sext_ln1168_12, i50 %sext_ln1171_11

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:3 %trunc_ln1168_5 = trunc i50 %r_V_66

]]></Node>
<StgValue><ssdm name="trunc_ln1168_5"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:4 %r_V_42 = load i9 %input_addr_8

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:5 %sext_ln1168_13 = sext i32 %r_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1168_13"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:6 %r_V_67 = mul i51 %sext_ln1168_13, i51 %sext_ln1171_12

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:7 %trunc_ln1168_6 = trunc i51 %r_V_67

]]></Node>
<StgValue><ssdm name="trunc_ln1168_6"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="50" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:8 %trunc_ln1245_2 = trunc i51 %r_V_67

]]></Node>
<StgValue><ssdm name="trunc_ln1245_2"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:9 %ret_V_18 = add i50 %trunc_ln1245_2, i50 %r_V_66

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:10 %lhs_25 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_24, i19 0

]]></Node>
<StgValue><ssdm name="lhs_25"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:11 %sext_ln1245_4 = sext i50 %ret_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1245_4"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:12 %ret_V_19 = add i51 %lhs_25, i51 %sext_ln1245_4

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:13 %p_Val2_25 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_19, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:14 %p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_19, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:15 %p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %ret_V_18, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:16 %sub_ln727_2 = sub i18 0, i18 %trunc_ln1168_5

]]></Node>
<StgValue><ssdm name="sub_ln727_2"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:17 %r_10 = icmp_ne  i18 %trunc_ln1168_6, i18 %sub_ln727_2

]]></Node>
<StgValue><ssdm name="r_10"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:18 %or_ln412_10 = or i1 %p_Result_33, i1 %r_10

]]></Node>
<StgValue><ssdm name="or_ln412_10"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:19 %and_ln412_10 = and i1 %or_ln412_10, i1 %p_Result_50

]]></Node>
<StgValue><ssdm name="and_ln412_10"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:20 %zext_ln415_10 = zext i1 %and_ln412_10

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:21 %lhs_29 = add i32 %p_Val2_25, i32 %zext_ln415_10

]]></Node>
<StgValue><ssdm name="lhs_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="338" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:22 %store_ln415 = store i32 %lhs_29, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461:23 %br_ln195 = br i1 %icmp_ln187, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:0 %r_V_46 = load i9 %input_addr_9

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:4 %r_V_48 = load i9 %input_addr_10

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="342" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:0 %r_V_46 = load i9 %input_addr_9

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:1 %sext_ln1168_14 = sext i32 %r_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1168_14"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:2 %r_V_68 = mul i50 %sext_ln1168_14, i50 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:3 %trunc_ln1168_7 = trunc i50 %r_V_68

]]></Node>
<StgValue><ssdm name="trunc_ln1168_7"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:4 %r_V_48 = load i9 %input_addr_10

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:5 %sext_ln1168_15 = sext i32 %r_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1168_15"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:6 %r_V_69 = mul i50 %sext_ln1168_15, i50 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:7 %trunc_ln1168_8 = trunc i50 %r_V_69

]]></Node>
<StgValue><ssdm name="trunc_ln1168_8"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:8 %ret_V_20 = add i50 %r_V_69, i50 %r_V_68

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:9 %lhs_30 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_29, i19 0

]]></Node>
<StgValue><ssdm name="lhs_30"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:10 %sext_ln1245_5 = sext i50 %ret_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1245_5"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:11 %ret_V_21 = add i51 %lhs_30, i51 %sext_ln1245_5

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:12 %p_Val2_30 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_21, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:13 %p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_21, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:14 %p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %ret_V_20, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:15 %sub_ln727_3 = sub i18 0, i18 %trunc_ln1168_7

]]></Node>
<StgValue><ssdm name="sub_ln727_3"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:16 %r_16 = icmp_ne  i18 %trunc_ln1168_8, i18 %sub_ln727_3

]]></Node>
<StgValue><ssdm name="r_16"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:17 %or_ln412_11 = or i1 %p_Result_37, i1 %r_16

]]></Node>
<StgValue><ssdm name="or_ln412_11"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:18 %and_ln412_11 = and i1 %or_ln412_11, i1 %p_Result_51

]]></Node>
<StgValue><ssdm name="and_ln412_11"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:19 %zext_ln415_11 = zext i1 %and_ln412_11

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:20 %add_ln415_9 = add i32 %p_Val2_30, i32 %zext_ln415_11

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="363" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:21 %store_ln415 = store i32 %add_ln415_9, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368:22 %br_ln195 = br void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge:0 %lhs_31 = phi i32 %add_ln415_9, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i368, i32 %lhs_29, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i461

]]></Node>
<StgValue><ssdm name="lhs_31"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge:1 %zext_ln1169_25 = zext i2 %add_ln180

]]></Node>
<StgValue><ssdm name="zext_ln1169_25"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge:2 %add_ln1169_16 = add i9 %sub_ln1169_3, i9 %zext_ln1169_25

]]></Node>
<StgValue><ssdm name="add_ln1169_16"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge:3 %zext_ln1169_26 = zext i9 %add_ln1169_16

]]></Node>
<StgValue><ssdm name="zext_ln1169_26"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge:4 %input_addr_11 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_26

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge:5 %add_ln1169_17 = add i9 %sub_ln1169_2, i9 %zext_ln1169_25

]]></Node>
<StgValue><ssdm name="add_ln1169_17"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge:6 %zext_ln1169_27 = zext i9 %add_ln1169_17

]]></Node>
<StgValue><ssdm name="zext_ln1169_27"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge:7 %input_addr_12 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_27

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge:8 %br_ln196 = br i1 %icmp_ln188, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %r_V_52 = load i9 %input_addr_11

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %r_V_54 = load i9 %input_addr_12

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="376" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %r_V_52 = load i9 %input_addr_11

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %sext_ln1168_17 = sext i32 %r_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1168_17"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %r_V_70 = mul i50 %sext_ln1168_17, i50 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %trunc_ln1168_9 = trunc i50 %r_V_70

]]></Node>
<StgValue><ssdm name="trunc_ln1168_9"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %r_V_54 = load i9 %input_addr_12

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="51" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %sext_ln1168_18 = sext i32 %r_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1168_18"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %r_V_71 = mul i51 %sext_ln1168_18, i51 %sext_ln178

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:7 %trunc_ln1168_10 = trunc i51 %r_V_71

]]></Node>
<StgValue><ssdm name="trunc_ln1168_10"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:8 %sext_ln1245_7 = sext i50 %r_V_70

]]></Node>
<StgValue><ssdm name="sext_ln1245_7"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:9 %ret_V_22 = add i51 %r_V_71, i51 %sext_ln1245_7

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:10 %lhs_38 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_31, i19 0

]]></Node>
<StgValue><ssdm name="lhs_38"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:11 %ret_V_23 = add i51 %lhs_38, i51 %ret_V_22

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:12 %p_Val2_36 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_23, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:13 %p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_23, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:14 %p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_22, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:15 %sub_ln727_4 = sub i18 0, i18 %trunc_ln1168_9

]]></Node>
<StgValue><ssdm name="sub_ln727_4"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:16 %r_18 = icmp_ne  i18 %trunc_ln1168_10, i18 %sub_ln727_4

]]></Node>
<StgValue><ssdm name="r_18"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:17 %or_ln412_13 = or i1 %p_Result_41, i1 %r_18

]]></Node>
<StgValue><ssdm name="or_ln412_13"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:18 %and_ln412_13 = and i1 %or_ln412_13, i1 %p_Result_52

]]></Node>
<StgValue><ssdm name="and_ln412_13"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:19 %zext_ln415_13 = zext i1 %and_ln412_13

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:20 %add_ln415_11 = add i32 %p_Val2_36, i32 %zext_ln415_13

]]></Node>
<StgValue><ssdm name="add_ln415_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="397" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:21 %store_ln415 = store i32 %add_ln415_11, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:22 %br_ln196 = br void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0 %phi_ln1548 = phi i32 %add_ln415_11, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i32 %add_ln415_13, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 %lhs_31, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi65ELi27ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit447._crit_edge, i32 %lhs_24, void, i32 %lhs_35, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge

]]></Node>
<StgValue><ssdm name="phi_ln1548"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %phi_ln1548, i32 31

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:2 %br_ln203 = br i1 %tmp_64, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge, void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="402" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:0 %r_V_44 = load i9 %input_addr_4

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:1 %sext_ln1168_16 = sext i32 %r_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1168_16"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:2 %r_V_72 = mul i50 %sext_ln1168_16, i50 %sext_ln1171_11

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:3 %lhs_26 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_24, i19 0

]]></Node>
<StgValue><ssdm name="lhs_26"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:4 %sext_ln1245_6 = sext i50 %r_V_72

]]></Node>
<StgValue><ssdm name="sext_ln1245_6"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:5 %ret_V_24 = add i51 %lhs_26, i51 %sext_ln1245_6

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:6 %p_Val2_28 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_24, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:7 %p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_24, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:8 %p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_72, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:9 %trunc_ln727_7 = trunc i50 %r_V_72

]]></Node>
<StgValue><ssdm name="trunc_ln727_7"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:10 %r_12 = icmp_ne  i18 %trunc_ln727_7, i18 0

]]></Node>
<StgValue><ssdm name="r_12"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:11 %or_ln412_12 = or i1 %p_Result_35, i1 %r_12

]]></Node>
<StgValue><ssdm name="or_ln412_12"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:12 %and_ln412_12 = and i1 %or_ln412_12, i1 %p_Result_53

]]></Node>
<StgValue><ssdm name="and_ln412_12"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:13 %zext_ln415_12 = zext i1 %and_ln412_12

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:14 %lhs_33 = add i32 %p_Val2_28, i32 %zext_ln415_12

]]></Node>
<StgValue><ssdm name="lhs_33"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:15 %store_ln415 = store i32 %lhs_33, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185:16 %br_ln199 = br i1 %icmp_ln187, void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:0 %r_V_50 = load i9 %input_addr_9

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="420" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:0 %r_V_50 = load i9 %input_addr_9

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:1 %sext_ln1168_19 = sext i32 %r_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1168_19"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:2 %r_V_73 = mul i50 %sext_ln1168_19, i50 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:3 %lhs_34 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_33, i19 0

]]></Node>
<StgValue><ssdm name="lhs_34"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:4 %sext_ln1245_8 = sext i50 %r_V_73

]]></Node>
<StgValue><ssdm name="sext_ln1245_8"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:5 %ret_V_25 = add i51 %lhs_34, i51 %sext_ln1245_8

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:6 %p_Val2_33 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_25, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:7 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_25, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:8 %p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_73, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:9 %trunc_ln727_8 = trunc i50 %r_V_73

]]></Node>
<StgValue><ssdm name="trunc_ln727_8"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:10 %r_17 = icmp_ne  i18 %trunc_ln727_8, i18 0

]]></Node>
<StgValue><ssdm name="r_17"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:11 %or_ln412_14 = or i1 %p_Result_39, i1 %r_17

]]></Node>
<StgValue><ssdm name="or_ln412_14"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:12 %and_ln412_14 = and i1 %or_ln412_14, i1 %p_Result_54

]]></Node>
<StgValue><ssdm name="and_ln412_14"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:13 %zext_ln415_14 = zext i1 %and_ln412_14

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:14 %add_ln415_12 = add i32 %p_Val2_33, i32 %zext_ln415_14

]]></Node>
<StgValue><ssdm name="add_ln415_12"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:15 %store_ln415 = store i32 %add_ln415_12, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125:16 %br_ln199 = br void %_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge:0 %lhs_35 = phi i32 %add_ln415_12, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i125, i32 %lhs_33, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i185

]]></Node>
<StgValue><ssdm name="lhs_35"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="438" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge:1 %zext_ln1169_28 = zext i2 %add_ln180

]]></Node>
<StgValue><ssdm name="zext_ln1169_28"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge:2 %add_ln1169_18 = add i9 %sub_ln1169_3, i9 %zext_ln1169_28

]]></Node>
<StgValue><ssdm name="add_ln1169_18"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge:3 %zext_ln1169_29 = zext i9 %add_ln1169_18

]]></Node>
<StgValue><ssdm name="zext_ln1169_29"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge:4 %input_addr_13 = getelementptr i32 %input_r, i64 0, i64 %zext_ln1169_29

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEpLILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit220._crit_edge:5 %br_ln200 = br i1 %icmp_ln188, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %r_V_56 = load i9 %input_addr_13

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="444" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %r_V_56 = load i9 %input_addr_13

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="445" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="50" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sext_ln1168_20 = sext i32 %r_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1168_20"/></StgValue>
</operation>

<operation id="446" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %r_V_74 = mul i50 %sext_ln1168_20, i50 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="447" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %lhs_39 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_35, i19 0

]]></Node>
<StgValue><ssdm name="lhs_39"/></StgValue>
</operation>

<operation id="448" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="51" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %sext_ln1245_9 = sext i50 %r_V_74

]]></Node>
<StgValue><ssdm name="sext_ln1245_9"/></StgValue>
</operation>

<operation id="449" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %ret_V_26 = add i51 %lhs_39, i51 %sext_ln1245_9

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="450" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6 %p_Val2_38 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_26, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="451" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="51" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7 %p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_26, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="452" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8 %p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %r_V_74, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="453" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="18" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9 %trunc_ln727_9 = trunc i50 %r_V_74

]]></Node>
<StgValue><ssdm name="trunc_ln727_9"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:10 %r_19 = icmp_ne  i18 %trunc_ln727_9, i18 0

]]></Node>
<StgValue><ssdm name="r_19"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:11 %or_ln412_15 = or i1 %p_Result_43, i1 %r_19

]]></Node>
<StgValue><ssdm name="or_ln412_15"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:12 %and_ln412_15 = and i1 %or_ln412_15, i1 %p_Result_55

]]></Node>
<StgValue><ssdm name="and_ln412_15"/></StgValue>
</operation>

<operation id="457" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:13 %zext_ln415_15 = zext i1 %and_ln412_15

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:14 %add_ln415_13 = add i32 %p_Val2_38, i32 %zext_ln415_15

]]></Node>
<StgValue><ssdm name="add_ln415_13"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:15 %store_ln415 = store i32 %add_ln415_13, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:16 %br_ln200 = br void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="461" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit:0 %store_ln203 = store i32 0, i12 %out_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="462" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit:1 %br_ln203 = br void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge:0 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i877

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="518" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="519" name="out_0_0_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="520" name="firstKernel_f_V_1_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="521" name="firstBias_f_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="522" name="firstKernel_f_V_0_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="523" name="firstKernel_f_V_0_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="524" name="firstKernel_f_V_1_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="525" name="firstKernel_f_V_0_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="526" name="firstKernel_f_V_1_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="527" name="firstKernel_f_V_2_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="528" name="firstKernel_f_V_3_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="529" name="firstKernel_f_V_2_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="530" name="firstKernel_f_V_3_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="531" name="firstKernel_f_V_2_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="532" name="firstKernel_f_V_3_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="534" from="StgValue_533" to="d" fromId="533" toId="28">
</dataflow>
<dataflow id="536" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="535" toId="29">
</dataflow>
<dataflow id="537" from="input_r" to="specinterface_ln0" fromId="518" toId="29">
</dataflow>
<dataflow id="539" from="empty_3" to="specinterface_ln0" fromId="538" toId="29">
</dataflow>
<dataflow id="541" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="29">
</dataflow>
<dataflow id="542" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="29">
</dataflow>
<dataflow id="544" from="empty_4" to="specinterface_ln0" fromId="543" toId="29">
</dataflow>
<dataflow id="546" from="StgValue_545" to="specinterface_ln0" fromId="545" toId="29">
</dataflow>
<dataflow id="547" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="29">
</dataflow>
<dataflow id="548" from="empty_4" to="specinterface_ln0" fromId="543" toId="29">
</dataflow>
<dataflow id="549" from="empty_4" to="specinterface_ln0" fromId="543" toId="29">
</dataflow>
<dataflow id="550" from="empty_4" to="specinterface_ln0" fromId="543" toId="29">
</dataflow>
<dataflow id="551" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="29">
</dataflow>
<dataflow id="552" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="29">
</dataflow>
<dataflow id="553" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="29">
</dataflow>
<dataflow id="554" from="StgValue_540" to="specinterface_ln0" fromId="540" toId="29">
</dataflow>
<dataflow id="555" from="empty_4" to="specinterface_ln0" fromId="543" toId="29">
</dataflow>
<dataflow id="556" from="empty_4" to="specinterface_ln0" fromId="543" toId="29">
</dataflow>
<dataflow id="558" from="StgValue_557" to="store_ln176" fromId="557" toId="30">
</dataflow>
<dataflow id="559" from="d" to="store_ln176" fromId="28" toId="30">
</dataflow>
<dataflow id="560" from="d" to="d_9" fromId="28" toId="32">
</dataflow>
<dataflow id="561" from="d_9" to="zext_ln176" fromId="32" toId="33">
</dataflow>
<dataflow id="562" from="d_9" to="zext_ln176_1" fromId="32" toId="34">
</dataflow>
<dataflow id="563" from="d_9" to="icmp_ln176" fromId="32" toId="35">
</dataflow>
<dataflow id="565" from="StgValue_564" to="icmp_ln176" fromId="564" toId="35">
</dataflow>
<dataflow id="567" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="566" toId="36">
</dataflow>
<dataflow id="569" from="StgValue_568" to="empty" fromId="568" toId="36">
</dataflow>
<dataflow id="570" from="StgValue_568" to="empty" fromId="568" toId="36">
</dataflow>
<dataflow id="571" from="StgValue_568" to="empty" fromId="568" toId="36">
</dataflow>
<dataflow id="572" from="d_9" to="add_ln176" fromId="32" toId="37">
</dataflow>
<dataflow id="574" from="StgValue_573" to="add_ln176" fromId="573" toId="37">
</dataflow>
<dataflow id="575" from="icmp_ln176" to="br_ln176" fromId="35" toId="38">
</dataflow>
<dataflow id="576" from="firstKernel_f_V_1_1" to="firstKernel_f_V_1_1_addr" fromId="520" toId="39">
</dataflow>
<dataflow id="578" from="StgValue_577" to="firstKernel_f_V_1_1_addr" fromId="577" toId="39">
</dataflow>
<dataflow id="579" from="zext_ln176" to="firstKernel_f_V_1_1_addr" fromId="33" toId="39">
</dataflow>
<dataflow id="580" from="firstBias_f_V" to="firstBias_f_V_addr" fromId="521" toId="40">
</dataflow>
<dataflow id="581" from="StgValue_577" to="firstBias_f_V_addr" fromId="577" toId="40">
</dataflow>
<dataflow id="582" from="zext_ln176" to="firstBias_f_V_addr" fromId="33" toId="40">
</dataflow>
<dataflow id="583" from="firstKernel_f_V_0_1" to="firstKernel_f_V_0_1_addr" fromId="522" toId="41">
</dataflow>
<dataflow id="584" from="StgValue_577" to="firstKernel_f_V_0_1_addr" fromId="577" toId="41">
</dataflow>
<dataflow id="585" from="zext_ln176" to="firstKernel_f_V_0_1_addr" fromId="33" toId="41">
</dataflow>
<dataflow id="586" from="firstKernel_f_V_2_1" to="firstKernel_f_V_2_1_addr" fromId="527" toId="42">
</dataflow>
<dataflow id="587" from="StgValue_577" to="firstKernel_f_V_2_1_addr" fromId="577" toId="42">
</dataflow>
<dataflow id="588" from="zext_ln176" to="firstKernel_f_V_2_1_addr" fromId="33" toId="42">
</dataflow>
<dataflow id="589" from="firstKernel_f_V_3_1" to="firstKernel_f_V_3_1_addr" fromId="528" toId="43">
</dataflow>
<dataflow id="590" from="StgValue_577" to="firstKernel_f_V_3_1_addr" fromId="577" toId="43">
</dataflow>
<dataflow id="591" from="zext_ln176" to="firstKernel_f_V_3_1_addr" fromId="33" toId="43">
</dataflow>
<dataflow id="592" from="firstKernel_f_V_1_0" to="firstKernel_f_V_1_0_addr" fromId="524" toId="44">
</dataflow>
<dataflow id="593" from="StgValue_577" to="firstKernel_f_V_1_0_addr" fromId="577" toId="44">
</dataflow>
<dataflow id="594" from="zext_ln176" to="firstKernel_f_V_1_0_addr" fromId="33" toId="44">
</dataflow>
<dataflow id="595" from="firstKernel_f_V_1_2" to="firstKernel_f_V_1_2_addr" fromId="526" toId="45">
</dataflow>
<dataflow id="596" from="StgValue_577" to="firstKernel_f_V_1_2_addr" fromId="577" toId="45">
</dataflow>
<dataflow id="597" from="zext_ln176" to="firstKernel_f_V_1_2_addr" fromId="33" toId="45">
</dataflow>
<dataflow id="598" from="firstKernel_f_V_0_0" to="firstKernel_f_V_0_0_addr" fromId="523" toId="46">
</dataflow>
<dataflow id="599" from="StgValue_577" to="firstKernel_f_V_0_0_addr" fromId="577" toId="46">
</dataflow>
<dataflow id="600" from="zext_ln176" to="firstKernel_f_V_0_0_addr" fromId="33" toId="46">
</dataflow>
<dataflow id="601" from="firstKernel_f_V_0_2" to="firstKernel_f_V_0_2_addr" fromId="525" toId="47">
</dataflow>
<dataflow id="602" from="StgValue_577" to="firstKernel_f_V_0_2_addr" fromId="577" toId="47">
</dataflow>
<dataflow id="603" from="zext_ln176" to="firstKernel_f_V_0_2_addr" fromId="33" toId="47">
</dataflow>
<dataflow id="604" from="firstKernel_f_V_2_0" to="firstKernel_f_V_2_0_addr" fromId="529" toId="48">
</dataflow>
<dataflow id="605" from="StgValue_577" to="firstKernel_f_V_2_0_addr" fromId="577" toId="48">
</dataflow>
<dataflow id="606" from="zext_ln176" to="firstKernel_f_V_2_0_addr" fromId="33" toId="48">
</dataflow>
<dataflow id="607" from="firstKernel_f_V_2_2" to="firstKernel_f_V_2_2_addr" fromId="531" toId="49">
</dataflow>
<dataflow id="608" from="StgValue_577" to="firstKernel_f_V_2_2_addr" fromId="577" toId="49">
</dataflow>
<dataflow id="609" from="zext_ln176" to="firstKernel_f_V_2_2_addr" fromId="33" toId="49">
</dataflow>
<dataflow id="610" from="firstKernel_f_V_3_0" to="firstKernel_f_V_3_0_addr" fromId="530" toId="50">
</dataflow>
<dataflow id="611" from="StgValue_577" to="firstKernel_f_V_3_0_addr" fromId="577" toId="50">
</dataflow>
<dataflow id="612" from="zext_ln176" to="firstKernel_f_V_3_0_addr" fromId="33" toId="50">
</dataflow>
<dataflow id="613" from="firstKernel_f_V_3_2" to="firstKernel_f_V_3_2_addr" fromId="532" toId="51">
</dataflow>
<dataflow id="614" from="StgValue_577" to="firstKernel_f_V_3_2_addr" fromId="577" toId="51">
</dataflow>
<dataflow id="615" from="zext_ln176" to="firstKernel_f_V_3_2_addr" fromId="33" toId="51">
</dataflow>
<dataflow id="616" from="firstKernel_f_V_1_1_addr" to="firstKernel_f_V_1_1_load" fromId="39" toId="52">
</dataflow>
<dataflow id="617" from="firstBias_f_V_addr" to="rhs" fromId="40" toId="53">
</dataflow>
<dataflow id="618" from="firstKernel_f_V_0_1_addr" to="firstKernel_f_V_0_1_load" fromId="41" toId="54">
</dataflow>
<dataflow id="619" from="firstKernel_f_V_0_0_addr" to="firstKernel_f_V_0_0_load" fromId="46" toId="55">
</dataflow>
<dataflow id="620" from="firstKernel_f_V_1_0_addr" to="firstKernel_f_V_1_0_load" fromId="44" toId="56">
</dataflow>
<dataflow id="621" from="firstKernel_f_V_0_2_addr" to="firstKernel_f_V_0_2_load" fromId="47" toId="57">
</dataflow>
<dataflow id="622" from="firstKernel_f_V_1_2_addr" to="firstKernel_f_V_1_2_load" fromId="45" toId="58">
</dataflow>
<dataflow id="623" from="firstKernel_f_V_2_1_addr" to="firstKernel_f_V_2_1_load" fromId="42" toId="59">
</dataflow>
<dataflow id="624" from="firstKernel_f_V_3_1_addr" to="firstKernel_f_V_3_1_load" fromId="43" toId="60">
</dataflow>
<dataflow id="625" from="firstKernel_f_V_2_0_addr" to="firstKernel_f_V_2_0_load" fromId="48" toId="61">
</dataflow>
<dataflow id="626" from="firstKernel_f_V_3_0_addr" to="firstKernel_f_V_3_0_load" fromId="50" toId="62">
</dataflow>
<dataflow id="627" from="firstKernel_f_V_2_2_addr" to="firstKernel_f_V_2_2_load" fromId="49" toId="63">
</dataflow>
<dataflow id="628" from="firstKernel_f_V_3_2_addr" to="firstKernel_f_V_3_2_load" fromId="51" toId="64">
</dataflow>
<dataflow id="630" from="_ssdm_op_SpecLoopName" to="specloopname_ln174" fromId="629" toId="66">
</dataflow>
<dataflow id="632" from="empty_2" to="specloopname_ln174" fromId="631" toId="66">
</dataflow>
<dataflow id="633" from="firstKernel_f_V_1_1_addr" to="firstKernel_f_V_1_1_load" fromId="39" toId="67">
</dataflow>
<dataflow id="634" from="firstKernel_f_V_1_1_load" to="firstKernel_f_V_1_1_load_cast" fromId="67" toId="68">
</dataflow>
<dataflow id="635" from="firstBias_f_V_addr" to="rhs" fromId="40" toId="69">
</dataflow>
<dataflow id="637" from="_ssdm_op_BitConcatenate.i41.i22.i19" to="rhs_10" fromId="636" toId="70">
</dataflow>
<dataflow id="638" from="rhs" to="rhs_10" fromId="69" toId="70">
</dataflow>
<dataflow id="640" from="StgValue_639" to="rhs_10" fromId="639" toId="70">
</dataflow>
<dataflow id="641" from="rhs_10" to="sext_ln1171" fromId="70" toId="71">
</dataflow>
<dataflow id="642" from="firstKernel_f_V_0_1_addr" to="firstKernel_f_V_0_1_load" fromId="41" toId="72">
</dataflow>
<dataflow id="643" from="firstKernel_f_V_0_1_load" to="sext_ln1171_6" fromId="72" toId="73">
</dataflow>
<dataflow id="644" from="firstKernel_f_V_0_0_addr" to="firstKernel_f_V_0_0_load" fromId="46" toId="74">
</dataflow>
<dataflow id="645" from="firstKernel_f_V_0_0_load" to="sext_ln1171_7" fromId="74" toId="75">
</dataflow>
<dataflow id="646" from="firstKernel_f_V_1_0_addr" to="firstKernel_f_V_1_0_load" fromId="44" toId="76">
</dataflow>
<dataflow id="647" from="firstKernel_f_V_1_0_load" to="sext_ln1171_8" fromId="76" toId="77">
</dataflow>
<dataflow id="648" from="firstKernel_f_V_0_2_addr" to="firstKernel_f_V_0_2_load" fromId="47" toId="78">
</dataflow>
<dataflow id="649" from="firstKernel_f_V_0_2_load" to="sext_ln1171_9" fromId="78" toId="79">
</dataflow>
<dataflow id="650" from="firstKernel_f_V_1_2_addr" to="firstKernel_f_V_1_2_load" fromId="45" toId="80">
</dataflow>
<dataflow id="651" from="firstKernel_f_V_1_2_load" to="sext_ln1171_10" fromId="80" toId="81">
</dataflow>
<dataflow id="652" from="firstKernel_f_V_2_1_addr" to="firstKernel_f_V_2_1_load" fromId="42" toId="82">
</dataflow>
<dataflow id="653" from="firstKernel_f_V_2_1_load" to="sext_ln1171_11" fromId="82" toId="83">
</dataflow>
<dataflow id="654" from="firstKernel_f_V_3_1_addr" to="firstKernel_f_V_3_1_load" fromId="43" toId="84">
</dataflow>
<dataflow id="655" from="firstKernel_f_V_3_1_load" to="sext_ln1171_12" fromId="84" toId="85">
</dataflow>
<dataflow id="656" from="firstKernel_f_V_2_0_addr" to="firstKernel_f_V_2_0_load" fromId="48" toId="86">
</dataflow>
<dataflow id="657" from="firstKernel_f_V_2_0_load" to="sext_ln1171_13" fromId="86" toId="87">
</dataflow>
<dataflow id="658" from="firstKernel_f_V_3_0_addr" to="firstKernel_f_V_3_0_load" fromId="50" toId="88">
</dataflow>
<dataflow id="659" from="firstKernel_f_V_3_0_load" to="sext_ln1171_14" fromId="88" toId="89">
</dataflow>
<dataflow id="660" from="firstKernel_f_V_2_2_addr" to="firstKernel_f_V_2_2_load" fromId="49" toId="90">
</dataflow>
<dataflow id="661" from="firstKernel_f_V_2_2_load" to="sext_ln1171_15" fromId="90" toId="91">
</dataflow>
<dataflow id="662" from="firstKernel_f_V_3_2_addr" to="firstKernel_f_V_3_2_load" fromId="51" toId="92">
</dataflow>
<dataflow id="663" from="firstKernel_f_V_3_2_load" to="sext_ln178" fromId="92" toId="93">
</dataflow>
<dataflow id="664" from="indvars_iv_next13" to="i" fromId="105" toId="95">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="665" from="br_ln0" to="i" fromId="152" toId="95">
<BackEdge/>
</dataflow>
<dataflow id="667" from="StgValue_666" to="i" fromId="666" toId="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="668" from="br_ln178" to="i" fromId="94" toId="95">
</dataflow>
<dataflow id="669" from="i" to="zext_ln1169" fromId="95" toId="96">
</dataflow>
<dataflow id="671" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="tmp" fromId="670" toId="97">
</dataflow>
<dataflow id="672" from="i" to="tmp" fromId="95" toId="97">
</dataflow>
<dataflow id="674" from="StgValue_673" to="tmp" fromId="673" toId="97">
</dataflow>
<dataflow id="675" from="tmp" to="zext_ln1169_7" fromId="97" toId="98">
</dataflow>
<dataflow id="676" from="zext_ln1169_7" to="sub_ln1169" fromId="98" toId="99">
</dataflow>
<dataflow id="677" from="zext_ln1169" to="sub_ln1169" fromId="96" toId="99">
</dataflow>
<dataflow id="678" from="sub_ln1169" to="empty_73" fromId="99" toId="100">
</dataflow>
<dataflow id="679" from="sub_ln1169" to="sub_ln1169_cast" fromId="99" toId="101">
</dataflow>
<dataflow id="680" from="i" to="empty_74" fromId="95" toId="102">
</dataflow>
<dataflow id="681" from="i" to="exitcond1614" fromId="95" toId="103">
</dataflow>
<dataflow id="683" from="StgValue_682" to="exitcond1614" fromId="682" toId="103">
</dataflow>
<dataflow id="684" from="_ssdm_op_SpecLoopTripCount" to="empty_75" fromId="566" toId="104">
</dataflow>
<dataflow id="686" from="StgValue_685" to="empty_75" fromId="685" toId="104">
</dataflow>
<dataflow id="687" from="StgValue_685" to="empty_75" fromId="685" toId="104">
</dataflow>
<dataflow id="688" from="StgValue_685" to="empty_75" fromId="685" toId="104">
</dataflow>
<dataflow id="689" from="i" to="indvars_iv_next13" fromId="95" toId="105">
</dataflow>
<dataflow id="691" from="StgValue_690" to="indvars_iv_next13" fromId="690" toId="105">
</dataflow>
<dataflow id="692" from="exitcond1614" to="br_ln178" fromId="103" toId="106">
</dataflow>
<dataflow id="693" from="_ssdm_op_SpecLoopName" to="specloopname_ln174" fromId="629" toId="107">
</dataflow>
<dataflow id="695" from="empty_1" to="specloopname_ln174" fromId="694" toId="107">
</dataflow>
<dataflow id="696" from="empty_74" to="empty_76" fromId="102" toId="108">
</dataflow>
<dataflow id="698" from="StgValue_697" to="empty_76" fromId="697" toId="108">
</dataflow>
<dataflow id="699" from="empty_76" to="zext_ln1169_8" fromId="108" toId="109">
</dataflow>
<dataflow id="701" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="tmp_s" fromId="700" toId="110">
</dataflow>
<dataflow id="702" from="empty_76" to="tmp_s" fromId="108" toId="110">
</dataflow>
<dataflow id="703" from="StgValue_673" to="tmp_s" fromId="673" toId="110">
</dataflow>
<dataflow id="704" from="tmp_s" to="sub_ln1169_1" fromId="110" toId="111">
</dataflow>
<dataflow id="705" from="zext_ln1169_8" to="sub_ln1169_1" fromId="109" toId="111">
</dataflow>
<dataflow id="706" from="i" to="cmp18" fromId="95" toId="112">
</dataflow>
<dataflow id="707" from="StgValue_666" to="cmp18" fromId="666" toId="112">
</dataflow>
<dataflow id="708" from="i" to="empty_77" fromId="95" toId="113">
</dataflow>
<dataflow id="710" from="StgValue_709" to="empty_77" fromId="709" toId="113">
</dataflow>
<dataflow id="711" from="empty_77" to="zext_ln1169_9" fromId="113" toId="114">
</dataflow>
<dataflow id="712" from="empty_77" to="trunc_ln1169" fromId="113" toId="115">
</dataflow>
<dataflow id="713" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="tmp_26_cast" fromId="700" toId="116">
</dataflow>
<dataflow id="714" from="trunc_ln1169" to="tmp_26_cast" fromId="115" toId="116">
</dataflow>
<dataflow id="715" from="StgValue_673" to="tmp_26_cast" fromId="673" toId="116">
</dataflow>
<dataflow id="716" from="tmp_26_cast" to="sub_ln1169_2" fromId="116" toId="117">
</dataflow>
<dataflow id="717" from="zext_ln1169_9" to="sub_ln1169_2" fromId="114" toId="117">
</dataflow>
<dataflow id="719" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_36" fromId="718" toId="118">
</dataflow>
<dataflow id="720" from="empty_77" to="tmp_36" fromId="113" toId="118">
</dataflow>
<dataflow id="722" from="StgValue_721" to="tmp_36" fromId="721" toId="118">
</dataflow>
<dataflow id="723" from="indvars_iv_next13" to="zext_ln1169_10" fromId="105" toId="119">
</dataflow>
<dataflow id="724" from="indvars_iv_next13" to="trunc_ln1169_1" fromId="105" toId="120">
</dataflow>
<dataflow id="725" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="tmp_27_cast" fromId="700" toId="121">
</dataflow>
<dataflow id="726" from="trunc_ln1169_1" to="tmp_27_cast" fromId="120" toId="121">
</dataflow>
<dataflow id="727" from="StgValue_673" to="tmp_27_cast" fromId="673" toId="121">
</dataflow>
<dataflow id="728" from="tmp_27_cast" to="sub_ln1169_3" fromId="121" toId="122">
</dataflow>
<dataflow id="729" from="zext_ln1169_10" to="sub_ln1169_3" fromId="119" toId="122">
</dataflow>
<dataflow id="730" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_37" fromId="718" toId="123">
</dataflow>
<dataflow id="731" from="indvars_iv_next13" to="tmp_37" fromId="105" toId="123">
</dataflow>
<dataflow id="732" from="StgValue_721" to="tmp_37" fromId="721" toId="123">
</dataflow>
<dataflow id="733" from="add_ln176" to="store_ln176" fromId="37" toId="125">
</dataflow>
<dataflow id="734" from="d" to="store_ln176" fromId="28" toId="125">
</dataflow>
<dataflow id="735" from="StgValue_673" to="j" fromId="673" toId="127">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1614" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="736" from="br_ln180" to="j" fromId="124" toId="127">
</dataflow>
<dataflow id="737" from="add_ln180" to="j" fromId="148" toId="127">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="738" from="br_ln0" to="j" fromId="463" toId="127">
<BackEdge/>
</dataflow>
<dataflow id="739" from="j" to="zext_ln1169_11" fromId="127" toId="128">
</dataflow>
<dataflow id="740" from="j" to="zext_ln1169_12" fromId="127" toId="129">
</dataflow>
<dataflow id="741" from="sub_ln1169_cast" to="add_ln1169" fromId="101" toId="130">
</dataflow>
<dataflow id="742" from="zext_ln1169_12" to="add_ln1169" fromId="129" toId="130">
</dataflow>
<dataflow id="743" from="add_ln1169" to="sext_ln1169" fromId="130" toId="131">
</dataflow>
<dataflow id="744" from="input_r" to="input_addr" fromId="518" toId="132">
</dataflow>
<dataflow id="745" from="StgValue_577" to="input_addr" fromId="577" toId="132">
</dataflow>
<dataflow id="746" from="sext_ln1169" to="input_addr" fromId="131" toId="132">
</dataflow>
<dataflow id="747" from="sub_ln1169_1" to="add_ln1169_6" fromId="111" toId="133">
</dataflow>
<dataflow id="748" from="zext_ln1169_11" to="add_ln1169_6" fromId="128" toId="133">
</dataflow>
<dataflow id="749" from="add_ln1169_6" to="zext_ln1169_13" fromId="133" toId="134">
</dataflow>
<dataflow id="750" from="input_r" to="input_addr_1" fromId="518" toId="135">
</dataflow>
<dataflow id="751" from="StgValue_577" to="input_addr_1" fromId="577" toId="135">
</dataflow>
<dataflow id="752" from="zext_ln1169_13" to="input_addr_1" fromId="134" toId="135">
</dataflow>
<dataflow id="753" from="sub_ln1169_3" to="add_ln1169_7" fromId="122" toId="136">
</dataflow>
<dataflow id="754" from="zext_ln1169_11" to="add_ln1169_7" fromId="128" toId="136">
</dataflow>
<dataflow id="755" from="add_ln1169_7" to="zext_ln1169_14" fromId="136" toId="137">
</dataflow>
<dataflow id="756" from="input_r" to="input_addr_4" fromId="518" toId="138">
</dataflow>
<dataflow id="757" from="StgValue_577" to="input_addr_4" fromId="577" toId="138">
</dataflow>
<dataflow id="758" from="zext_ln1169_14" to="input_addr_4" fromId="137" toId="138">
</dataflow>
<dataflow id="759" from="sub_ln1169_2" to="add_ln1169_8" fromId="117" toId="139">
</dataflow>
<dataflow id="760" from="zext_ln1169_11" to="add_ln1169_8" fromId="128" toId="139">
</dataflow>
<dataflow id="761" from="add_ln1169_8" to="zext_ln1169_15" fromId="139" toId="140">
</dataflow>
<dataflow id="762" from="input_r" to="input_addr_8" fromId="518" toId="141">
</dataflow>
<dataflow id="763" from="StgValue_577" to="input_addr_8" fromId="577" toId="141">
</dataflow>
<dataflow id="764" from="zext_ln1169_15" to="input_addr_8" fromId="140" toId="141">
</dataflow>
<dataflow id="765" from="add_ln1169" to="shl_ln183" fromId="130" toId="142">
</dataflow>
<dataflow id="767" from="StgValue_766" to="shl_ln183" fromId="766" toId="142">
</dataflow>
<dataflow id="768" from="shl_ln183" to="add_ln183" fromId="142" toId="143">
</dataflow>
<dataflow id="769" from="zext_ln176_1" to="add_ln183" fromId="34" toId="143">
</dataflow>
<dataflow id="770" from="add_ln183" to="zext_ln183" fromId="143" toId="144">
</dataflow>
<dataflow id="771" from="out_0_0_0" to="out_0_0_0_addr" fromId="519" toId="145">
</dataflow>
<dataflow id="772" from="StgValue_577" to="out_0_0_0_addr" fromId="577" toId="145">
</dataflow>
<dataflow id="773" from="zext_ln183" to="out_0_0_0_addr" fromId="144" toId="145">
</dataflow>
<dataflow id="774" from="j" to="icmp_ln180" fromId="127" toId="146">
</dataflow>
<dataflow id="776" from="StgValue_775" to="icmp_ln180" fromId="775" toId="146">
</dataflow>
<dataflow id="777" from="_ssdm_op_SpecLoopTripCount" to="empty_78" fromId="566" toId="147">
</dataflow>
<dataflow id="779" from="StgValue_778" to="empty_78" fromId="778" toId="147">
</dataflow>
<dataflow id="780" from="StgValue_778" to="empty_78" fromId="778" toId="147">
</dataflow>
<dataflow id="781" from="StgValue_778" to="empty_78" fromId="778" toId="147">
</dataflow>
<dataflow id="782" from="j" to="add_ln180" fromId="127" toId="148">
</dataflow>
<dataflow id="784" from="StgValue_783" to="add_ln180" fromId="783" toId="148">
</dataflow>
<dataflow id="785" from="add_ln180" to="icmp_ln188" fromId="148" toId="149">
</dataflow>
<dataflow id="786" from="StgValue_775" to="icmp_ln188" fromId="775" toId="149">
</dataflow>
<dataflow id="787" from="icmp_ln180" to="br_ln180" fromId="146" toId="150">
</dataflow>
<dataflow id="788" from="input_addr" to="r_V" fromId="132" toId="151">
</dataflow>
<dataflow id="789" from="_ssdm_op_SpecLoopName" to="specloopname_ln174" fromId="629" toId="153">
</dataflow>
<dataflow id="791" from="empty_5" to="specloopname_ln174" fromId="790" toId="153">
</dataflow>
<dataflow id="792" from="input_addr" to="r_V" fromId="132" toId="154">
</dataflow>
<dataflow id="793" from="r_V" to="sext_ln1168" fromId="154" toId="155">
</dataflow>
<dataflow id="794" from="sext_ln1168" to="r_V_58" fromId="155" toId="156">
</dataflow>
<dataflow id="795" from="firstKernel_f_V_1_1_load_cast" to="r_V_58" fromId="68" toId="156">
</dataflow>
<dataflow id="796" from="r_V_58" to="trunc_ln1245" fromId="156" toId="157">
</dataflow>
<dataflow id="797" from="sext_ln1171" to="ret_V" fromId="71" toId="158">
</dataflow>
<dataflow id="798" from="trunc_ln1245" to="ret_V" fromId="157" toId="158">
</dataflow>
<dataflow id="800" from="_ssdm_op_PartSelect.i30.i49.i32.i32" to="p_Val2_13" fromId="799" toId="159">
</dataflow>
<dataflow id="801" from="ret_V" to="p_Val2_13" fromId="158" toId="159">
</dataflow>
<dataflow id="803" from="StgValue_802" to="p_Val2_13" fromId="802" toId="159">
</dataflow>
<dataflow id="805" from="StgValue_804" to="p_Val2_13" fromId="804" toId="159">
</dataflow>
<dataflow id="806" from="p_Val2_13" to="sext_ln722" fromId="159" toId="160">
</dataflow>
<dataflow id="808" from="_ssdm_op_BitSelect.i1.i49.i32" to="p_Result_s" fromId="807" toId="161">
</dataflow>
<dataflow id="809" from="ret_V" to="p_Result_s" fromId="158" toId="161">
</dataflow>
<dataflow id="810" from="StgValue_802" to="p_Result_s" fromId="802" toId="161">
</dataflow>
<dataflow id="812" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_44" fromId="811" toId="162">
</dataflow>
<dataflow id="813" from="r_V_58" to="p_Result_44" fromId="156" toId="162">
</dataflow>
<dataflow id="815" from="StgValue_814" to="p_Result_44" fromId="814" toId="162">
</dataflow>
<dataflow id="816" from="r_V_58" to="trunc_ln727" fromId="156" toId="163">
</dataflow>
<dataflow id="817" from="trunc_ln727" to="r" fromId="163" toId="164">
</dataflow>
<dataflow id="819" from="StgValue_818" to="r" fromId="818" toId="164">
</dataflow>
<dataflow id="820" from="p_Result_s" to="or_ln412" fromId="161" toId="165">
</dataflow>
<dataflow id="821" from="r" to="or_ln412" fromId="164" toId="165">
</dataflow>
<dataflow id="822" from="or_ln412" to="and_ln412" fromId="165" toId="166">
</dataflow>
<dataflow id="823" from="p_Result_44" to="and_ln412" fromId="162" toId="166">
</dataflow>
<dataflow id="824" from="and_ln412" to="zext_ln415" fromId="166" toId="167">
</dataflow>
<dataflow id="825" from="sext_ln722" to="lhs_12" fromId="160" toId="168">
</dataflow>
<dataflow id="826" from="zext_ln415" to="lhs_12" fromId="167" toId="168">
</dataflow>
<dataflow id="827" from="lhs_12" to="sext_ln183" fromId="168" toId="169">
</dataflow>
<dataflow id="828" from="sext_ln183" to="store_ln183" fromId="169" toId="170">
</dataflow>
<dataflow id="829" from="out_0_0_0_addr" to="store_ln183" fromId="145" toId="170">
</dataflow>
<dataflow id="830" from="j" to="add_ln187" fromId="127" toId="171">
</dataflow>
<dataflow id="831" from="StgValue_775" to="add_ln187" fromId="775" toId="171">
</dataflow>
<dataflow id="832" from="add_ln187" to="sext_ln1169_1" fromId="171" toId="172">
</dataflow>
<dataflow id="833" from="sub_ln1169_1" to="add_ln1169_9" fromId="111" toId="173">
</dataflow>
<dataflow id="834" from="sext_ln1169_1" to="add_ln1169_9" fromId="172" toId="173">
</dataflow>
<dataflow id="835" from="add_ln1169_9" to="zext_ln1169_16" fromId="173" toId="174">
</dataflow>
<dataflow id="836" from="input_r" to="input_addr_2" fromId="518" toId="175">
</dataflow>
<dataflow id="837" from="StgValue_577" to="input_addr_2" fromId="577" toId="175">
</dataflow>
<dataflow id="838" from="zext_ln1169_16" to="input_addr_2" fromId="174" toId="175">
</dataflow>
<dataflow id="839" from="empty_73" to="add_ln1169_10" fromId="100" toId="176">
</dataflow>
<dataflow id="840" from="sext_ln1169_1" to="add_ln1169_10" fromId="172" toId="176">
</dataflow>
<dataflow id="841" from="add_ln1169_10" to="zext_ln1169_17" fromId="176" toId="177">
</dataflow>
<dataflow id="842" from="input_r" to="input_addr_3" fromId="518" toId="178">
</dataflow>
<dataflow id="843" from="StgValue_577" to="input_addr_3" fromId="577" toId="178">
</dataflow>
<dataflow id="844" from="zext_ln1169_17" to="input_addr_3" fromId="177" toId="178">
</dataflow>
<dataflow id="845" from="sub_ln1169_3" to="add_ln1169_11" fromId="122" toId="179">
</dataflow>
<dataflow id="846" from="sext_ln1169_1" to="add_ln1169_11" fromId="172" toId="179">
</dataflow>
<dataflow id="847" from="add_ln1169_11" to="zext_ln1169_18" fromId="179" toId="180">
</dataflow>
<dataflow id="848" from="input_r" to="input_addr_9" fromId="518" toId="181">
</dataflow>
<dataflow id="849" from="StgValue_577" to="input_addr_9" fromId="577" toId="181">
</dataflow>
<dataflow id="850" from="zext_ln1169_18" to="input_addr_9" fromId="180" toId="181">
</dataflow>
<dataflow id="851" from="sub_ln1169_2" to="add_ln1169_12" fromId="117" toId="182">
</dataflow>
<dataflow id="852" from="sext_ln1169_1" to="add_ln1169_12" fromId="172" toId="182">
</dataflow>
<dataflow id="853" from="add_ln1169_12" to="zext_ln1169_19" fromId="182" toId="183">
</dataflow>
<dataflow id="854" from="input_r" to="input_addr_10" fromId="518" toId="184">
</dataflow>
<dataflow id="855" from="StgValue_577" to="input_addr_10" fromId="577" toId="184">
</dataflow>
<dataflow id="856" from="zext_ln1169_19" to="input_addr_10" fromId="183" toId="184">
</dataflow>
<dataflow id="857" from="j" to="icmp_ln187" fromId="127" toId="185">
</dataflow>
<dataflow id="858" from="StgValue_673" to="icmp_ln187" fromId="673" toId="185">
</dataflow>
<dataflow id="859" from="cmp18" to="br_ln185" fromId="112" toId="186">
</dataflow>
<dataflow id="860" from="input_addr_1" to="r_V_26" fromId="135" toId="187">
</dataflow>
<dataflow id="861" from="icmp_ln187" to="br_ln190" fromId="185" toId="188">
</dataflow>
<dataflow id="862" from="input_addr_3" to="r_V_28" fromId="178" toId="189">
</dataflow>
<dataflow id="863" from="input_addr_1" to="r_V_26" fromId="135" toId="190">
</dataflow>
<dataflow id="864" from="r_V_26" to="sext_ln1168_5" fromId="190" toId="191">
</dataflow>
<dataflow id="865" from="sext_ln1168_5" to="r_V_59" fromId="191" toId="192">
</dataflow>
<dataflow id="866" from="sext_ln1171_6" to="r_V_59" fromId="73" toId="192">
</dataflow>
<dataflow id="868" from="_ssdm_op_BitConcatenate.i50.i31.i19" to="tmp_40" fromId="867" toId="193">
</dataflow>
<dataflow id="869" from="lhs_12" to="tmp_40" fromId="168" toId="193">
</dataflow>
<dataflow id="870" from="StgValue_639" to="tmp_40" fromId="639" toId="193">
</dataflow>
<dataflow id="871" from="tmp_40" to="lhs_13" fromId="193" toId="194">
</dataflow>
<dataflow id="872" from="lhs_13" to="ret_V_11" fromId="194" toId="195">
</dataflow>
<dataflow id="873" from="r_V_59" to="ret_V_11" fromId="192" toId="195">
</dataflow>
<dataflow id="875" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_15" fromId="874" toId="196">
</dataflow>
<dataflow id="876" from="ret_V_11" to="p_Val2_15" fromId="195" toId="196">
</dataflow>
<dataflow id="877" from="StgValue_802" to="p_Val2_15" fromId="802" toId="196">
</dataflow>
<dataflow id="879" from="StgValue_878" to="p_Val2_15" fromId="878" toId="196">
</dataflow>
<dataflow id="881" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_23" fromId="880" toId="197">
</dataflow>
<dataflow id="882" from="ret_V_11" to="p_Result_23" fromId="195" toId="197">
</dataflow>
<dataflow id="883" from="StgValue_802" to="p_Result_23" fromId="802" toId="197">
</dataflow>
<dataflow id="884" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_45" fromId="880" toId="198">
</dataflow>
<dataflow id="885" from="ret_V_11" to="p_Result_45" fromId="195" toId="198">
</dataflow>
<dataflow id="886" from="StgValue_814" to="p_Result_45" fromId="814" toId="198">
</dataflow>
<dataflow id="887" from="r_V_59" to="trunc_ln727_4" fromId="192" toId="199">
</dataflow>
<dataflow id="888" from="trunc_ln727_4" to="r_5" fromId="199" toId="200">
</dataflow>
<dataflow id="889" from="StgValue_818" to="r_5" fromId="818" toId="200">
</dataflow>
<dataflow id="890" from="p_Result_23" to="or_ln412_5" fromId="197" toId="201">
</dataflow>
<dataflow id="891" from="r_5" to="or_ln412_5" fromId="200" toId="201">
</dataflow>
<dataflow id="892" from="or_ln412_5" to="and_ln412_5" fromId="201" toId="202">
</dataflow>
<dataflow id="893" from="p_Result_45" to="and_ln412_5" fromId="198" toId="202">
</dataflow>
<dataflow id="894" from="and_ln412_5" to="zext_ln415_5" fromId="202" toId="203">
</dataflow>
<dataflow id="895" from="p_Val2_15" to="lhs_16" fromId="196" toId="204">
</dataflow>
<dataflow id="896" from="zext_ln415_5" to="lhs_16" fromId="203" toId="204">
</dataflow>
<dataflow id="897" from="lhs_16" to="store_ln415" fromId="204" toId="205">
</dataflow>
<dataflow id="898" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="205">
</dataflow>
<dataflow id="899" from="icmp_ln187" to="br_ln187" fromId="185" toId="206">
</dataflow>
<dataflow id="900" from="input_addr_2" to="r_V_30" fromId="175" toId="207">
</dataflow>
<dataflow id="901" from="input_addr_3" to="r_V_32" fromId="178" toId="208">
</dataflow>
<dataflow id="902" from="input_addr_2" to="r_V_30" fromId="175" toId="209">
</dataflow>
<dataflow id="903" from="r_V_30" to="sext_ln1168_7" fromId="209" toId="210">
</dataflow>
<dataflow id="904" from="sext_ln1168_7" to="r_V_60" fromId="210" toId="211">
</dataflow>
<dataflow id="905" from="sext_ln1171_7" to="r_V_60" fromId="75" toId="211">
</dataflow>
<dataflow id="906" from="r_V_60" to="trunc_ln1168" fromId="211" toId="212">
</dataflow>
<dataflow id="907" from="input_addr_3" to="r_V_32" fromId="178" toId="213">
</dataflow>
<dataflow id="908" from="r_V_32" to="sext_ln1168_8" fromId="213" toId="214">
</dataflow>
<dataflow id="909" from="sext_ln1168_8" to="r_V_61" fromId="214" toId="215">
</dataflow>
<dataflow id="910" from="sext_ln1171_8" to="r_V_61" fromId="77" toId="215">
</dataflow>
<dataflow id="911" from="r_V_61" to="trunc_ln1168_2" fromId="215" toId="216">
</dataflow>
<dataflow id="912" from="r_V_60" to="trunc_ln1245_1" fromId="211" toId="217">
</dataflow>
<dataflow id="913" from="r_V_61" to="ret_V_12" fromId="215" toId="218">
</dataflow>
<dataflow id="914" from="trunc_ln1245_1" to="ret_V_12" fromId="217" toId="218">
</dataflow>
<dataflow id="916" from="_ssdm_op_BitConcatenate.i51.i32.i19" to="lhs_17" fromId="915" toId="219">
</dataflow>
<dataflow id="917" from="lhs_16" to="lhs_17" fromId="204" toId="219">
</dataflow>
<dataflow id="918" from="StgValue_639" to="lhs_17" fromId="639" toId="219">
</dataflow>
<dataflow id="919" from="ret_V_12" to="sext_ln1245_1" fromId="218" toId="220">
</dataflow>
<dataflow id="920" from="lhs_17" to="ret_V_13" fromId="219" toId="221">
</dataflow>
<dataflow id="921" from="sext_ln1245_1" to="ret_V_13" fromId="220" toId="221">
</dataflow>
<dataflow id="922" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_19" fromId="874" toId="222">
</dataflow>
<dataflow id="923" from="ret_V_13" to="p_Val2_19" fromId="221" toId="222">
</dataflow>
<dataflow id="924" from="StgValue_802" to="p_Val2_19" fromId="802" toId="222">
</dataflow>
<dataflow id="925" from="StgValue_878" to="p_Val2_19" fromId="878" toId="222">
</dataflow>
<dataflow id="926" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_27" fromId="880" toId="223">
</dataflow>
<dataflow id="927" from="ret_V_13" to="p_Result_27" fromId="221" toId="223">
</dataflow>
<dataflow id="928" from="StgValue_802" to="p_Result_27" fromId="802" toId="223">
</dataflow>
<dataflow id="929" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_46" fromId="811" toId="224">
</dataflow>
<dataflow id="930" from="ret_V_12" to="p_Result_46" fromId="218" toId="224">
</dataflow>
<dataflow id="931" from="StgValue_814" to="p_Result_46" fromId="814" toId="224">
</dataflow>
<dataflow id="932" from="StgValue_818" to="sub_ln727" fromId="818" toId="225">
</dataflow>
<dataflow id="933" from="trunc_ln1168" to="sub_ln727" fromId="212" toId="225">
</dataflow>
<dataflow id="934" from="trunc_ln1168_2" to="r_7" fromId="216" toId="226">
</dataflow>
<dataflow id="935" from="sub_ln727" to="r_7" fromId="225" toId="226">
</dataflow>
<dataflow id="936" from="p_Result_27" to="or_ln412_6" fromId="223" toId="227">
</dataflow>
<dataflow id="937" from="r_7" to="or_ln412_6" fromId="226" toId="227">
</dataflow>
<dataflow id="938" from="or_ln412_6" to="and_ln412_7" fromId="227" toId="228">
</dataflow>
<dataflow id="939" from="p_Result_46" to="and_ln412_7" fromId="224" toId="228">
</dataflow>
<dataflow id="940" from="and_ln412_7" to="zext_ln415_6" fromId="228" toId="229">
</dataflow>
<dataflow id="941" from="p_Val2_19" to="add_ln415" fromId="222" toId="230">
</dataflow>
<dataflow id="942" from="zext_ln415_6" to="add_ln415" fromId="229" toId="230">
</dataflow>
<dataflow id="943" from="add_ln415" to="store_ln415" fromId="230" toId="231">
</dataflow>
<dataflow id="944" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="231">
</dataflow>
<dataflow id="945" from="add_ln415" to="lhs_21" fromId="230" toId="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="946" from="br_ln187" to="lhs_21" fromId="232" toId="233">
</dataflow>
<dataflow id="947" from="lhs_16" to="lhs_21" fromId="204" toId="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="948" from="br_ln187" to="lhs_21" fromId="206" toId="233">
</dataflow>
<dataflow id="949" from="add_ln180" to="zext_ln1169_22" fromId="148" toId="234">
</dataflow>
<dataflow id="950" from="sub_ln1169_1" to="add_ln1169_14" fromId="111" toId="235">
</dataflow>
<dataflow id="951" from="zext_ln1169_22" to="add_ln1169_14" fromId="234" toId="235">
</dataflow>
<dataflow id="952" from="add_ln1169_14" to="zext_ln1169_23" fromId="235" toId="236">
</dataflow>
<dataflow id="953" from="input_r" to="input_addr_5" fromId="518" toId="237">
</dataflow>
<dataflow id="954" from="StgValue_577" to="input_addr_5" fromId="577" toId="237">
</dataflow>
<dataflow id="955" from="zext_ln1169_23" to="input_addr_5" fromId="236" toId="237">
</dataflow>
<dataflow id="956" from="empty_73" to="add_ln1169_15" fromId="100" toId="238">
</dataflow>
<dataflow id="957" from="zext_ln1169_22" to="add_ln1169_15" fromId="234" toId="238">
</dataflow>
<dataflow id="958" from="add_ln1169_15" to="zext_ln1169_24" fromId="238" toId="239">
</dataflow>
<dataflow id="959" from="input_r" to="input_addr_6" fromId="518" toId="240">
</dataflow>
<dataflow id="960" from="StgValue_577" to="input_addr_6" fromId="577" toId="240">
</dataflow>
<dataflow id="961" from="zext_ln1169_24" to="input_addr_6" fromId="239" toId="240">
</dataflow>
<dataflow id="962" from="icmp_ln188" to="br_ln188" fromId="149" toId="241">
</dataflow>
<dataflow id="963" from="input_addr_5" to="r_V_36" fromId="237" toId="242">
</dataflow>
<dataflow id="964" from="input_addr_6" to="r_V_38" fromId="240" toId="243">
</dataflow>
<dataflow id="965" from="input_addr_5" to="r_V_36" fromId="237" toId="244">
</dataflow>
<dataflow id="966" from="r_V_36" to="sext_ln1168_10" fromId="244" toId="245">
</dataflow>
<dataflow id="967" from="sext_ln1168_10" to="r_V_62" fromId="245" toId="246">
</dataflow>
<dataflow id="968" from="sext_ln1171_9" to="r_V_62" fromId="79" toId="246">
</dataflow>
<dataflow id="969" from="r_V_62" to="trunc_ln1168_3" fromId="246" toId="247">
</dataflow>
<dataflow id="970" from="input_addr_6" to="r_V_38" fromId="240" toId="248">
</dataflow>
<dataflow id="971" from="r_V_38" to="sext_ln1168_11" fromId="248" toId="249">
</dataflow>
<dataflow id="972" from="sext_ln1168_11" to="r_V_63" fromId="249" toId="250">
</dataflow>
<dataflow id="973" from="sext_ln1171_10" to="r_V_63" fromId="81" toId="250">
</dataflow>
<dataflow id="974" from="r_V_63" to="trunc_ln1168_4" fromId="250" toId="251">
</dataflow>
<dataflow id="975" from="r_V_63" to="sext_ln1245_3" fromId="250" toId="252">
</dataflow>
<dataflow id="976" from="sext_ln1245_3" to="ret_V_14" fromId="252" toId="253">
</dataflow>
<dataflow id="977" from="r_V_62" to="ret_V_14" fromId="246" toId="253">
</dataflow>
<dataflow id="978" from="_ssdm_op_BitConcatenate.i51.i32.i19" to="lhs_22" fromId="915" toId="254">
</dataflow>
<dataflow id="979" from="lhs_21" to="lhs_22" fromId="233" toId="254">
</dataflow>
<dataflow id="980" from="StgValue_639" to="lhs_22" fromId="639" toId="254">
</dataflow>
<dataflow id="981" from="lhs_22" to="ret_V_15" fromId="254" toId="255">
</dataflow>
<dataflow id="982" from="ret_V_14" to="ret_V_15" fromId="253" toId="255">
</dataflow>
<dataflow id="983" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_23" fromId="874" toId="256">
</dataflow>
<dataflow id="984" from="ret_V_15" to="p_Val2_23" fromId="255" toId="256">
</dataflow>
<dataflow id="985" from="StgValue_802" to="p_Val2_23" fromId="802" toId="256">
</dataflow>
<dataflow id="986" from="StgValue_878" to="p_Val2_23" fromId="878" toId="256">
</dataflow>
<dataflow id="987" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_31" fromId="880" toId="257">
</dataflow>
<dataflow id="988" from="ret_V_15" to="p_Result_31" fromId="255" toId="257">
</dataflow>
<dataflow id="989" from="StgValue_802" to="p_Result_31" fromId="802" toId="257">
</dataflow>
<dataflow id="990" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_47" fromId="880" toId="258">
</dataflow>
<dataflow id="991" from="ret_V_14" to="p_Result_47" fromId="253" toId="258">
</dataflow>
<dataflow id="992" from="StgValue_814" to="p_Result_47" fromId="814" toId="258">
</dataflow>
<dataflow id="993" from="StgValue_818" to="sub_ln727_1" fromId="818" toId="259">
</dataflow>
<dataflow id="994" from="trunc_ln1168_3" to="sub_ln727_1" fromId="247" toId="259">
</dataflow>
<dataflow id="995" from="trunc_ln1168_4" to="r_9" fromId="251" toId="260">
</dataflow>
<dataflow id="996" from="sub_ln727_1" to="r_9" fromId="259" toId="260">
</dataflow>
<dataflow id="997" from="p_Result_31" to="or_ln412_8" fromId="257" toId="261">
</dataflow>
<dataflow id="998" from="r_9" to="or_ln412_8" fromId="260" toId="261">
</dataflow>
<dataflow id="999" from="or_ln412_8" to="and_ln412_9" fromId="261" toId="262">
</dataflow>
<dataflow id="1000" from="p_Result_47" to="and_ln412_9" fromId="258" toId="262">
</dataflow>
<dataflow id="1001" from="and_ln412_9" to="zext_ln415_8" fromId="262" toId="263">
</dataflow>
<dataflow id="1002" from="p_Val2_23" to="add_ln415_7" fromId="256" toId="264">
</dataflow>
<dataflow id="1003" from="zext_ln415_8" to="add_ln415_7" fromId="263" toId="264">
</dataflow>
<dataflow id="1004" from="add_ln415_7" to="store_ln415" fromId="264" toId="265">
</dataflow>
<dataflow id="1005" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="265">
</dataflow>
<dataflow id="1006" from="add_ln415_7" to="lhs_24" fromId="264" toId="267">
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="0"/>
<literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1007" from="br_ln188" to="lhs_24" fromId="266" toId="267">
</dataflow>
<dataflow id="1008" from="add_ln415_6" to="lhs_24" fromId="313" toId="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1009" from="br_ln191" to="lhs_24" fromId="315" toId="267">
</dataflow>
<dataflow id="1010" from="lhs_21" to="lhs_24" fromId="233" toId="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1011" from="br_ln188" to="lhs_24" fromId="241" toId="267">
</dataflow>
<dataflow id="1012" from="lhs_18" to="lhs_24" fromId="292" toId="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1013" from="br_ln191" to="lhs_24" fromId="297" toId="267">
</dataflow>
<dataflow id="1014" from="tmp_36" to="br_ln193" fromId="118" toId="268">
</dataflow>
<dataflow id="1015" from="input_addr_4" to="r_V_40" fromId="138" toId="269">
</dataflow>
<dataflow id="1016" from="input_addr_8" to="r_V_42" fromId="141" toId="270">
</dataflow>
<dataflow id="1017" from="tmp_37" to="br_ln197" fromId="123" toId="271">
</dataflow>
<dataflow id="1018" from="input_addr_4" to="r_V_44" fromId="138" toId="272">
</dataflow>
<dataflow id="1019" from="input_addr_3" to="r_V_28" fromId="178" toId="273">
</dataflow>
<dataflow id="1020" from="r_V_28" to="sext_ln1168_6" fromId="273" toId="274">
</dataflow>
<dataflow id="1021" from="sext_ln1168_6" to="r_V_64" fromId="274" toId="275">
</dataflow>
<dataflow id="1022" from="sext_ln1171_8" to="r_V_64" fromId="77" toId="275">
</dataflow>
<dataflow id="1023" from="_ssdm_op_BitConcatenate.i50.i31.i19" to="tmp_43" fromId="867" toId="276">
</dataflow>
<dataflow id="1024" from="lhs_12" to="tmp_43" fromId="168" toId="276">
</dataflow>
<dataflow id="1025" from="StgValue_639" to="tmp_43" fromId="639" toId="276">
</dataflow>
<dataflow id="1026" from="tmp_43" to="lhs_14" fromId="276" toId="277">
</dataflow>
<dataflow id="1027" from="r_V_64" to="sext_ln1245" fromId="275" toId="278">
</dataflow>
<dataflow id="1028" from="tmp_43" to="add_ln1245" fromId="276" toId="279">
</dataflow>
<dataflow id="1029" from="r_V_64" to="add_ln1245" fromId="275" toId="279">
</dataflow>
<dataflow id="1030" from="lhs_14" to="ret_V_16" fromId="277" toId="280">
</dataflow>
<dataflow id="1031" from="sext_ln1245" to="ret_V_16" fromId="278" toId="280">
</dataflow>
<dataflow id="1032" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_17" fromId="874" toId="281">
</dataflow>
<dataflow id="1033" from="ret_V_16" to="p_Val2_17" fromId="280" toId="281">
</dataflow>
<dataflow id="1034" from="StgValue_802" to="p_Val2_17" fromId="802" toId="281">
</dataflow>
<dataflow id="1035" from="StgValue_878" to="p_Val2_17" fromId="878" toId="281">
</dataflow>
<dataflow id="1036" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_25" fromId="811" toId="282">
</dataflow>
<dataflow id="1037" from="add_ln1245" to="p_Result_25" fromId="279" toId="282">
</dataflow>
<dataflow id="1038" from="StgValue_802" to="p_Result_25" fromId="802" toId="282">
</dataflow>
<dataflow id="1039" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_48" fromId="811" toId="283">
</dataflow>
<dataflow id="1040" from="r_V_64" to="p_Result_48" fromId="275" toId="283">
</dataflow>
<dataflow id="1041" from="StgValue_814" to="p_Result_48" fromId="814" toId="283">
</dataflow>
<dataflow id="1042" from="r_V_64" to="trunc_ln727_5" fromId="275" toId="284">
</dataflow>
<dataflow id="1043" from="trunc_ln727_5" to="r_6" fromId="284" toId="285">
</dataflow>
<dataflow id="1044" from="StgValue_818" to="r_6" fromId="818" toId="285">
</dataflow>
<dataflow id="1045" from="p_Result_25" to="or_ln412_7" fromId="282" toId="286">
</dataflow>
<dataflow id="1046" from="r_6" to="or_ln412_7" fromId="285" toId="286">
</dataflow>
<dataflow id="1047" from="or_ln412_7" to="and_ln412_6" fromId="286" toId="287">
</dataflow>
<dataflow id="1048" from="p_Result_48" to="and_ln412_6" fromId="283" toId="287">
</dataflow>
<dataflow id="1049" from="and_ln412_6" to="zext_ln415_7" fromId="287" toId="288">
</dataflow>
<dataflow id="1050" from="p_Val2_17" to="add_ln415_5" fromId="281" toId="289">
</dataflow>
<dataflow id="1051" from="zext_ln415_7" to="add_ln415_5" fromId="288" toId="289">
</dataflow>
<dataflow id="1052" from="add_ln415_5" to="store_ln415" fromId="289" toId="290">
</dataflow>
<dataflow id="1053" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="290">
</dataflow>
<dataflow id="1054" from="add_ln415_5" to="lhs_18" fromId="289" toId="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1055" from="br_ln190" to="lhs_18" fromId="291" toId="292">
</dataflow>
<dataflow id="1056" from="sext_ln183" to="lhs_18" fromId="169" toId="292">
<condition id="-1">
<or_exp><and_exp><literal name="cmp18" val="1"/>
<literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1057" from="br_ln190" to="lhs_18" fromId="188" toId="292">
</dataflow>
<dataflow id="1058" from="add_ln180" to="zext_ln1169_20" fromId="148" toId="293">
</dataflow>
<dataflow id="1059" from="empty_73" to="add_ln1169_13" fromId="100" toId="294">
</dataflow>
<dataflow id="1060" from="zext_ln1169_20" to="add_ln1169_13" fromId="293" toId="294">
</dataflow>
<dataflow id="1061" from="add_ln1169_13" to="zext_ln1169_21" fromId="294" toId="295">
</dataflow>
<dataflow id="1062" from="input_r" to="input_addr_7" fromId="518" toId="296">
</dataflow>
<dataflow id="1063" from="StgValue_577" to="input_addr_7" fromId="577" toId="296">
</dataflow>
<dataflow id="1064" from="zext_ln1169_21" to="input_addr_7" fromId="295" toId="296">
</dataflow>
<dataflow id="1065" from="icmp_ln188" to="br_ln191" fromId="149" toId="297">
</dataflow>
<dataflow id="1066" from="input_addr_7" to="r_V_34" fromId="296" toId="298">
</dataflow>
<dataflow id="1067" from="input_addr_7" to="r_V_34" fromId="296" toId="299">
</dataflow>
<dataflow id="1068" from="r_V_34" to="sext_ln1168_9" fromId="299" toId="300">
</dataflow>
<dataflow id="1069" from="sext_ln1168_9" to="r_V_65" fromId="300" toId="301">
</dataflow>
<dataflow id="1070" from="sext_ln1171_10" to="r_V_65" fromId="81" toId="301">
</dataflow>
<dataflow id="1071" from="_ssdm_op_BitConcatenate.i51.i32.i19" to="lhs_19" fromId="915" toId="302">
</dataflow>
<dataflow id="1072" from="lhs_18" to="lhs_19" fromId="292" toId="302">
</dataflow>
<dataflow id="1073" from="StgValue_639" to="lhs_19" fromId="639" toId="302">
</dataflow>
<dataflow id="1074" from="r_V_65" to="sext_ln1245_2" fromId="301" toId="303">
</dataflow>
<dataflow id="1075" from="lhs_19" to="ret_V_17" fromId="302" toId="304">
</dataflow>
<dataflow id="1076" from="sext_ln1245_2" to="ret_V_17" fromId="303" toId="304">
</dataflow>
<dataflow id="1077" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_21" fromId="874" toId="305">
</dataflow>
<dataflow id="1078" from="ret_V_17" to="p_Val2_21" fromId="304" toId="305">
</dataflow>
<dataflow id="1079" from="StgValue_802" to="p_Val2_21" fromId="802" toId="305">
</dataflow>
<dataflow id="1080" from="StgValue_878" to="p_Val2_21" fromId="878" toId="305">
</dataflow>
<dataflow id="1081" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_29" fromId="880" toId="306">
</dataflow>
<dataflow id="1082" from="ret_V_17" to="p_Result_29" fromId="304" toId="306">
</dataflow>
<dataflow id="1083" from="StgValue_802" to="p_Result_29" fromId="802" toId="306">
</dataflow>
<dataflow id="1084" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_49" fromId="811" toId="307">
</dataflow>
<dataflow id="1085" from="r_V_65" to="p_Result_49" fromId="301" toId="307">
</dataflow>
<dataflow id="1086" from="StgValue_814" to="p_Result_49" fromId="814" toId="307">
</dataflow>
<dataflow id="1087" from="r_V_65" to="trunc_ln727_6" fromId="301" toId="308">
</dataflow>
<dataflow id="1088" from="trunc_ln727_6" to="r_8" fromId="308" toId="309">
</dataflow>
<dataflow id="1089" from="StgValue_818" to="r_8" fromId="818" toId="309">
</dataflow>
<dataflow id="1090" from="p_Result_29" to="or_ln412_9" fromId="306" toId="310">
</dataflow>
<dataflow id="1091" from="r_8" to="or_ln412_9" fromId="309" toId="310">
</dataflow>
<dataflow id="1092" from="or_ln412_9" to="and_ln412_8" fromId="310" toId="311">
</dataflow>
<dataflow id="1093" from="p_Result_49" to="and_ln412_8" fromId="307" toId="311">
</dataflow>
<dataflow id="1094" from="and_ln412_8" to="zext_ln415_9" fromId="311" toId="312">
</dataflow>
<dataflow id="1095" from="p_Val2_21" to="add_ln415_6" fromId="305" toId="313">
</dataflow>
<dataflow id="1096" from="zext_ln415_9" to="add_ln415_6" fromId="312" toId="313">
</dataflow>
<dataflow id="1097" from="add_ln415_6" to="store_ln415" fromId="313" toId="314">
</dataflow>
<dataflow id="1098" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="314">
</dataflow>
<dataflow id="1099" from="input_addr_4" to="r_V_40" fromId="138" toId="316">
</dataflow>
<dataflow id="1100" from="r_V_40" to="sext_ln1168_12" fromId="316" toId="317">
</dataflow>
<dataflow id="1101" from="sext_ln1168_12" to="r_V_66" fromId="317" toId="318">
</dataflow>
<dataflow id="1102" from="sext_ln1171_11" to="r_V_66" fromId="83" toId="318">
</dataflow>
<dataflow id="1103" from="r_V_66" to="trunc_ln1168_5" fromId="318" toId="319">
</dataflow>
<dataflow id="1104" from="input_addr_8" to="r_V_42" fromId="141" toId="320">
</dataflow>
<dataflow id="1105" from="r_V_42" to="sext_ln1168_13" fromId="320" toId="321">
</dataflow>
<dataflow id="1106" from="sext_ln1168_13" to="r_V_67" fromId="321" toId="322">
</dataflow>
<dataflow id="1107" from="sext_ln1171_12" to="r_V_67" fromId="85" toId="322">
</dataflow>
<dataflow id="1108" from="r_V_67" to="trunc_ln1168_6" fromId="322" toId="323">
</dataflow>
<dataflow id="1109" from="r_V_67" to="trunc_ln1245_2" fromId="322" toId="324">
</dataflow>
<dataflow id="1110" from="trunc_ln1245_2" to="ret_V_18" fromId="324" toId="325">
</dataflow>
<dataflow id="1111" from="r_V_66" to="ret_V_18" fromId="318" toId="325">
</dataflow>
<dataflow id="1112" from="_ssdm_op_BitConcatenate.i51.i32.i19" to="lhs_25" fromId="915" toId="326">
</dataflow>
<dataflow id="1113" from="lhs_24" to="lhs_25" fromId="267" toId="326">
</dataflow>
<dataflow id="1114" from="StgValue_639" to="lhs_25" fromId="639" toId="326">
</dataflow>
<dataflow id="1115" from="ret_V_18" to="sext_ln1245_4" fromId="325" toId="327">
</dataflow>
<dataflow id="1116" from="lhs_25" to="ret_V_19" fromId="326" toId="328">
</dataflow>
<dataflow id="1117" from="sext_ln1245_4" to="ret_V_19" fromId="327" toId="328">
</dataflow>
<dataflow id="1118" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_25" fromId="874" toId="329">
</dataflow>
<dataflow id="1119" from="ret_V_19" to="p_Val2_25" fromId="328" toId="329">
</dataflow>
<dataflow id="1120" from="StgValue_802" to="p_Val2_25" fromId="802" toId="329">
</dataflow>
<dataflow id="1121" from="StgValue_878" to="p_Val2_25" fromId="878" toId="329">
</dataflow>
<dataflow id="1122" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_33" fromId="880" toId="330">
</dataflow>
<dataflow id="1123" from="ret_V_19" to="p_Result_33" fromId="328" toId="330">
</dataflow>
<dataflow id="1124" from="StgValue_802" to="p_Result_33" fromId="802" toId="330">
</dataflow>
<dataflow id="1125" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_50" fromId="811" toId="331">
</dataflow>
<dataflow id="1126" from="ret_V_18" to="p_Result_50" fromId="325" toId="331">
</dataflow>
<dataflow id="1127" from="StgValue_814" to="p_Result_50" fromId="814" toId="331">
</dataflow>
<dataflow id="1128" from="StgValue_818" to="sub_ln727_2" fromId="818" toId="332">
</dataflow>
<dataflow id="1129" from="trunc_ln1168_5" to="sub_ln727_2" fromId="319" toId="332">
</dataflow>
<dataflow id="1130" from="trunc_ln1168_6" to="r_10" fromId="323" toId="333">
</dataflow>
<dataflow id="1131" from="sub_ln727_2" to="r_10" fromId="332" toId="333">
</dataflow>
<dataflow id="1132" from="p_Result_33" to="or_ln412_10" fromId="330" toId="334">
</dataflow>
<dataflow id="1133" from="r_10" to="or_ln412_10" fromId="333" toId="334">
</dataflow>
<dataflow id="1134" from="or_ln412_10" to="and_ln412_10" fromId="334" toId="335">
</dataflow>
<dataflow id="1135" from="p_Result_50" to="and_ln412_10" fromId="331" toId="335">
</dataflow>
<dataflow id="1136" from="and_ln412_10" to="zext_ln415_10" fromId="335" toId="336">
</dataflow>
<dataflow id="1137" from="p_Val2_25" to="lhs_29" fromId="329" toId="337">
</dataflow>
<dataflow id="1138" from="zext_ln415_10" to="lhs_29" fromId="336" toId="337">
</dataflow>
<dataflow id="1139" from="lhs_29" to="store_ln415" fromId="337" toId="338">
</dataflow>
<dataflow id="1140" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="338">
</dataflow>
<dataflow id="1141" from="icmp_ln187" to="br_ln195" fromId="185" toId="339">
</dataflow>
<dataflow id="1142" from="input_addr_9" to="r_V_46" fromId="181" toId="340">
</dataflow>
<dataflow id="1143" from="input_addr_10" to="r_V_48" fromId="184" toId="341">
</dataflow>
<dataflow id="1144" from="input_addr_9" to="r_V_46" fromId="181" toId="342">
</dataflow>
<dataflow id="1145" from="r_V_46" to="sext_ln1168_14" fromId="342" toId="343">
</dataflow>
<dataflow id="1146" from="sext_ln1168_14" to="r_V_68" fromId="343" toId="344">
</dataflow>
<dataflow id="1147" from="sext_ln1171_13" to="r_V_68" fromId="87" toId="344">
</dataflow>
<dataflow id="1148" from="r_V_68" to="trunc_ln1168_7" fromId="344" toId="345">
</dataflow>
<dataflow id="1149" from="input_addr_10" to="r_V_48" fromId="184" toId="346">
</dataflow>
<dataflow id="1150" from="r_V_48" to="sext_ln1168_15" fromId="346" toId="347">
</dataflow>
<dataflow id="1151" from="sext_ln1168_15" to="r_V_69" fromId="347" toId="348">
</dataflow>
<dataflow id="1152" from="sext_ln1171_14" to="r_V_69" fromId="89" toId="348">
</dataflow>
<dataflow id="1153" from="r_V_69" to="trunc_ln1168_8" fromId="348" toId="349">
</dataflow>
<dataflow id="1154" from="r_V_69" to="ret_V_20" fromId="348" toId="350">
</dataflow>
<dataflow id="1155" from="r_V_68" to="ret_V_20" fromId="344" toId="350">
</dataflow>
<dataflow id="1156" from="_ssdm_op_BitConcatenate.i51.i32.i19" to="lhs_30" fromId="915" toId="351">
</dataflow>
<dataflow id="1157" from="lhs_29" to="lhs_30" fromId="337" toId="351">
</dataflow>
<dataflow id="1158" from="StgValue_639" to="lhs_30" fromId="639" toId="351">
</dataflow>
<dataflow id="1159" from="ret_V_20" to="sext_ln1245_5" fromId="350" toId="352">
</dataflow>
<dataflow id="1160" from="lhs_30" to="ret_V_21" fromId="351" toId="353">
</dataflow>
<dataflow id="1161" from="sext_ln1245_5" to="ret_V_21" fromId="352" toId="353">
</dataflow>
<dataflow id="1162" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_30" fromId="874" toId="354">
</dataflow>
<dataflow id="1163" from="ret_V_21" to="p_Val2_30" fromId="353" toId="354">
</dataflow>
<dataflow id="1164" from="StgValue_802" to="p_Val2_30" fromId="802" toId="354">
</dataflow>
<dataflow id="1165" from="StgValue_878" to="p_Val2_30" fromId="878" toId="354">
</dataflow>
<dataflow id="1166" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_37" fromId="880" toId="355">
</dataflow>
<dataflow id="1167" from="ret_V_21" to="p_Result_37" fromId="353" toId="355">
</dataflow>
<dataflow id="1168" from="StgValue_802" to="p_Result_37" fromId="802" toId="355">
</dataflow>
<dataflow id="1169" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_51" fromId="811" toId="356">
</dataflow>
<dataflow id="1170" from="ret_V_20" to="p_Result_51" fromId="350" toId="356">
</dataflow>
<dataflow id="1171" from="StgValue_814" to="p_Result_51" fromId="814" toId="356">
</dataflow>
<dataflow id="1172" from="StgValue_818" to="sub_ln727_3" fromId="818" toId="357">
</dataflow>
<dataflow id="1173" from="trunc_ln1168_7" to="sub_ln727_3" fromId="345" toId="357">
</dataflow>
<dataflow id="1174" from="trunc_ln1168_8" to="r_16" fromId="349" toId="358">
</dataflow>
<dataflow id="1175" from="sub_ln727_3" to="r_16" fromId="357" toId="358">
</dataflow>
<dataflow id="1176" from="p_Result_37" to="or_ln412_11" fromId="355" toId="359">
</dataflow>
<dataflow id="1177" from="r_16" to="or_ln412_11" fromId="358" toId="359">
</dataflow>
<dataflow id="1178" from="or_ln412_11" to="and_ln412_11" fromId="359" toId="360">
</dataflow>
<dataflow id="1179" from="p_Result_51" to="and_ln412_11" fromId="356" toId="360">
</dataflow>
<dataflow id="1180" from="and_ln412_11" to="zext_ln415_11" fromId="360" toId="361">
</dataflow>
<dataflow id="1181" from="p_Val2_30" to="add_ln415_9" fromId="354" toId="362">
</dataflow>
<dataflow id="1182" from="zext_ln415_11" to="add_ln415_9" fromId="361" toId="362">
</dataflow>
<dataflow id="1183" from="add_ln415_9" to="store_ln415" fromId="362" toId="363">
</dataflow>
<dataflow id="1184" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="363">
</dataflow>
<dataflow id="1185" from="add_ln415_9" to="lhs_31" fromId="362" toId="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1186" from="br_ln195" to="lhs_31" fromId="364" toId="365">
</dataflow>
<dataflow id="1187" from="lhs_29" to="lhs_31" fromId="337" toId="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1188" from="br_ln195" to="lhs_31" fromId="339" toId="365">
</dataflow>
<dataflow id="1189" from="add_ln180" to="zext_ln1169_25" fromId="148" toId="366">
</dataflow>
<dataflow id="1190" from="sub_ln1169_3" to="add_ln1169_16" fromId="122" toId="367">
</dataflow>
<dataflow id="1191" from="zext_ln1169_25" to="add_ln1169_16" fromId="366" toId="367">
</dataflow>
<dataflow id="1192" from="add_ln1169_16" to="zext_ln1169_26" fromId="367" toId="368">
</dataflow>
<dataflow id="1193" from="input_r" to="input_addr_11" fromId="518" toId="369">
</dataflow>
<dataflow id="1194" from="StgValue_577" to="input_addr_11" fromId="577" toId="369">
</dataflow>
<dataflow id="1195" from="zext_ln1169_26" to="input_addr_11" fromId="368" toId="369">
</dataflow>
<dataflow id="1196" from="sub_ln1169_2" to="add_ln1169_17" fromId="117" toId="370">
</dataflow>
<dataflow id="1197" from="zext_ln1169_25" to="add_ln1169_17" fromId="366" toId="370">
</dataflow>
<dataflow id="1198" from="add_ln1169_17" to="zext_ln1169_27" fromId="370" toId="371">
</dataflow>
<dataflow id="1199" from="input_r" to="input_addr_12" fromId="518" toId="372">
</dataflow>
<dataflow id="1200" from="StgValue_577" to="input_addr_12" fromId="577" toId="372">
</dataflow>
<dataflow id="1201" from="zext_ln1169_27" to="input_addr_12" fromId="371" toId="372">
</dataflow>
<dataflow id="1202" from="icmp_ln188" to="br_ln196" fromId="149" toId="373">
</dataflow>
<dataflow id="1203" from="input_addr_11" to="r_V_52" fromId="369" toId="374">
</dataflow>
<dataflow id="1204" from="input_addr_12" to="r_V_54" fromId="372" toId="375">
</dataflow>
<dataflow id="1205" from="input_addr_11" to="r_V_52" fromId="369" toId="376">
</dataflow>
<dataflow id="1206" from="r_V_52" to="sext_ln1168_17" fromId="376" toId="377">
</dataflow>
<dataflow id="1207" from="sext_ln1168_17" to="r_V_70" fromId="377" toId="378">
</dataflow>
<dataflow id="1208" from="sext_ln1171_15" to="r_V_70" fromId="91" toId="378">
</dataflow>
<dataflow id="1209" from="r_V_70" to="trunc_ln1168_9" fromId="378" toId="379">
</dataflow>
<dataflow id="1210" from="input_addr_12" to="r_V_54" fromId="372" toId="380">
</dataflow>
<dataflow id="1211" from="r_V_54" to="sext_ln1168_18" fromId="380" toId="381">
</dataflow>
<dataflow id="1212" from="sext_ln1168_18" to="r_V_71" fromId="381" toId="382">
</dataflow>
<dataflow id="1213" from="sext_ln178" to="r_V_71" fromId="93" toId="382">
</dataflow>
<dataflow id="1214" from="r_V_71" to="trunc_ln1168_10" fromId="382" toId="383">
</dataflow>
<dataflow id="1215" from="r_V_70" to="sext_ln1245_7" fromId="378" toId="384">
</dataflow>
<dataflow id="1216" from="r_V_71" to="ret_V_22" fromId="382" toId="385">
</dataflow>
<dataflow id="1217" from="sext_ln1245_7" to="ret_V_22" fromId="384" toId="385">
</dataflow>
<dataflow id="1218" from="_ssdm_op_BitConcatenate.i51.i32.i19" to="lhs_38" fromId="915" toId="386">
</dataflow>
<dataflow id="1219" from="lhs_31" to="lhs_38" fromId="365" toId="386">
</dataflow>
<dataflow id="1220" from="StgValue_639" to="lhs_38" fromId="639" toId="386">
</dataflow>
<dataflow id="1221" from="lhs_38" to="ret_V_23" fromId="386" toId="387">
</dataflow>
<dataflow id="1222" from="ret_V_22" to="ret_V_23" fromId="385" toId="387">
</dataflow>
<dataflow id="1223" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_36" fromId="874" toId="388">
</dataflow>
<dataflow id="1224" from="ret_V_23" to="p_Val2_36" fromId="387" toId="388">
</dataflow>
<dataflow id="1225" from="StgValue_802" to="p_Val2_36" fromId="802" toId="388">
</dataflow>
<dataflow id="1226" from="StgValue_878" to="p_Val2_36" fromId="878" toId="388">
</dataflow>
<dataflow id="1227" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_41" fromId="880" toId="389">
</dataflow>
<dataflow id="1228" from="ret_V_23" to="p_Result_41" fromId="387" toId="389">
</dataflow>
<dataflow id="1229" from="StgValue_802" to="p_Result_41" fromId="802" toId="389">
</dataflow>
<dataflow id="1230" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_52" fromId="880" toId="390">
</dataflow>
<dataflow id="1231" from="ret_V_22" to="p_Result_52" fromId="385" toId="390">
</dataflow>
<dataflow id="1232" from="StgValue_814" to="p_Result_52" fromId="814" toId="390">
</dataflow>
<dataflow id="1233" from="StgValue_818" to="sub_ln727_4" fromId="818" toId="391">
</dataflow>
<dataflow id="1234" from="trunc_ln1168_9" to="sub_ln727_4" fromId="379" toId="391">
</dataflow>
<dataflow id="1235" from="trunc_ln1168_10" to="r_18" fromId="383" toId="392">
</dataflow>
<dataflow id="1236" from="sub_ln727_4" to="r_18" fromId="391" toId="392">
</dataflow>
<dataflow id="1237" from="p_Result_41" to="or_ln412_13" fromId="389" toId="393">
</dataflow>
<dataflow id="1238" from="r_18" to="or_ln412_13" fromId="392" toId="393">
</dataflow>
<dataflow id="1239" from="or_ln412_13" to="and_ln412_13" fromId="393" toId="394">
</dataflow>
<dataflow id="1240" from="p_Result_52" to="and_ln412_13" fromId="390" toId="394">
</dataflow>
<dataflow id="1241" from="and_ln412_13" to="zext_ln415_13" fromId="394" toId="395">
</dataflow>
<dataflow id="1242" from="p_Val2_36" to="add_ln415_11" fromId="388" toId="396">
</dataflow>
<dataflow id="1243" from="zext_ln415_13" to="add_ln415_11" fromId="395" toId="396">
</dataflow>
<dataflow id="1244" from="add_ln415_11" to="store_ln415" fromId="396" toId="397">
</dataflow>
<dataflow id="1245" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="397">
</dataflow>
<dataflow id="1246" from="add_ln415_11" to="phi_ln1548" fromId="396" toId="399">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1247" from="br_ln196" to="phi_ln1548" fromId="398" toId="399">
</dataflow>
<dataflow id="1248" from="add_ln415_13" to="phi_ln1548" fromId="458" toId="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1249" from="br_ln200" to="phi_ln1548" fromId="460" toId="399">
</dataflow>
<dataflow id="1250" from="lhs_31" to="phi_ln1548" fromId="365" toId="399">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1251" from="br_ln196" to="phi_ln1548" fromId="373" toId="399">
</dataflow>
<dataflow id="1252" from="lhs_24" to="phi_ln1548" fromId="267" toId="399">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1253" from="br_ln197" to="phi_ln1548" fromId="271" toId="399">
</dataflow>
<dataflow id="1254" from="lhs_35" to="phi_ln1548" fromId="437" toId="399">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1255" from="br_ln200" to="phi_ln1548" fromId="442" toId="399">
</dataflow>
<dataflow id="1257" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_64" fromId="1256" toId="400">
</dataflow>
<dataflow id="1258" from="phi_ln1548" to="tmp_64" fromId="399" toId="400">
</dataflow>
<dataflow id="1260" from="StgValue_1259" to="tmp_64" fromId="1259" toId="400">
</dataflow>
<dataflow id="1261" from="tmp_64" to="br_ln203" fromId="400" toId="401">
</dataflow>
<dataflow id="1262" from="input_addr_4" to="r_V_44" fromId="138" toId="402">
</dataflow>
<dataflow id="1263" from="r_V_44" to="sext_ln1168_16" fromId="402" toId="403">
</dataflow>
<dataflow id="1264" from="sext_ln1168_16" to="r_V_72" fromId="403" toId="404">
</dataflow>
<dataflow id="1265" from="sext_ln1171_11" to="r_V_72" fromId="83" toId="404">
</dataflow>
<dataflow id="1266" from="_ssdm_op_BitConcatenate.i51.i32.i19" to="lhs_26" fromId="915" toId="405">
</dataflow>
<dataflow id="1267" from="lhs_24" to="lhs_26" fromId="267" toId="405">
</dataflow>
<dataflow id="1268" from="StgValue_639" to="lhs_26" fromId="639" toId="405">
</dataflow>
<dataflow id="1269" from="r_V_72" to="sext_ln1245_6" fromId="404" toId="406">
</dataflow>
<dataflow id="1270" from="lhs_26" to="ret_V_24" fromId="405" toId="407">
</dataflow>
<dataflow id="1271" from="sext_ln1245_6" to="ret_V_24" fromId="406" toId="407">
</dataflow>
<dataflow id="1272" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_28" fromId="874" toId="408">
</dataflow>
<dataflow id="1273" from="ret_V_24" to="p_Val2_28" fromId="407" toId="408">
</dataflow>
<dataflow id="1274" from="StgValue_802" to="p_Val2_28" fromId="802" toId="408">
</dataflow>
<dataflow id="1275" from="StgValue_878" to="p_Val2_28" fromId="878" toId="408">
</dataflow>
<dataflow id="1276" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_35" fromId="880" toId="409">
</dataflow>
<dataflow id="1277" from="ret_V_24" to="p_Result_35" fromId="407" toId="409">
</dataflow>
<dataflow id="1278" from="StgValue_802" to="p_Result_35" fromId="802" toId="409">
</dataflow>
<dataflow id="1279" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_53" fromId="811" toId="410">
</dataflow>
<dataflow id="1280" from="r_V_72" to="p_Result_53" fromId="404" toId="410">
</dataflow>
<dataflow id="1281" from="StgValue_814" to="p_Result_53" fromId="814" toId="410">
</dataflow>
<dataflow id="1282" from="r_V_72" to="trunc_ln727_7" fromId="404" toId="411">
</dataflow>
<dataflow id="1283" from="trunc_ln727_7" to="r_12" fromId="411" toId="412">
</dataflow>
<dataflow id="1284" from="StgValue_818" to="r_12" fromId="818" toId="412">
</dataflow>
<dataflow id="1285" from="p_Result_35" to="or_ln412_12" fromId="409" toId="413">
</dataflow>
<dataflow id="1286" from="r_12" to="or_ln412_12" fromId="412" toId="413">
</dataflow>
<dataflow id="1287" from="or_ln412_12" to="and_ln412_12" fromId="413" toId="414">
</dataflow>
<dataflow id="1288" from="p_Result_53" to="and_ln412_12" fromId="410" toId="414">
</dataflow>
<dataflow id="1289" from="and_ln412_12" to="zext_ln415_12" fromId="414" toId="415">
</dataflow>
<dataflow id="1290" from="p_Val2_28" to="lhs_33" fromId="408" toId="416">
</dataflow>
<dataflow id="1291" from="zext_ln415_12" to="lhs_33" fromId="415" toId="416">
</dataflow>
<dataflow id="1292" from="lhs_33" to="store_ln415" fromId="416" toId="417">
</dataflow>
<dataflow id="1293" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="417">
</dataflow>
<dataflow id="1294" from="icmp_ln187" to="br_ln199" fromId="185" toId="418">
</dataflow>
<dataflow id="1295" from="input_addr_9" to="r_V_50" fromId="181" toId="419">
</dataflow>
<dataflow id="1296" from="input_addr_9" to="r_V_50" fromId="181" toId="420">
</dataflow>
<dataflow id="1297" from="r_V_50" to="sext_ln1168_19" fromId="420" toId="421">
</dataflow>
<dataflow id="1298" from="sext_ln1168_19" to="r_V_73" fromId="421" toId="422">
</dataflow>
<dataflow id="1299" from="sext_ln1171_13" to="r_V_73" fromId="87" toId="422">
</dataflow>
<dataflow id="1300" from="_ssdm_op_BitConcatenate.i51.i32.i19" to="lhs_34" fromId="915" toId="423">
</dataflow>
<dataflow id="1301" from="lhs_33" to="lhs_34" fromId="416" toId="423">
</dataflow>
<dataflow id="1302" from="StgValue_639" to="lhs_34" fromId="639" toId="423">
</dataflow>
<dataflow id="1303" from="r_V_73" to="sext_ln1245_8" fromId="422" toId="424">
</dataflow>
<dataflow id="1304" from="lhs_34" to="ret_V_25" fromId="423" toId="425">
</dataflow>
<dataflow id="1305" from="sext_ln1245_8" to="ret_V_25" fromId="424" toId="425">
</dataflow>
<dataflow id="1306" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_33" fromId="874" toId="426">
</dataflow>
<dataflow id="1307" from="ret_V_25" to="p_Val2_33" fromId="425" toId="426">
</dataflow>
<dataflow id="1308" from="StgValue_802" to="p_Val2_33" fromId="802" toId="426">
</dataflow>
<dataflow id="1309" from="StgValue_878" to="p_Val2_33" fromId="878" toId="426">
</dataflow>
<dataflow id="1310" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_39" fromId="880" toId="427">
</dataflow>
<dataflow id="1311" from="ret_V_25" to="p_Result_39" fromId="425" toId="427">
</dataflow>
<dataflow id="1312" from="StgValue_802" to="p_Result_39" fromId="802" toId="427">
</dataflow>
<dataflow id="1313" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_54" fromId="811" toId="428">
</dataflow>
<dataflow id="1314" from="r_V_73" to="p_Result_54" fromId="422" toId="428">
</dataflow>
<dataflow id="1315" from="StgValue_814" to="p_Result_54" fromId="814" toId="428">
</dataflow>
<dataflow id="1316" from="r_V_73" to="trunc_ln727_8" fromId="422" toId="429">
</dataflow>
<dataflow id="1317" from="trunc_ln727_8" to="r_17" fromId="429" toId="430">
</dataflow>
<dataflow id="1318" from="StgValue_818" to="r_17" fromId="818" toId="430">
</dataflow>
<dataflow id="1319" from="p_Result_39" to="or_ln412_14" fromId="427" toId="431">
</dataflow>
<dataflow id="1320" from="r_17" to="or_ln412_14" fromId="430" toId="431">
</dataflow>
<dataflow id="1321" from="or_ln412_14" to="and_ln412_14" fromId="431" toId="432">
</dataflow>
<dataflow id="1322" from="p_Result_54" to="and_ln412_14" fromId="428" toId="432">
</dataflow>
<dataflow id="1323" from="and_ln412_14" to="zext_ln415_14" fromId="432" toId="433">
</dataflow>
<dataflow id="1324" from="p_Val2_33" to="add_ln415_12" fromId="426" toId="434">
</dataflow>
<dataflow id="1325" from="zext_ln415_14" to="add_ln415_12" fromId="433" toId="434">
</dataflow>
<dataflow id="1326" from="add_ln415_12" to="store_ln415" fromId="434" toId="435">
</dataflow>
<dataflow id="1327" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="435">
</dataflow>
<dataflow id="1328" from="add_ln415_12" to="lhs_35" fromId="434" toId="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1329" from="br_ln199" to="lhs_35" fromId="436" toId="437">
</dataflow>
<dataflow id="1330" from="lhs_33" to="lhs_35" fromId="416" toId="437">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1331" from="br_ln199" to="lhs_35" fromId="418" toId="437">
</dataflow>
<dataflow id="1332" from="add_ln180" to="zext_ln1169_28" fromId="148" toId="438">
</dataflow>
<dataflow id="1333" from="sub_ln1169_3" to="add_ln1169_18" fromId="122" toId="439">
</dataflow>
<dataflow id="1334" from="zext_ln1169_28" to="add_ln1169_18" fromId="438" toId="439">
</dataflow>
<dataflow id="1335" from="add_ln1169_18" to="zext_ln1169_29" fromId="439" toId="440">
</dataflow>
<dataflow id="1336" from="input_r" to="input_addr_13" fromId="518" toId="441">
</dataflow>
<dataflow id="1337" from="StgValue_577" to="input_addr_13" fromId="577" toId="441">
</dataflow>
<dataflow id="1338" from="zext_ln1169_29" to="input_addr_13" fromId="440" toId="441">
</dataflow>
<dataflow id="1339" from="icmp_ln188" to="br_ln200" fromId="149" toId="442">
</dataflow>
<dataflow id="1340" from="input_addr_13" to="r_V_56" fromId="441" toId="443">
</dataflow>
<dataflow id="1341" from="input_addr_13" to="r_V_56" fromId="441" toId="444">
</dataflow>
<dataflow id="1342" from="r_V_56" to="sext_ln1168_20" fromId="444" toId="445">
</dataflow>
<dataflow id="1343" from="sext_ln1168_20" to="r_V_74" fromId="445" toId="446">
</dataflow>
<dataflow id="1344" from="sext_ln1171_15" to="r_V_74" fromId="91" toId="446">
</dataflow>
<dataflow id="1345" from="_ssdm_op_BitConcatenate.i51.i32.i19" to="lhs_39" fromId="915" toId="447">
</dataflow>
<dataflow id="1346" from="lhs_35" to="lhs_39" fromId="437" toId="447">
</dataflow>
<dataflow id="1347" from="StgValue_639" to="lhs_39" fromId="639" toId="447">
</dataflow>
<dataflow id="1348" from="r_V_74" to="sext_ln1245_9" fromId="446" toId="448">
</dataflow>
<dataflow id="1349" from="lhs_39" to="ret_V_26" fromId="447" toId="449">
</dataflow>
<dataflow id="1350" from="sext_ln1245_9" to="ret_V_26" fromId="448" toId="449">
</dataflow>
<dataflow id="1351" from="_ssdm_op_PartSelect.i32.i51.i32.i32" to="p_Val2_38" fromId="874" toId="450">
</dataflow>
<dataflow id="1352" from="ret_V_26" to="p_Val2_38" fromId="449" toId="450">
</dataflow>
<dataflow id="1353" from="StgValue_802" to="p_Val2_38" fromId="802" toId="450">
</dataflow>
<dataflow id="1354" from="StgValue_878" to="p_Val2_38" fromId="878" toId="450">
</dataflow>
<dataflow id="1355" from="_ssdm_op_BitSelect.i1.i51.i32" to="p_Result_43" fromId="880" toId="451">
</dataflow>
<dataflow id="1356" from="ret_V_26" to="p_Result_43" fromId="449" toId="451">
</dataflow>
<dataflow id="1357" from="StgValue_802" to="p_Result_43" fromId="802" toId="451">
</dataflow>
<dataflow id="1358" from="_ssdm_op_BitSelect.i1.i50.i32" to="p_Result_55" fromId="811" toId="452">
</dataflow>
<dataflow id="1359" from="r_V_74" to="p_Result_55" fromId="446" toId="452">
</dataflow>
<dataflow id="1360" from="StgValue_814" to="p_Result_55" fromId="814" toId="452">
</dataflow>
<dataflow id="1361" from="r_V_74" to="trunc_ln727_9" fromId="446" toId="453">
</dataflow>
<dataflow id="1362" from="trunc_ln727_9" to="r_19" fromId="453" toId="454">
</dataflow>
<dataflow id="1363" from="StgValue_818" to="r_19" fromId="818" toId="454">
</dataflow>
<dataflow id="1364" from="p_Result_43" to="or_ln412_15" fromId="451" toId="455">
</dataflow>
<dataflow id="1365" from="r_19" to="or_ln412_15" fromId="454" toId="455">
</dataflow>
<dataflow id="1366" from="or_ln412_15" to="and_ln412_15" fromId="455" toId="456">
</dataflow>
<dataflow id="1367" from="p_Result_55" to="and_ln412_15" fromId="452" toId="456">
</dataflow>
<dataflow id="1368" from="and_ln412_15" to="zext_ln415_15" fromId="456" toId="457">
</dataflow>
<dataflow id="1369" from="p_Val2_38" to="add_ln415_13" fromId="450" toId="458">
</dataflow>
<dataflow id="1370" from="zext_ln415_15" to="add_ln415_13" fromId="457" toId="458">
</dataflow>
<dataflow id="1371" from="add_ln415_13" to="store_ln415" fromId="458" toId="459">
</dataflow>
<dataflow id="1372" from="out_0_0_0_addr" to="store_ln415" fromId="145" toId="459">
</dataflow>
<dataflow id="1373" from="StgValue_540" to="store_ln203" fromId="540" toId="461">
</dataflow>
<dataflow id="1374" from="out_0_0_0_addr" to="store_ln203" fromId="145" toId="461">
</dataflow>
<dataflow id="1375" from="icmp_ln176" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="1376" from="exitcond1614" to="StgValue_4" fromId="103" toId="4">
</dataflow>
<dataflow id="1377" from="icmp_ln180" to="StgValue_5" fromId="146" toId="5">
</dataflow>
<dataflow id="1378" from="cmp18" to="StgValue_6" fromId="112" toId="6">
</dataflow>
<dataflow id="1379" from="icmp_ln187" to="StgValue_6" fromId="185" toId="6">
</dataflow>
<dataflow id="1380" from="icmp_ln187" to="StgValue_7" fromId="185" toId="7">
</dataflow>
<dataflow id="1381" from="icmp_ln187" to="StgValue_9" fromId="185" toId="9">
</dataflow>
<dataflow id="1382" from="icmp_ln188" to="StgValue_9" fromId="149" toId="9">
</dataflow>
<dataflow id="1383" from="cmp18" to="StgValue_11" fromId="112" toId="11">
</dataflow>
<dataflow id="1384" from="icmp_ln188" to="StgValue_11" fromId="149" toId="11">
</dataflow>
<dataflow id="1385" from="tmp_36" to="StgValue_11" fromId="118" toId="11">
</dataflow>
<dataflow id="1386" from="tmp_37" to="StgValue_11" fromId="123" toId="11">
</dataflow>
<dataflow id="1387" from="icmp_ln188" to="StgValue_14" fromId="149" toId="14">
</dataflow>
<dataflow id="1388" from="icmp_ln187" to="StgValue_17" fromId="185" toId="17">
</dataflow>
<dataflow id="1389" from="icmp_ln187" to="StgValue_19" fromId="185" toId="19">
</dataflow>
<dataflow id="1390" from="icmp_ln188" to="StgValue_19" fromId="149" toId="19">
</dataflow>
<dataflow id="1391" from="icmp_ln188" to="StgValue_21" fromId="149" toId="21">
</dataflow>
<dataflow id="1392" from="tmp_36" to="StgValue_21" fromId="118" toId="21">
</dataflow>
<dataflow id="1393" from="icmp_ln187" to="StgValue_22" fromId="185" toId="22">
</dataflow>
<dataflow id="1394" from="icmp_ln188" to="StgValue_25" fromId="149" toId="25">
</dataflow>
<dataflow id="1395" from="tmp_64" to="StgValue_27" fromId="400" toId="27">
</dataflow>
</dataflows>


</stg>
