Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 18:34:52 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha256_w1_g1_i32_o32.rpt
| Design       : SHA256_AXI4_STREAM
| Device       : 7s50fgga484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 3407 |     0 |     32600 | 10.45 |
|   LUT as Logic             | 3343 |     0 |     32600 | 10.25 |
|   LUT as Memory            |   64 |     0 |      9600 |  0.67 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   64 |     0 |           |       |
| Slice Registers            | 1371 |     0 |     65200 |  2.10 |
|   Register as Flip Flop    | 1371 |     0 |     65200 |  2.10 |
|   Register as Latch        |    0 |     0 |     65200 |  0.00 |
| F7 Muxes                   |  126 |     0 |     16300 |  0.77 |
| F8 Muxes                   |    0 |     0 |      8150 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 277   |          Yes |           - |          Set |
| 1030  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 64    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| Slice                                     |  992 |     0 |      8150 | 12.17 |
|   SLICEL                                  |  622 |     0 |           |       |
|   SLICEM                                  |  370 |     0 |           |       |
| LUT as Logic                              | 3343 |     0 |     32600 | 10.25 |
|   using O5 output only                    |    0 |       |           |       |
|   using O6 output only                    | 2888 |       |           |       |
|   using O5 and O6                         |  455 |       |           |       |
| LUT as Memory                             |   64 |     0 |      9600 |  0.67 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |   64 |     0 |           |       |
|     using O5 output only                  |   64 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       | 1058 |     0 |     32600 |  3.25 |
|   fully used LUT-FF pairs                 |  158 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  836 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  877 |       |           |       |
| Unique Control Sets                       |   63 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |        75 |  0.67 |
|   RAMB36/FIFO*    |    0 |     0 |        75 |  0.00 |
|   RAMB18          |    1 |     0 |       150 |  0.67 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       120 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   80 |     0 |       250 | 32.00 |
|   IOB Master Pads           |   38 |       |           |       |
|   IOB Slave Pads            |   40 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 1370 |                 LUT |
| LUT5     | 1069 |                 LUT |
| FDCE     | 1030 |        Flop & Latch |
| LUT3     |  529 |                 LUT |
| LUT2     |  516 |                 LUT |
| LUT4     |  303 |                 LUT |
| FDPE     |  277 |        Flop & Latch |
| MUXF7    |  126 |               MuxFx |
| CARRY4   |  120 |          CarryLogic |
| SRL16E   |   64 |  Distributed Memory |
| FDRE     |   64 |        Flop & Latch |
| IBUF     |   41 |                  IO |
| OBUF     |   39 |                  IO |
| LUT1     |   11 |                 LUT |
| RAMB18E1 |    1 |        Block Memory |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 18:35:04 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha256_w1_g1_i32_o32.rpt -append
| Design       : SHA256_AXI4_STREAM
| Device       : 7s50-fgga484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 CORE/SIMPLE.PROC/g_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by ACLK  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            CORE/SIMPLE.PROC/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (ACLK rise@5.900ns - ACLK rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 2.890ns (49.630%)  route 2.933ns (50.370%))
  Logic Levels:           12  (CARRY4=6 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 9.592 - 5.900 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    U20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.595    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.676 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1437, routed)        1.357     4.033    CORE/SIMPLE.PROC/ACLK_IBUF_BUFG
    SLICE_X13Y58         FDPE                                         r  CORE/SIMPLE.PROC/g_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDPE (Prop_fdpe_C_Q)         0.379     4.412 r  CORE/SIMPLE.PROC/g_reg_reg[8]/Q
                         net (fo=4, routed)           0.878     5.290    CORE/SIMPLE.PROC/g_reg[8]
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.105     5.395 r  CORE/SIMPLE.PROC/a_reg[15]_i_28/O
                         net (fo=2, routed)           0.335     5.730    CORE/SIMPLE.PROC/a_reg[15]_i_28_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I3_O)        0.105     5.835 r  CORE/SIMPLE.PROC/a_reg[15]_i_18/O
                         net (fo=2, routed)           0.488     6.323    CORE/SIMPLE.PROC/a_reg[15]_i_18_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I0_O)        0.105     6.428 r  CORE/SIMPLE.PROC/a_reg[15]_i_22/O
                         net (fo=1, routed)           0.000     6.428    CORE/SIMPLE.PROC/a_reg[15]_i_22_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.872 r  CORE/SIMPLE.PROC/a_reg_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.872    CORE/SIMPLE.PROC/a_reg_reg[15]_i_14_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.134 r  CORE/SIMPLE.PROC/a_reg_reg[19]_i_14/O[3]
                         net (fo=3, routed)           0.530     7.664    CORE/SIMPLE.PROC/p_2_in[15]
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.250     7.914 r  CORE/SIMPLE.PROC/a_reg[19]_i_6/O
                         net (fo=2, routed)           0.475     8.389    CORE/SIMPLE.PROC/a_reg[19]_i_6_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.105     8.494 r  CORE/SIMPLE.PROC/a_reg[19]_i_10/O
                         net (fo=1, routed)           0.000     8.494    CORE/SIMPLE.PROC/a_reg[19]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.917 r  CORE/SIMPLE.PROC/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.917    CORE/SIMPLE.PROC/a_reg_reg[19]_i_2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.017 r  CORE/SIMPLE.PROC/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    CORE/SIMPLE.PROC/a_reg_reg[23]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.117 r  CORE/SIMPLE.PROC/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.117    CORE/SIMPLE.PROC/a_reg_reg[27]_i_2_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.379 r  CORE/SIMPLE.PROC/a_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.228     9.606    CORE/SIMPLE.PROC/a[1]_6[31]
    SLICE_X9Y68          LUT5 (Prop_lut5_I3_O)        0.250     9.856 r  CORE/SIMPLE.PROC/a_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     9.856    CORE/SIMPLE.PROC/a_reg[31]_i_1_n_0
    SLICE_X9Y68          FDCE                                         r  CORE/SIMPLE.PROC/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       5.900     5.900 r  
    U20                                               0.000     5.900 r  ACLK (IN)
                         net (fo=0)                   0.000     5.900    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.771     6.671 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     8.275    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.352 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1437, routed)        1.240     9.592    CORE/SIMPLE.PROC/ACLK_IBUF_BUFG
    SLICE_X9Y68          FDCE                                         r  CORE/SIMPLE.PROC/a_reg_reg[31]/C
                         clock pessimism              0.290     9.882    
                         clock uncertainty           -0.035     9.847    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)        0.033     9.880    CORE/SIMPLE.PROC/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.880    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  0.024    




