
ControleInterno-Spartacus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000064b4  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  080064b4  0c0064b4  0000e4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000218  080064c4  0c0064c4  0000e4c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         0000002c  20000000  0c0066e0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000470  2000002c  0c00670c  0001002c  2**2
                  ALLOC
  6 .debug_aranges 00000768  00000000  00000000  00010030  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00009f98  00000000  00000000  00010798  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001f47  00000000  00000000  0001a730  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000123f7  00000000  00000000  0001c677  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001298  00000000  00000000  0002ea70  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009933f  00000000  00000000  0002fd08  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002020  00000000  00000000  000c9047  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000570  00000000  00000000  000cb068  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 0000061f  00000000  00000000  000cb5d8  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001b02b  00000000  00000000  000cbbf7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 cb 02 00 08 db 02 00 08     ................
 8000010:	eb 02 00 08 fb 02 00 08 0b 03 00 08 00 00 00 00     ................
	...
 800002c:	1b 03 00 08 2b 03 00 08 00 00 00 00 3b 03 00 08     ....+.......;...
 800003c:	4b 03 00 08 5b 03 00 08 6b 03 00 08 7b 03 00 08     K...[...k...{...
 800004c:	8b 03 00 08 9b 03 00 08 ab 03 00 08 bb 03 00 08     ................
 800005c:	cb 03 00 08 db 03 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 eb 03 00 08 00 00 00 00 fb 03 00 08     ................
 800007c:	0b 04 00 08 1b 04 00 08 2b 04 00 08 3b 04 00 08     ........+...;...
 800008c:	4b 04 00 08 5b 04 00 08 6b 04 00 08 7b 04 00 08     K...[...k...{...
 800009c:	8b 04 00 08 9b 04 00 08 ab 04 00 08 bb 04 00 08     ................
 80000ac:	cb 04 00 08 db 04 00 08 eb 04 00 08 fb 04 00 08     ................
 80000bc:	0b 05 00 08 1b 05 00 08 2b 05 00 08 3b 05 00 08     ........+...;...
 80000cc:	4b 05 00 08 5b 05 00 08 6b 05 00 08 7b 05 00 08     K...[...k...{...
 80000dc:	8b 05 00 08 9b 05 00 08 ab 05 00 08 bb 05 00 08     ................
 80000ec:	cb 05 00 08 db 05 00 08 eb 05 00 08 fb 05 00 08     ................
 80000fc:	0b 06 00 08 1b 06 00 08 29 06 00 08 37 06 00 08     ........)...7...
 800010c:	45 06 00 08 53 06 00 08 61 06 00 08 6f 06 00 08     E...S...a...o...
 800011c:	7d 06 00 08 8b 06 00 08 99 06 00 08 a7 06 00 08     }...............
 800012c:	b5 06 00 08 c3 06 00 08 d1 06 00 08 df 06 00 08     ................
 800013c:	ed 06 00 08 fb 06 00 08 09 07 00 08 17 07 00 08     ................
 800014c:	25 07 00 08 33 07 00 08 41 07 00 08 4f 07 00 08     %...3...A...O...
 800015c:	5d 07 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ]...............
 800016c:	00 00 00 00 6b 07 00 08 79 07 00 08 87 07 00 08     ....k...y.......
 800017c:	95 07 00 08 a3 07 00 08 b1 07 00 08 bf 07 00 08     ................
 800018c:	cd 07 00 08 db 07 00 08 e9 07 00 08 f7 07 00 08     ................
 800019c:	05 08 00 08 13 08 00 08 21 08 00 08 2f 08 00 08     ........!.../...
 80001ac:	3d 08 00 08 4b 08 00 08 59 08 00 08 67 08 00 08     =...K...Y...g...
 80001bc:	75 08 00 08 83 08 00 08 91 08 00 08 9f 08 00 08     u...............
 80001cc:	ad 08 00 08 bb 08 00 08 c9 08 00 08 d7 08 00 08     ................
 80001dc:	00 00 00 00 e5 08 00 08 f3 08 00 08 01 09 00 08     ................
 80001ec:	0f 09 00 08 1d 09 00 08 00 00 00 00 2b 09 00 08     ............+...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000af5 	.word	0x08000af5

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	0800555d 	.word	0x0800555d

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c0066e0 	.word	0x0c0066e0
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	0000002c 	.word	0x0000002c
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c00670c 	.word	0x0c00670c
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	2000002c 	.word	0x2000002c
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000470 	.word	0x00000470
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08006421 	.word	0x08006421
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080011a5 	.word	0x080011a5
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002c8:	e7fe      	b.n	80002c8 <NMI_Handler>

080002ca <NMI_Handler_Veneer>:
 80002ca:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 800093c <GPDMA1_0_IRQHandler_Veneer+0x12>
 80002ce:	b500      	push	{lr}
 80002d0:	b081      	sub	sp, #4
 80002d2:	4780      	blx	r0
 80002d4:	b001      	add	sp, #4
 80002d6:	bd00      	pop	{pc}

080002d8 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002d8:	e7fe      	b.n	80002d8 <HardFault_Handler>

080002da <HardFault_Handler_Veneer>:
 80002da:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000940 <GPDMA1_0_IRQHandler_Veneer+0x16>
 80002de:	b500      	push	{lr}
 80002e0:	b081      	sub	sp, #4
 80002e2:	4780      	blx	r0
 80002e4:	b001      	add	sp, #4
 80002e6:	bd00      	pop	{pc}

080002e8 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002e8:	e7fe      	b.n	80002e8 <MemManage_Handler>

080002ea <MemManage_Handler_Veneer>:
 80002ea:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000944 <GPDMA1_0_IRQHandler_Veneer+0x1a>
 80002ee:	b500      	push	{lr}
 80002f0:	b081      	sub	sp, #4
 80002f2:	4780      	blx	r0
 80002f4:	b001      	add	sp, #4
 80002f6:	bd00      	pop	{pc}

080002f8 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002f8:	e7fe      	b.n	80002f8 <BusFault_Handler>

080002fa <BusFault_Handler_Veneer>:
 80002fa:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000948 <GPDMA1_0_IRQHandler_Veneer+0x1e>
 80002fe:	b500      	push	{lr}
 8000300:	b081      	sub	sp, #4
 8000302:	4780      	blx	r0
 8000304:	b001      	add	sp, #4
 8000306:	bd00      	pop	{pc}

08000308 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000308:	e7fe      	b.n	8000308 <UsageFault_Handler>

0800030a <UsageFault_Handler_Veneer>:
 800030a:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 800094c <GPDMA1_0_IRQHandler_Veneer+0x22>
 800030e:	b500      	push	{lr}
 8000310:	b081      	sub	sp, #4
 8000312:	4780      	blx	r0
 8000314:	b001      	add	sp, #4
 8000316:	bd00      	pop	{pc}

08000318 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000318:	e7fe      	b.n	8000318 <SVC_Handler>

0800031a <SVC_Handler_Veneer>:
 800031a:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000950 <GPDMA1_0_IRQHandler_Veneer+0x26>
 800031e:	b500      	push	{lr}
 8000320:	b081      	sub	sp, #4
 8000322:	4780      	blx	r0
 8000324:	b001      	add	sp, #4
 8000326:	bd00      	pop	{pc}

08000328 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000328:	e7fe      	b.n	8000328 <DebugMon_Handler>

0800032a <DebugMon_Handler_Veneer>:
 800032a:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000954 <GPDMA1_0_IRQHandler_Veneer+0x2a>
 800032e:	b500      	push	{lr}
 8000330:	b081      	sub	sp, #4
 8000332:	4780      	blx	r0
 8000334:	b001      	add	sp, #4
 8000336:	bd00      	pop	{pc}

08000338 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000338:	e7fe      	b.n	8000338 <PendSV_Handler>

0800033a <PendSV_Handler_Veneer>:
 800033a:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000958 <GPDMA1_0_IRQHandler_Veneer+0x2e>
 800033e:	b500      	push	{lr}
 8000340:	b081      	sub	sp, #4
 8000342:	4780      	blx	r0
 8000344:	b001      	add	sp, #4
 8000346:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000348:	e7fe      	b.n	8000348 <PendSV_Handler_Veneer+0xe>

0800034a <SysTick_Handler_Veneer>:
 800034a:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 800095c <GPDMA1_0_IRQHandler_Veneer+0x32>
 800034e:	b500      	push	{lr}
 8000350:	b081      	sub	sp, #4
 8000352:	4780      	blx	r0
 8000354:	b001      	add	sp, #4
 8000356:	bd00      	pop	{pc}

08000358 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000358:	e7fe      	b.n	8000358 <SCU_0_IRQHandler>

0800035a <SCU_0_IRQHandler_Veneer>:
 800035a:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000960 <GPDMA1_0_IRQHandler_Veneer+0x36>
 800035e:	b500      	push	{lr}
 8000360:	b081      	sub	sp, #4
 8000362:	4780      	blx	r0
 8000364:	b001      	add	sp, #4
 8000366:	bd00      	pop	{pc}

08000368 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000368:	e7fe      	b.n	8000368 <ERU0_0_IRQHandler>

0800036a <ERU0_0_IRQHandler_Veneer>:
 800036a:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000964 <GPDMA1_0_IRQHandler_Veneer+0x3a>
 800036e:	b500      	push	{lr}
 8000370:	b081      	sub	sp, #4
 8000372:	4780      	blx	r0
 8000374:	b001      	add	sp, #4
 8000376:	bd00      	pop	{pc}

08000378 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000378:	e7fe      	b.n	8000378 <ERU0_1_IRQHandler>

0800037a <ERU0_1_IRQHandler_Veneer>:
 800037a:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000968 <GPDMA1_0_IRQHandler_Veneer+0x3e>
 800037e:	b500      	push	{lr}
 8000380:	b081      	sub	sp, #4
 8000382:	4780      	blx	r0
 8000384:	b001      	add	sp, #4
 8000386:	bd00      	pop	{pc}

08000388 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000388:	e7fe      	b.n	8000388 <ERU0_2_IRQHandler>

0800038a <ERU0_2_IRQHandler_Veneer>:
 800038a:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 800096c <GPDMA1_0_IRQHandler_Veneer+0x42>
 800038e:	b500      	push	{lr}
 8000390:	b081      	sub	sp, #4
 8000392:	4780      	blx	r0
 8000394:	b001      	add	sp, #4
 8000396:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000398:	e7fe      	b.n	8000398 <ERU0_2_IRQHandler_Veneer+0xe>

0800039a <ERU0_3_IRQHandler_Veneer>:
 800039a:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000970 <GPDMA1_0_IRQHandler_Veneer+0x46>
 800039e:	b500      	push	{lr}
 80003a0:	b081      	sub	sp, #4
 80003a2:	4780      	blx	r0
 80003a4:	b001      	add	sp, #4
 80003a6:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80003a8:	e7fe      	b.n	80003a8 <ERU0_3_IRQHandler_Veneer+0xe>

080003aa <ERU1_0_IRQHandler_Veneer>:
 80003aa:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000974 <GPDMA1_0_IRQHandler_Veneer+0x4a>
 80003ae:	b500      	push	{lr}
 80003b0:	b081      	sub	sp, #4
 80003b2:	4780      	blx	r0
 80003b4:	b001      	add	sp, #4
 80003b6:	bd00      	pop	{pc}

080003b8 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80003b8:	e7fe      	b.n	80003b8 <ERU1_1_IRQHandler>

080003ba <ERU1_1_IRQHandler_Veneer>:
 80003ba:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000978 <GPDMA1_0_IRQHandler_Veneer+0x4e>
 80003be:	b500      	push	{lr}
 80003c0:	b081      	sub	sp, #4
 80003c2:	4780      	blx	r0
 80003c4:	b001      	add	sp, #4
 80003c6:	bd00      	pop	{pc}

080003c8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80003c8:	e7fe      	b.n	80003c8 <ERU1_2_IRQHandler>

080003ca <ERU1_2_IRQHandler_Veneer>:
 80003ca:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 800097c <GPDMA1_0_IRQHandler_Veneer+0x52>
 80003ce:	b500      	push	{lr}
 80003d0:	b081      	sub	sp, #4
 80003d2:	4780      	blx	r0
 80003d4:	b001      	add	sp, #4
 80003d6:	bd00      	pop	{pc}

080003d8 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80003d8:	e7fe      	b.n	80003d8 <ERU1_3_IRQHandler>

080003da <ERU1_3_IRQHandler_Veneer>:
 80003da:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000980 <GPDMA1_0_IRQHandler_Veneer+0x56>
 80003de:	b500      	push	{lr}
 80003e0:	b081      	sub	sp, #4
 80003e2:	4780      	blx	r0
 80003e4:	b001      	add	sp, #4
 80003e6:	bd00      	pop	{pc}

080003e8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80003e8:	e7fe      	b.n	80003e8 <PMU0_0_IRQHandler>

080003ea <PMU0_0_IRQHandler_Veneer>:
 80003ea:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000984 <GPDMA1_0_IRQHandler_Veneer+0x5a>
 80003ee:	b500      	push	{lr}
 80003f0:	b081      	sub	sp, #4
 80003f2:	4780      	blx	r0
 80003f4:	b001      	add	sp, #4
 80003f6:	bd00      	pop	{pc}

080003f8 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80003f8:	e7fe      	b.n	80003f8 <VADC0_C0_0_IRQHandler>

080003fa <VADC0_C0_0_IRQHandler_Veneer>:
 80003fa:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000988 <GPDMA1_0_IRQHandler_Veneer+0x5e>
 80003fe:	b500      	push	{lr}
 8000400:	b081      	sub	sp, #4
 8000402:	4780      	blx	r0
 8000404:	b001      	add	sp, #4
 8000406:	bd00      	pop	{pc}

08000408 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000408:	e7fe      	b.n	8000408 <VADC0_C0_1_IRQHandler>

0800040a <VADC0_C0_1_IRQHandler_Veneer>:
 800040a:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 800098c <GPDMA1_0_IRQHandler_Veneer+0x62>
 800040e:	b500      	push	{lr}
 8000410:	b081      	sub	sp, #4
 8000412:	4780      	blx	r0
 8000414:	b001      	add	sp, #4
 8000416:	bd00      	pop	{pc}

08000418 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000418:	e7fe      	b.n	8000418 <VADC0_C0_2_IRQHandler>

0800041a <VADC0_C0_2_IRQHandler_Veneer>:
 800041a:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000990 <GPDMA1_0_IRQHandler_Veneer+0x66>
 800041e:	b500      	push	{lr}
 8000420:	b081      	sub	sp, #4
 8000422:	4780      	blx	r0
 8000424:	b001      	add	sp, #4
 8000426:	bd00      	pop	{pc}

08000428 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000428:	e7fe      	b.n	8000428 <VADC0_C0_3_IRQHandler>

0800042a <VADC0_C0_3_IRQHandler_Veneer>:
 800042a:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000994 <GPDMA1_0_IRQHandler_Veneer+0x6a>
 800042e:	b500      	push	{lr}
 8000430:	b081      	sub	sp, #4
 8000432:	4780      	blx	r0
 8000434:	b001      	add	sp, #4
 8000436:	bd00      	pop	{pc}

08000438 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000438:	e7fe      	b.n	8000438 <VADC0_G0_0_IRQHandler>

0800043a <VADC0_G0_0_IRQHandler_Veneer>:
 800043a:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000998 <GPDMA1_0_IRQHandler_Veneer+0x6e>
 800043e:	b500      	push	{lr}
 8000440:	b081      	sub	sp, #4
 8000442:	4780      	blx	r0
 8000444:	b001      	add	sp, #4
 8000446:	bd00      	pop	{pc}

08000448 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000448:	e7fe      	b.n	8000448 <VADC0_G0_1_IRQHandler>

0800044a <VADC0_G0_1_IRQHandler_Veneer>:
 800044a:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 800099c <GPDMA1_0_IRQHandler_Veneer+0x72>
 800044e:	b500      	push	{lr}
 8000450:	b081      	sub	sp, #4
 8000452:	4780      	blx	r0
 8000454:	b001      	add	sp, #4
 8000456:	bd00      	pop	{pc}

08000458 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000458:	e7fe      	b.n	8000458 <VADC0_G0_2_IRQHandler>

0800045a <VADC0_G0_2_IRQHandler_Veneer>:
 800045a:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 80009a0 <GPDMA1_0_IRQHandler_Veneer+0x76>
 800045e:	b500      	push	{lr}
 8000460:	b081      	sub	sp, #4
 8000462:	4780      	blx	r0
 8000464:	b001      	add	sp, #4
 8000466:	bd00      	pop	{pc}

08000468 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000468:	e7fe      	b.n	8000468 <VADC0_G0_3_IRQHandler>

0800046a <VADC0_G0_3_IRQHandler_Veneer>:
 800046a:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 80009a4 <GPDMA1_0_IRQHandler_Veneer+0x7a>
 800046e:	b500      	push	{lr}
 8000470:	b081      	sub	sp, #4
 8000472:	4780      	blx	r0
 8000474:	b001      	add	sp, #4
 8000476:	bd00      	pop	{pc}

08000478 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000478:	e7fe      	b.n	8000478 <VADC0_G1_0_IRQHandler>

0800047a <VADC0_G1_0_IRQHandler_Veneer>:
 800047a:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 80009a8 <GPDMA1_0_IRQHandler_Veneer+0x7e>
 800047e:	b500      	push	{lr}
 8000480:	b081      	sub	sp, #4
 8000482:	4780      	blx	r0
 8000484:	b001      	add	sp, #4
 8000486:	bd00      	pop	{pc}

08000488 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000488:	e7fe      	b.n	8000488 <VADC0_G1_1_IRQHandler>

0800048a <VADC0_G1_1_IRQHandler_Veneer>:
 800048a:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 80009ac <GPDMA1_0_IRQHandler_Veneer+0x82>
 800048e:	b500      	push	{lr}
 8000490:	b081      	sub	sp, #4
 8000492:	4780      	blx	r0
 8000494:	b001      	add	sp, #4
 8000496:	bd00      	pop	{pc}

08000498 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000498:	e7fe      	b.n	8000498 <VADC0_G1_2_IRQHandler>

0800049a <VADC0_G1_2_IRQHandler_Veneer>:
 800049a:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 80009b0 <GPDMA1_0_IRQHandler_Veneer+0x86>
 800049e:	b500      	push	{lr}
 80004a0:	b081      	sub	sp, #4
 80004a2:	4780      	blx	r0
 80004a4:	b001      	add	sp, #4
 80004a6:	bd00      	pop	{pc}

080004a8 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80004a8:	e7fe      	b.n	80004a8 <VADC0_G1_3_IRQHandler>

080004aa <VADC0_G1_3_IRQHandler_Veneer>:
 80004aa:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 80009b4 <GPDMA1_0_IRQHandler_Veneer+0x8a>
 80004ae:	b500      	push	{lr}
 80004b0:	b081      	sub	sp, #4
 80004b2:	4780      	blx	r0
 80004b4:	b001      	add	sp, #4
 80004b6:	bd00      	pop	{pc}

080004b8 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80004b8:	e7fe      	b.n	80004b8 <VADC0_G2_0_IRQHandler>

080004ba <VADC0_G2_0_IRQHandler_Veneer>:
 80004ba:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 80009b8 <GPDMA1_0_IRQHandler_Veneer+0x8e>
 80004be:	b500      	push	{lr}
 80004c0:	b081      	sub	sp, #4
 80004c2:	4780      	blx	r0
 80004c4:	b001      	add	sp, #4
 80004c6:	bd00      	pop	{pc}

080004c8 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80004c8:	e7fe      	b.n	80004c8 <VADC0_G2_1_IRQHandler>

080004ca <VADC0_G2_1_IRQHandler_Veneer>:
 80004ca:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 80009bc <GPDMA1_0_IRQHandler_Veneer+0x92>
 80004ce:	b500      	push	{lr}
 80004d0:	b081      	sub	sp, #4
 80004d2:	4780      	blx	r0
 80004d4:	b001      	add	sp, #4
 80004d6:	bd00      	pop	{pc}

080004d8 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80004d8:	e7fe      	b.n	80004d8 <VADC0_G2_2_IRQHandler>

080004da <VADC0_G2_2_IRQHandler_Veneer>:
 80004da:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 80009c0 <GPDMA1_0_IRQHandler_Veneer+0x96>
 80004de:	b500      	push	{lr}
 80004e0:	b081      	sub	sp, #4
 80004e2:	4780      	blx	r0
 80004e4:	b001      	add	sp, #4
 80004e6:	bd00      	pop	{pc}

080004e8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80004e8:	e7fe      	b.n	80004e8 <VADC0_G2_3_IRQHandler>

080004ea <VADC0_G2_3_IRQHandler_Veneer>:
 80004ea:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 80009c4 <GPDMA1_0_IRQHandler_Veneer+0x9a>
 80004ee:	b500      	push	{lr}
 80004f0:	b081      	sub	sp, #4
 80004f2:	4780      	blx	r0
 80004f4:	b001      	add	sp, #4
 80004f6:	bd00      	pop	{pc}

080004f8 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80004f8:	e7fe      	b.n	80004f8 <VADC0_G3_0_IRQHandler>

080004fa <VADC0_G3_0_IRQHandler_Veneer>:
 80004fa:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 80009c8 <GPDMA1_0_IRQHandler_Veneer+0x9e>
 80004fe:	b500      	push	{lr}
 8000500:	b081      	sub	sp, #4
 8000502:	4780      	blx	r0
 8000504:	b001      	add	sp, #4
 8000506:	bd00      	pop	{pc}

08000508 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000508:	e7fe      	b.n	8000508 <VADC0_G3_1_IRQHandler>

0800050a <VADC0_G3_1_IRQHandler_Veneer>:
 800050a:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 80009cc <GPDMA1_0_IRQHandler_Veneer+0xa2>
 800050e:	b500      	push	{lr}
 8000510:	b081      	sub	sp, #4
 8000512:	4780      	blx	r0
 8000514:	b001      	add	sp, #4
 8000516:	bd00      	pop	{pc}

08000518 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000518:	e7fe      	b.n	8000518 <VADC0_G3_2_IRQHandler>

0800051a <VADC0_G3_2_IRQHandler_Veneer>:
 800051a:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 80009d0 <GPDMA1_0_IRQHandler_Veneer+0xa6>
 800051e:	b500      	push	{lr}
 8000520:	b081      	sub	sp, #4
 8000522:	4780      	blx	r0
 8000524:	b001      	add	sp, #4
 8000526:	bd00      	pop	{pc}

08000528 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000528:	e7fe      	b.n	8000528 <VADC0_G3_3_IRQHandler>

0800052a <VADC0_G3_3_IRQHandler_Veneer>:
 800052a:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 80009d4 <GPDMA1_0_IRQHandler_Veneer+0xaa>
 800052e:	b500      	push	{lr}
 8000530:	b081      	sub	sp, #4
 8000532:	4780      	blx	r0
 8000534:	b001      	add	sp, #4
 8000536:	bd00      	pop	{pc}

08000538 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000538:	e7fe      	b.n	8000538 <DSD0_0_IRQHandler>

0800053a <DSD0_0_IRQHandler_Veneer>:
 800053a:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 80009d8 <GPDMA1_0_IRQHandler_Veneer+0xae>
 800053e:	b500      	push	{lr}
 8000540:	b081      	sub	sp, #4
 8000542:	4780      	blx	r0
 8000544:	b001      	add	sp, #4
 8000546:	bd00      	pop	{pc}

08000548 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000548:	e7fe      	b.n	8000548 <DSD0_1_IRQHandler>

0800054a <DSD0_1_IRQHandler_Veneer>:
 800054a:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 80009dc <GPDMA1_0_IRQHandler_Veneer+0xb2>
 800054e:	b500      	push	{lr}
 8000550:	b081      	sub	sp, #4
 8000552:	4780      	blx	r0
 8000554:	b001      	add	sp, #4
 8000556:	bd00      	pop	{pc}

08000558 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000558:	e7fe      	b.n	8000558 <DSD0_2_IRQHandler>

0800055a <DSD0_2_IRQHandler_Veneer>:
 800055a:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 80009e0 <GPDMA1_0_IRQHandler_Veneer+0xb6>
 800055e:	b500      	push	{lr}
 8000560:	b081      	sub	sp, #4
 8000562:	4780      	blx	r0
 8000564:	b001      	add	sp, #4
 8000566:	bd00      	pop	{pc}

08000568 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000568:	e7fe      	b.n	8000568 <DSD0_3_IRQHandler>

0800056a <DSD0_3_IRQHandler_Veneer>:
 800056a:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 80009e4 <GPDMA1_0_IRQHandler_Veneer+0xba>
 800056e:	b500      	push	{lr}
 8000570:	b081      	sub	sp, #4
 8000572:	4780      	blx	r0
 8000574:	b001      	add	sp, #4
 8000576:	bd00      	pop	{pc}

08000578 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000578:	e7fe      	b.n	8000578 <DSD0_4_IRQHandler>

0800057a <DSD0_4_IRQHandler_Veneer>:
 800057a:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 80009e8 <GPDMA1_0_IRQHandler_Veneer+0xbe>
 800057e:	b500      	push	{lr}
 8000580:	b081      	sub	sp, #4
 8000582:	4780      	blx	r0
 8000584:	b001      	add	sp, #4
 8000586:	bd00      	pop	{pc}

08000588 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000588:	e7fe      	b.n	8000588 <DSD0_5_IRQHandler>

0800058a <DSD0_5_IRQHandler_Veneer>:
 800058a:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 80009ec <GPDMA1_0_IRQHandler_Veneer+0xc2>
 800058e:	b500      	push	{lr}
 8000590:	b081      	sub	sp, #4
 8000592:	4780      	blx	r0
 8000594:	b001      	add	sp, #4
 8000596:	bd00      	pop	{pc}

08000598 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000598:	e7fe      	b.n	8000598 <DSD0_6_IRQHandler>

0800059a <DSD0_6_IRQHandler_Veneer>:
 800059a:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 80009f0 <GPDMA1_0_IRQHandler_Veneer+0xc6>
 800059e:	b500      	push	{lr}
 80005a0:	b081      	sub	sp, #4
 80005a2:	4780      	blx	r0
 80005a4:	b001      	add	sp, #4
 80005a6:	bd00      	pop	{pc}

080005a8 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80005a8:	e7fe      	b.n	80005a8 <DSD0_7_IRQHandler>

080005aa <DSD0_7_IRQHandler_Veneer>:
 80005aa:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 80009f4 <GPDMA1_0_IRQHandler_Veneer+0xca>
 80005ae:	b500      	push	{lr}
 80005b0:	b081      	sub	sp, #4
 80005b2:	4780      	blx	r0
 80005b4:	b001      	add	sp, #4
 80005b6:	bd00      	pop	{pc}

080005b8 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80005b8:	e7fe      	b.n	80005b8 <DAC0_0_IRQHandler>

080005ba <DAC0_0_IRQHandler_Veneer>:
 80005ba:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 80009f8 <GPDMA1_0_IRQHandler_Veneer+0xce>
 80005be:	b500      	push	{lr}
 80005c0:	b081      	sub	sp, #4
 80005c2:	4780      	blx	r0
 80005c4:	b001      	add	sp, #4
 80005c6:	bd00      	pop	{pc}

080005c8 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80005c8:	e7fe      	b.n	80005c8 <DAC0_1_IRQHandler>

080005ca <DAC0_1_IRQHandler_Veneer>:
 80005ca:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 80009fc <GPDMA1_0_IRQHandler_Veneer+0xd2>
 80005ce:	b500      	push	{lr}
 80005d0:	b081      	sub	sp, #4
 80005d2:	4780      	blx	r0
 80005d4:	b001      	add	sp, #4
 80005d6:	bd00      	pop	{pc}

080005d8 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80005d8:	e7fe      	b.n	80005d8 <CCU40_0_IRQHandler>

080005da <CCU40_0_IRQHandler_Veneer>:
 80005da:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000a00 <GPDMA1_0_IRQHandler_Veneer+0xd6>
 80005de:	b500      	push	{lr}
 80005e0:	b081      	sub	sp, #4
 80005e2:	4780      	blx	r0
 80005e4:	b001      	add	sp, #4
 80005e6:	bd00      	pop	{pc}

080005e8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80005e8:	e7fe      	b.n	80005e8 <CCU40_1_IRQHandler>

080005ea <CCU40_1_IRQHandler_Veneer>:
 80005ea:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000a04 <GPDMA1_0_IRQHandler_Veneer+0xda>
 80005ee:	b500      	push	{lr}
 80005f0:	b081      	sub	sp, #4
 80005f2:	4780      	blx	r0
 80005f4:	b001      	add	sp, #4
 80005f6:	bd00      	pop	{pc}

080005f8 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80005f8:	e7fe      	b.n	80005f8 <CCU40_2_IRQHandler>

080005fa <CCU40_2_IRQHandler_Veneer>:
 80005fa:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000a08 <GPDMA1_0_IRQHandler_Veneer+0xde>
 80005fe:	b500      	push	{lr}
 8000600:	b081      	sub	sp, #4
 8000602:	4780      	blx	r0
 8000604:	b001      	add	sp, #4
 8000606:	bd00      	pop	{pc}

08000608 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000608:	e7fe      	b.n	8000608 <CCU40_3_IRQHandler>

0800060a <CCU40_3_IRQHandler_Veneer>:
 800060a:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000a0c <GPDMA1_0_IRQHandler_Veneer+0xe2>
 800060e:	b500      	push	{lr}
 8000610:	b081      	sub	sp, #4
 8000612:	4780      	blx	r0
 8000614:	b001      	add	sp, #4
 8000616:	bd00      	pop	{pc}

08000618 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000618:	e7fe      	b.n	8000618 <CCU41_0_IRQHandler>

0800061a <CCU41_0_IRQHandler_Veneer>:
 800061a:	48fd      	ldr	r0, [pc, #1012]	; (8000a10 <GPDMA1_0_IRQHandler_Veneer+0xe6>)
 800061c:	b500      	push	{lr}
 800061e:	b081      	sub	sp, #4
 8000620:	4780      	blx	r0
 8000622:	b001      	add	sp, #4
 8000624:	bd00      	pop	{pc}

08000626 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000626:	e7fe      	b.n	8000626 <CCU41_1_IRQHandler>

08000628 <CCU41_1_IRQHandler_Veneer>:
 8000628:	48fa      	ldr	r0, [pc, #1000]	; (8000a14 <GPDMA1_0_IRQHandler_Veneer+0xea>)
 800062a:	b500      	push	{lr}
 800062c:	b081      	sub	sp, #4
 800062e:	4780      	blx	r0
 8000630:	b001      	add	sp, #4
 8000632:	bd00      	pop	{pc}

08000634 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000634:	e7fe      	b.n	8000634 <CCU41_2_IRQHandler>

08000636 <CCU41_2_IRQHandler_Veneer>:
 8000636:	48f8      	ldr	r0, [pc, #992]	; (8000a18 <GPDMA1_0_IRQHandler_Veneer+0xee>)
 8000638:	b500      	push	{lr}
 800063a:	b081      	sub	sp, #4
 800063c:	4780      	blx	r0
 800063e:	b001      	add	sp, #4
 8000640:	bd00      	pop	{pc}

08000642 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000642:	e7fe      	b.n	8000642 <CCU41_3_IRQHandler>

08000644 <CCU41_3_IRQHandler_Veneer>:
 8000644:	48f5      	ldr	r0, [pc, #980]	; (8000a1c <GPDMA1_0_IRQHandler_Veneer+0xf2>)
 8000646:	b500      	push	{lr}
 8000648:	b081      	sub	sp, #4
 800064a:	4780      	blx	r0
 800064c:	b001      	add	sp, #4
 800064e:	bd00      	pop	{pc}

08000650 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000650:	e7fe      	b.n	8000650 <CCU42_0_IRQHandler>

08000652 <CCU42_0_IRQHandler_Veneer>:
 8000652:	48f3      	ldr	r0, [pc, #972]	; (8000a20 <GPDMA1_0_IRQHandler_Veneer+0xf6>)
 8000654:	b500      	push	{lr}
 8000656:	b081      	sub	sp, #4
 8000658:	4780      	blx	r0
 800065a:	b001      	add	sp, #4
 800065c:	bd00      	pop	{pc}

0800065e <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800065e:	e7fe      	b.n	800065e <CCU42_1_IRQHandler>

08000660 <CCU42_1_IRQHandler_Veneer>:
 8000660:	48f0      	ldr	r0, [pc, #960]	; (8000a24 <GPDMA1_0_IRQHandler_Veneer+0xfa>)
 8000662:	b500      	push	{lr}
 8000664:	b081      	sub	sp, #4
 8000666:	4780      	blx	r0
 8000668:	b001      	add	sp, #4
 800066a:	bd00      	pop	{pc}

0800066c <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800066c:	e7fe      	b.n	800066c <CCU42_2_IRQHandler>

0800066e <CCU42_2_IRQHandler_Veneer>:
 800066e:	48ee      	ldr	r0, [pc, #952]	; (8000a28 <GPDMA1_0_IRQHandler_Veneer+0xfe>)
 8000670:	b500      	push	{lr}
 8000672:	b081      	sub	sp, #4
 8000674:	4780      	blx	r0
 8000676:	b001      	add	sp, #4
 8000678:	bd00      	pop	{pc}

0800067a <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800067a:	e7fe      	b.n	800067a <CCU42_3_IRQHandler>

0800067c <CCU42_3_IRQHandler_Veneer>:
 800067c:	48eb      	ldr	r0, [pc, #940]	; (8000a2c <GPDMA1_0_IRQHandler_Veneer+0x102>)
 800067e:	b500      	push	{lr}
 8000680:	b081      	sub	sp, #4
 8000682:	4780      	blx	r0
 8000684:	b001      	add	sp, #4
 8000686:	bd00      	pop	{pc}

08000688 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000688:	e7fe      	b.n	8000688 <CCU43_0_IRQHandler>

0800068a <CCU43_0_IRQHandler_Veneer>:
 800068a:	48e9      	ldr	r0, [pc, #932]	; (8000a30 <GPDMA1_0_IRQHandler_Veneer+0x106>)
 800068c:	b500      	push	{lr}
 800068e:	b081      	sub	sp, #4
 8000690:	4780      	blx	r0
 8000692:	b001      	add	sp, #4
 8000694:	bd00      	pop	{pc}

08000696 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000696:	e7fe      	b.n	8000696 <CCU43_1_IRQHandler>

08000698 <CCU43_1_IRQHandler_Veneer>:
 8000698:	48e6      	ldr	r0, [pc, #920]	; (8000a34 <GPDMA1_0_IRQHandler_Veneer+0x10a>)
 800069a:	b500      	push	{lr}
 800069c:	b081      	sub	sp, #4
 800069e:	4780      	blx	r0
 80006a0:	b001      	add	sp, #4
 80006a2:	bd00      	pop	{pc}

080006a4 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80006a4:	e7fe      	b.n	80006a4 <CCU43_2_IRQHandler>

080006a6 <CCU43_2_IRQHandler_Veneer>:
 80006a6:	48e4      	ldr	r0, [pc, #912]	; (8000a38 <GPDMA1_0_IRQHandler_Veneer+0x10e>)
 80006a8:	b500      	push	{lr}
 80006aa:	b081      	sub	sp, #4
 80006ac:	4780      	blx	r0
 80006ae:	b001      	add	sp, #4
 80006b0:	bd00      	pop	{pc}

080006b2 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80006b2:	e7fe      	b.n	80006b2 <CCU43_3_IRQHandler>

080006b4 <CCU43_3_IRQHandler_Veneer>:
 80006b4:	48e1      	ldr	r0, [pc, #900]	; (8000a3c <GPDMA1_0_IRQHandler_Veneer+0x112>)
 80006b6:	b500      	push	{lr}
 80006b8:	b081      	sub	sp, #4
 80006ba:	4780      	blx	r0
 80006bc:	b001      	add	sp, #4
 80006be:	bd00      	pop	{pc}

080006c0 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80006c0:	e7fe      	b.n	80006c0 <CCU80_0_IRQHandler>

080006c2 <CCU80_0_IRQHandler_Veneer>:
 80006c2:	48df      	ldr	r0, [pc, #892]	; (8000a40 <GPDMA1_0_IRQHandler_Veneer+0x116>)
 80006c4:	b500      	push	{lr}
 80006c6:	b081      	sub	sp, #4
 80006c8:	4780      	blx	r0
 80006ca:	b001      	add	sp, #4
 80006cc:	bd00      	pop	{pc}

080006ce <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80006ce:	e7fe      	b.n	80006ce <CCU80_1_IRQHandler>

080006d0 <CCU80_1_IRQHandler_Veneer>:
 80006d0:	48dc      	ldr	r0, [pc, #880]	; (8000a44 <GPDMA1_0_IRQHandler_Veneer+0x11a>)
 80006d2:	b500      	push	{lr}
 80006d4:	b081      	sub	sp, #4
 80006d6:	4780      	blx	r0
 80006d8:	b001      	add	sp, #4
 80006da:	bd00      	pop	{pc}

080006dc <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80006dc:	e7fe      	b.n	80006dc <CCU80_2_IRQHandler>

080006de <CCU80_2_IRQHandler_Veneer>:
 80006de:	48da      	ldr	r0, [pc, #872]	; (8000a48 <GPDMA1_0_IRQHandler_Veneer+0x11e>)
 80006e0:	b500      	push	{lr}
 80006e2:	b081      	sub	sp, #4
 80006e4:	4780      	blx	r0
 80006e6:	b001      	add	sp, #4
 80006e8:	bd00      	pop	{pc}

080006ea <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80006ea:	e7fe      	b.n	80006ea <CCU80_3_IRQHandler>

080006ec <CCU80_3_IRQHandler_Veneer>:
 80006ec:	48d7      	ldr	r0, [pc, #860]	; (8000a4c <GPDMA1_0_IRQHandler_Veneer+0x122>)
 80006ee:	b500      	push	{lr}
 80006f0:	b081      	sub	sp, #4
 80006f2:	4780      	blx	r0
 80006f4:	b001      	add	sp, #4
 80006f6:	bd00      	pop	{pc}

080006f8 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80006f8:	e7fe      	b.n	80006f8 <CCU81_0_IRQHandler>

080006fa <CCU81_0_IRQHandler_Veneer>:
 80006fa:	48d5      	ldr	r0, [pc, #852]	; (8000a50 <GPDMA1_0_IRQHandler_Veneer+0x126>)
 80006fc:	b500      	push	{lr}
 80006fe:	b081      	sub	sp, #4
 8000700:	4780      	blx	r0
 8000702:	b001      	add	sp, #4
 8000704:	bd00      	pop	{pc}

08000706 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000706:	e7fe      	b.n	8000706 <CCU81_1_IRQHandler>

08000708 <CCU81_1_IRQHandler_Veneer>:
 8000708:	48d2      	ldr	r0, [pc, #840]	; (8000a54 <GPDMA1_0_IRQHandler_Veneer+0x12a>)
 800070a:	b500      	push	{lr}
 800070c:	b081      	sub	sp, #4
 800070e:	4780      	blx	r0
 8000710:	b001      	add	sp, #4
 8000712:	bd00      	pop	{pc}

08000714 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000714:	e7fe      	b.n	8000714 <CCU81_2_IRQHandler>

08000716 <CCU81_2_IRQHandler_Veneer>:
 8000716:	48d0      	ldr	r0, [pc, #832]	; (8000a58 <GPDMA1_0_IRQHandler_Veneer+0x12e>)
 8000718:	b500      	push	{lr}
 800071a:	b081      	sub	sp, #4
 800071c:	4780      	blx	r0
 800071e:	b001      	add	sp, #4
 8000720:	bd00      	pop	{pc}

08000722 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000722:	e7fe      	b.n	8000722 <CCU81_3_IRQHandler>

08000724 <CCU81_3_IRQHandler_Veneer>:
 8000724:	48cd      	ldr	r0, [pc, #820]	; (8000a5c <GPDMA1_0_IRQHandler_Veneer+0x132>)
 8000726:	b500      	push	{lr}
 8000728:	b081      	sub	sp, #4
 800072a:	4780      	blx	r0
 800072c:	b001      	add	sp, #4
 800072e:	bd00      	pop	{pc}

08000730 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000730:	e7fe      	b.n	8000730 <POSIF0_0_IRQHandler>

08000732 <POSIF0_0_IRQHandler_Veneer>:
 8000732:	48cb      	ldr	r0, [pc, #812]	; (8000a60 <GPDMA1_0_IRQHandler_Veneer+0x136>)
 8000734:	b500      	push	{lr}
 8000736:	b081      	sub	sp, #4
 8000738:	4780      	blx	r0
 800073a:	b001      	add	sp, #4
 800073c:	bd00      	pop	{pc}

0800073e <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800073e:	e7fe      	b.n	800073e <POSIF0_1_IRQHandler>

08000740 <POSIF0_1_IRQHandler_Veneer>:
 8000740:	48c8      	ldr	r0, [pc, #800]	; (8000a64 <GPDMA1_0_IRQHandler_Veneer+0x13a>)
 8000742:	b500      	push	{lr}
 8000744:	b081      	sub	sp, #4
 8000746:	4780      	blx	r0
 8000748:	b001      	add	sp, #4
 800074a:	bd00      	pop	{pc}

0800074c <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800074c:	e7fe      	b.n	800074c <POSIF1_0_IRQHandler>

0800074e <POSIF1_0_IRQHandler_Veneer>:
 800074e:	48c6      	ldr	r0, [pc, #792]	; (8000a68 <GPDMA1_0_IRQHandler_Veneer+0x13e>)
 8000750:	b500      	push	{lr}
 8000752:	b081      	sub	sp, #4
 8000754:	4780      	blx	r0
 8000756:	b001      	add	sp, #4
 8000758:	bd00      	pop	{pc}

0800075a <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800075a:	e7fe      	b.n	800075a <POSIF1_1_IRQHandler>

0800075c <POSIF1_1_IRQHandler_Veneer>:
 800075c:	48c3      	ldr	r0, [pc, #780]	; (8000a6c <GPDMA1_0_IRQHandler_Veneer+0x142>)
 800075e:	b500      	push	{lr}
 8000760:	b081      	sub	sp, #4
 8000762:	4780      	blx	r0
 8000764:	b001      	add	sp, #4
 8000766:	bd00      	pop	{pc}

08000768 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000768:	e7fe      	b.n	8000768 <CAN0_0_IRQHandler>

0800076a <CAN0_0_IRQHandler_Veneer>:
 800076a:	48c1      	ldr	r0, [pc, #772]	; (8000a70 <GPDMA1_0_IRQHandler_Veneer+0x146>)
 800076c:	b500      	push	{lr}
 800076e:	b081      	sub	sp, #4
 8000770:	4780      	blx	r0
 8000772:	b001      	add	sp, #4
 8000774:	bd00      	pop	{pc}

08000776 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000776:	e7fe      	b.n	8000776 <CAN0_1_IRQHandler>

08000778 <CAN0_1_IRQHandler_Veneer>:
 8000778:	48be      	ldr	r0, [pc, #760]	; (8000a74 <GPDMA1_0_IRQHandler_Veneer+0x14a>)
 800077a:	b500      	push	{lr}
 800077c:	b081      	sub	sp, #4
 800077e:	4780      	blx	r0
 8000780:	b001      	add	sp, #4
 8000782:	bd00      	pop	{pc}

08000784 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000784:	e7fe      	b.n	8000784 <CAN0_2_IRQHandler>

08000786 <CAN0_2_IRQHandler_Veneer>:
 8000786:	48bc      	ldr	r0, [pc, #752]	; (8000a78 <GPDMA1_0_IRQHandler_Veneer+0x14e>)
 8000788:	b500      	push	{lr}
 800078a:	b081      	sub	sp, #4
 800078c:	4780      	blx	r0
 800078e:	b001      	add	sp, #4
 8000790:	bd00      	pop	{pc}

08000792 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000792:	e7fe      	b.n	8000792 <CAN0_3_IRQHandler>

08000794 <CAN0_3_IRQHandler_Veneer>:
 8000794:	48b9      	ldr	r0, [pc, #740]	; (8000a7c <GPDMA1_0_IRQHandler_Veneer+0x152>)
 8000796:	b500      	push	{lr}
 8000798:	b081      	sub	sp, #4
 800079a:	4780      	blx	r0
 800079c:	b001      	add	sp, #4
 800079e:	bd00      	pop	{pc}

080007a0 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80007a0:	e7fe      	b.n	80007a0 <CAN0_4_IRQHandler>

080007a2 <CAN0_4_IRQHandler_Veneer>:
 80007a2:	48b7      	ldr	r0, [pc, #732]	; (8000a80 <GPDMA1_0_IRQHandler_Veneer+0x156>)
 80007a4:	b500      	push	{lr}
 80007a6:	b081      	sub	sp, #4
 80007a8:	4780      	blx	r0
 80007aa:	b001      	add	sp, #4
 80007ac:	bd00      	pop	{pc}

080007ae <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80007ae:	e7fe      	b.n	80007ae <CAN0_5_IRQHandler>

080007b0 <CAN0_5_IRQHandler_Veneer>:
 80007b0:	48b4      	ldr	r0, [pc, #720]	; (8000a84 <GPDMA1_0_IRQHandler_Veneer+0x15a>)
 80007b2:	b500      	push	{lr}
 80007b4:	b081      	sub	sp, #4
 80007b6:	4780      	blx	r0
 80007b8:	b001      	add	sp, #4
 80007ba:	bd00      	pop	{pc}

080007bc <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80007bc:	e7fe      	b.n	80007bc <CAN0_6_IRQHandler>

080007be <CAN0_6_IRQHandler_Veneer>:
 80007be:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <GPDMA1_0_IRQHandler_Veneer+0x15e>)
 80007c0:	b500      	push	{lr}
 80007c2:	b081      	sub	sp, #4
 80007c4:	4780      	blx	r0
 80007c6:	b001      	add	sp, #4
 80007c8:	bd00      	pop	{pc}

080007ca <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80007ca:	e7fe      	b.n	80007ca <CAN0_7_IRQHandler>

080007cc <CAN0_7_IRQHandler_Veneer>:
 80007cc:	48af      	ldr	r0, [pc, #700]	; (8000a8c <GPDMA1_0_IRQHandler_Veneer+0x162>)
 80007ce:	b500      	push	{lr}
 80007d0:	b081      	sub	sp, #4
 80007d2:	4780      	blx	r0
 80007d4:	b001      	add	sp, #4
 80007d6:	bd00      	pop	{pc}

080007d8 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80007d8:	e7fe      	b.n	80007d8 <USIC0_0_IRQHandler>

080007da <USIC0_0_IRQHandler_Veneer>:
 80007da:	48ad      	ldr	r0, [pc, #692]	; (8000a90 <GPDMA1_0_IRQHandler_Veneer+0x166>)
 80007dc:	b500      	push	{lr}
 80007de:	b081      	sub	sp, #4
 80007e0:	4780      	blx	r0
 80007e2:	b001      	add	sp, #4
 80007e4:	bd00      	pop	{pc}

080007e6 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80007e6:	e7fe      	b.n	80007e6 <USIC0_1_IRQHandler>

080007e8 <USIC0_1_IRQHandler_Veneer>:
 80007e8:	48aa      	ldr	r0, [pc, #680]	; (8000a94 <GPDMA1_0_IRQHandler_Veneer+0x16a>)
 80007ea:	b500      	push	{lr}
 80007ec:	b081      	sub	sp, #4
 80007ee:	4780      	blx	r0
 80007f0:	b001      	add	sp, #4
 80007f2:	bd00      	pop	{pc}

080007f4 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80007f4:	e7fe      	b.n	80007f4 <USIC0_2_IRQHandler>

080007f6 <USIC0_2_IRQHandler_Veneer>:
 80007f6:	48a8      	ldr	r0, [pc, #672]	; (8000a98 <GPDMA1_0_IRQHandler_Veneer+0x16e>)
 80007f8:	b500      	push	{lr}
 80007fa:	b081      	sub	sp, #4
 80007fc:	4780      	blx	r0
 80007fe:	b001      	add	sp, #4
 8000800:	bd00      	pop	{pc}

08000802 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000802:	e7fe      	b.n	8000802 <USIC0_3_IRQHandler>

08000804 <USIC0_3_IRQHandler_Veneer>:
 8000804:	48a5      	ldr	r0, [pc, #660]	; (8000a9c <GPDMA1_0_IRQHandler_Veneer+0x172>)
 8000806:	b500      	push	{lr}
 8000808:	b081      	sub	sp, #4
 800080a:	4780      	blx	r0
 800080c:	b001      	add	sp, #4
 800080e:	bd00      	pop	{pc}

08000810 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000810:	e7fe      	b.n	8000810 <USIC0_4_IRQHandler>

08000812 <USIC0_4_IRQHandler_Veneer>:
 8000812:	48a3      	ldr	r0, [pc, #652]	; (8000aa0 <GPDMA1_0_IRQHandler_Veneer+0x176>)
 8000814:	b500      	push	{lr}
 8000816:	b081      	sub	sp, #4
 8000818:	4780      	blx	r0
 800081a:	b001      	add	sp, #4
 800081c:	bd00      	pop	{pc}

0800081e <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800081e:	e7fe      	b.n	800081e <USIC0_5_IRQHandler>

08000820 <USIC0_5_IRQHandler_Veneer>:
 8000820:	48a0      	ldr	r0, [pc, #640]	; (8000aa4 <GPDMA1_0_IRQHandler_Veneer+0x17a>)
 8000822:	b500      	push	{lr}
 8000824:	b081      	sub	sp, #4
 8000826:	4780      	blx	r0
 8000828:	b001      	add	sp, #4
 800082a:	bd00      	pop	{pc}

0800082c <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 800082c:	e7fe      	b.n	800082c <USIC1_0_IRQHandler>

0800082e <USIC1_0_IRQHandler_Veneer>:
 800082e:	489e      	ldr	r0, [pc, #632]	; (8000aa8 <GPDMA1_0_IRQHandler_Veneer+0x17e>)
 8000830:	b500      	push	{lr}
 8000832:	b081      	sub	sp, #4
 8000834:	4780      	blx	r0
 8000836:	b001      	add	sp, #4
 8000838:	bd00      	pop	{pc}

0800083a <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 800083a:	e7fe      	b.n	800083a <USIC1_1_IRQHandler>

0800083c <USIC1_1_IRQHandler_Veneer>:
 800083c:	489b      	ldr	r0, [pc, #620]	; (8000aac <GPDMA1_0_IRQHandler_Veneer+0x182>)
 800083e:	b500      	push	{lr}
 8000840:	b081      	sub	sp, #4
 8000842:	4780      	blx	r0
 8000844:	b001      	add	sp, #4
 8000846:	bd00      	pop	{pc}

08000848 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000848:	e7fe      	b.n	8000848 <USIC1_2_IRQHandler>

0800084a <USIC1_2_IRQHandler_Veneer>:
 800084a:	4899      	ldr	r0, [pc, #612]	; (8000ab0 <GPDMA1_0_IRQHandler_Veneer+0x186>)
 800084c:	b500      	push	{lr}
 800084e:	b081      	sub	sp, #4
 8000850:	4780      	blx	r0
 8000852:	b001      	add	sp, #4
 8000854:	bd00      	pop	{pc}

08000856 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000856:	e7fe      	b.n	8000856 <USIC1_3_IRQHandler>

08000858 <USIC1_3_IRQHandler_Veneer>:
 8000858:	4896      	ldr	r0, [pc, #600]	; (8000ab4 <GPDMA1_0_IRQHandler_Veneer+0x18a>)
 800085a:	b500      	push	{lr}
 800085c:	b081      	sub	sp, #4
 800085e:	4780      	blx	r0
 8000860:	b001      	add	sp, #4
 8000862:	bd00      	pop	{pc}

08000864 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000864:	e7fe      	b.n	8000864 <USIC1_4_IRQHandler>

08000866 <USIC1_4_IRQHandler_Veneer>:
 8000866:	4894      	ldr	r0, [pc, #592]	; (8000ab8 <GPDMA1_0_IRQHandler_Veneer+0x18e>)
 8000868:	b500      	push	{lr}
 800086a:	b081      	sub	sp, #4
 800086c:	4780      	blx	r0
 800086e:	b001      	add	sp, #4
 8000870:	bd00      	pop	{pc}

08000872 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000872:	e7fe      	b.n	8000872 <USIC1_5_IRQHandler>

08000874 <USIC1_5_IRQHandler_Veneer>:
 8000874:	4891      	ldr	r0, [pc, #580]	; (8000abc <GPDMA1_0_IRQHandler_Veneer+0x192>)
 8000876:	b500      	push	{lr}
 8000878:	b081      	sub	sp, #4
 800087a:	4780      	blx	r0
 800087c:	b001      	add	sp, #4
 800087e:	bd00      	pop	{pc}

08000880 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000880:	e7fe      	b.n	8000880 <USIC2_0_IRQHandler>

08000882 <USIC2_0_IRQHandler_Veneer>:
 8000882:	488f      	ldr	r0, [pc, #572]	; (8000ac0 <GPDMA1_0_IRQHandler_Veneer+0x196>)
 8000884:	b500      	push	{lr}
 8000886:	b081      	sub	sp, #4
 8000888:	4780      	blx	r0
 800088a:	b001      	add	sp, #4
 800088c:	bd00      	pop	{pc}

0800088e <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800088e:	e7fe      	b.n	800088e <USIC2_1_IRQHandler>

08000890 <USIC2_1_IRQHandler_Veneer>:
 8000890:	488c      	ldr	r0, [pc, #560]	; (8000ac4 <GPDMA1_0_IRQHandler_Veneer+0x19a>)
 8000892:	b500      	push	{lr}
 8000894:	b081      	sub	sp, #4
 8000896:	4780      	blx	r0
 8000898:	b001      	add	sp, #4
 800089a:	bd00      	pop	{pc}

0800089c <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800089c:	e7fe      	b.n	800089c <USIC2_2_IRQHandler>

0800089e <USIC2_2_IRQHandler_Veneer>:
 800089e:	488a      	ldr	r0, [pc, #552]	; (8000ac8 <GPDMA1_0_IRQHandler_Veneer+0x19e>)
 80008a0:	b500      	push	{lr}
 80008a2:	b081      	sub	sp, #4
 80008a4:	4780      	blx	r0
 80008a6:	b001      	add	sp, #4
 80008a8:	bd00      	pop	{pc}

080008aa <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 80008aa:	e7fe      	b.n	80008aa <USIC2_3_IRQHandler>

080008ac <USIC2_3_IRQHandler_Veneer>:
 80008ac:	4887      	ldr	r0, [pc, #540]	; (8000acc <GPDMA1_0_IRQHandler_Veneer+0x1a2>)
 80008ae:	b500      	push	{lr}
 80008b0:	b081      	sub	sp, #4
 80008b2:	4780      	blx	r0
 80008b4:	b001      	add	sp, #4
 80008b6:	bd00      	pop	{pc}

080008b8 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80008b8:	e7fe      	b.n	80008b8 <USIC2_4_IRQHandler>

080008ba <USIC2_4_IRQHandler_Veneer>:
 80008ba:	4885      	ldr	r0, [pc, #532]	; (8000ad0 <GPDMA1_0_IRQHandler_Veneer+0x1a6>)
 80008bc:	b500      	push	{lr}
 80008be:	b081      	sub	sp, #4
 80008c0:	4780      	blx	r0
 80008c2:	b001      	add	sp, #4
 80008c4:	bd00      	pop	{pc}

080008c6 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80008c6:	e7fe      	b.n	80008c6 <USIC2_5_IRQHandler>

080008c8 <USIC2_5_IRQHandler_Veneer>:
 80008c8:	4882      	ldr	r0, [pc, #520]	; (8000ad4 <GPDMA1_0_IRQHandler_Veneer+0x1aa>)
 80008ca:	b500      	push	{lr}
 80008cc:	b081      	sub	sp, #4
 80008ce:	4780      	blx	r0
 80008d0:	b001      	add	sp, #4
 80008d2:	bd00      	pop	{pc}

080008d4 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80008d4:	e7fe      	b.n	80008d4 <LEDTS0_0_IRQHandler>

080008d6 <LEDTS0_0_IRQHandler_Veneer>:
 80008d6:	4880      	ldr	r0, [pc, #512]	; (8000ad8 <GPDMA1_0_IRQHandler_Veneer+0x1ae>)
 80008d8:	b500      	push	{lr}
 80008da:	b081      	sub	sp, #4
 80008dc:	4780      	blx	r0
 80008de:	b001      	add	sp, #4
 80008e0:	bd00      	pop	{pc}

080008e2 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80008e2:	e7fe      	b.n	80008e2 <FCE0_0_IRQHandler>

080008e4 <FCE0_0_IRQHandler_Veneer>:
 80008e4:	487d      	ldr	r0, [pc, #500]	; (8000adc <GPDMA1_0_IRQHandler_Veneer+0x1b2>)
 80008e6:	b500      	push	{lr}
 80008e8:	b081      	sub	sp, #4
 80008ea:	4780      	blx	r0
 80008ec:	b001      	add	sp, #4
 80008ee:	bd00      	pop	{pc}

080008f0 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80008f0:	e7fe      	b.n	80008f0 <GPDMA0_0_IRQHandler>

080008f2 <GPDMA0_0_IRQHandler_Veneer>:
 80008f2:	487b      	ldr	r0, [pc, #492]	; (8000ae0 <GPDMA1_0_IRQHandler_Veneer+0x1b6>)
 80008f4:	b500      	push	{lr}
 80008f6:	b081      	sub	sp, #4
 80008f8:	4780      	blx	r0
 80008fa:	b001      	add	sp, #4
 80008fc:	bd00      	pop	{pc}

080008fe <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80008fe:	e7fe      	b.n	80008fe <SDMMC0_0_IRQHandler>

08000900 <SDMMC0_0_IRQHandler_Veneer>:
 8000900:	4878      	ldr	r0, [pc, #480]	; (8000ae4 <GPDMA1_0_IRQHandler_Veneer+0x1ba>)
 8000902:	b500      	push	{lr}
 8000904:	b081      	sub	sp, #4
 8000906:	4780      	blx	r0
 8000908:	b001      	add	sp, #4
 800090a:	bd00      	pop	{pc}

0800090c <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 800090c:	e7fe      	b.n	800090c <USB0_0_IRQHandler>

0800090e <USB0_0_IRQHandler_Veneer>:
 800090e:	4876      	ldr	r0, [pc, #472]	; (8000ae8 <GPDMA1_0_IRQHandler_Veneer+0x1be>)
 8000910:	b500      	push	{lr}
 8000912:	b081      	sub	sp, #4
 8000914:	4780      	blx	r0
 8000916:	b001      	add	sp, #4
 8000918:	bd00      	pop	{pc}

0800091a <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 800091a:	e7fe      	b.n	800091a <ETH0_0_IRQHandler>

0800091c <ETH0_0_IRQHandler_Veneer>:
 800091c:	4873      	ldr	r0, [pc, #460]	; (8000aec <GPDMA1_0_IRQHandler_Veneer+0x1c2>)
 800091e:	b500      	push	{lr}
 8000920:	b081      	sub	sp, #4
 8000922:	4780      	blx	r0
 8000924:	b001      	add	sp, #4
 8000926:	bd00      	pop	{pc}

08000928 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000928:	e7fe      	b.n	8000928 <GPDMA1_0_IRQHandler>

0800092a <GPDMA1_0_IRQHandler_Veneer>:
 800092a:	4871      	ldr	r0, [pc, #452]	; (8000af0 <GPDMA1_0_IRQHandler_Veneer+0x1c6>)
 800092c:	b500      	push	{lr}
 800092e:	b081      	sub	sp, #4
 8000930:	4780      	blx	r0
 8000932:	b001      	add	sp, #4
 8000934:	bd00      	pop	{pc}
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000936:	f04f 0001 	mov.w	r0, #1
    BX LR
 800093a:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 800093c:	080002c9 	.word	0x080002c9
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000940:	080002d9 	.word	0x080002d9
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000944:	080002e9 	.word	0x080002e9
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000948:	080002f9 	.word	0x080002f9
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 800094c:	08000309 	.word	0x08000309
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000950:	08000319 	.word	0x08000319
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000954:	08000329 	.word	0x08000329
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000958:	08000339 	.word	0x08000339
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 800095c:	080023fd 	.word	0x080023fd
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000960:	08000359 	.word	0x08000359
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000964:	08000369 	.word	0x08000369
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000968:	08000379 	.word	0x08000379
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 800096c:	08000389 	.word	0x08000389
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000970:	08001765 	.word	0x08001765
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000974:	08001771 	.word	0x08001771
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000978:	080003b9 	.word	0x080003b9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800097c:	080003c9 	.word	0x080003c9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000980:	080003d9 	.word	0x080003d9
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000984:	080003e9 	.word	0x080003e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000988:	080003f9 	.word	0x080003f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 800098c:	08000409 	.word	0x08000409
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000990:	08000419 	.word	0x08000419
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000994:	08000429 	.word	0x08000429
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000998:	08000439 	.word	0x08000439
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800099c:	08000449 	.word	0x08000449
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80009a0:	08000459 	.word	0x08000459
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80009a4:	08000469 	.word	0x08000469
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80009a8:	08000479 	.word	0x08000479
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 80009ac:	08000489 	.word	0x08000489
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 80009b0:	08000499 	.word	0x08000499
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80009b4:	080004a9 	.word	0x080004a9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80009b8:	080004b9 	.word	0x080004b9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80009bc:	080004c9 	.word	0x080004c9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80009c0:	080004d9 	.word	0x080004d9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80009c4:	080004e9 	.word	0x080004e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80009c8:	080004f9 	.word	0x080004f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80009cc:	08000509 	.word	0x08000509
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80009d0:	08000519 	.word	0x08000519
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80009d4:	08000529 	.word	0x08000529
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80009d8:	08000539 	.word	0x08000539
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80009dc:	08000549 	.word	0x08000549
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80009e0:	08000559 	.word	0x08000559
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80009e4:	08000569 	.word	0x08000569
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80009e8:	08000579 	.word	0x08000579
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80009ec:	08000589 	.word	0x08000589
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80009f0:	08000599 	.word	0x08000599
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80009f4:	080005a9 	.word	0x080005a9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80009f8:	080005b9 	.word	0x080005b9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80009fc:	080005c9 	.word	0x080005c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000a00:	080005d9 	.word	0x080005d9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000a04:	080005e9 	.word	0x080005e9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000a08:	080005f9 	.word	0x080005f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000a0c:	08000609 	.word	0x08000609
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000a10:	08000619 	.word	0x08000619
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000a14:	08000627 	.word	0x08000627
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000a18:	08000635 	.word	0x08000635
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000a1c:	08000643 	.word	0x08000643
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000a20:	08000651 	.word	0x08000651
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000a24:	0800065f 	.word	0x0800065f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000a28:	0800066d 	.word	0x0800066d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000a2c:	0800067b 	.word	0x0800067b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000a30:	08000689 	.word	0x08000689
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000a34:	08000697 	.word	0x08000697
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000a38:	080006a5 	.word	0x080006a5
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000a3c:	080006b3 	.word	0x080006b3
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000a40:	080006c1 	.word	0x080006c1
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000a44:	080006cf 	.word	0x080006cf
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000a48:	080006dd 	.word	0x080006dd
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000a4c:	080006eb 	.word	0x080006eb
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000a50:	080006f9 	.word	0x080006f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000a54:	08000707 	.word	0x08000707
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000a58:	08000715 	.word	0x08000715
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000a5c:	08000723 	.word	0x08000723
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000a60:	08000731 	.word	0x08000731
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000a64:	0800073f 	.word	0x0800073f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000a68:	0800074d 	.word	0x0800074d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000a6c:	0800075b 	.word	0x0800075b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000a70:	08000769 	.word	0x08000769
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000a74:	08000777 	.word	0x08000777
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000a78:	08000785 	.word	0x08000785
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000a7c:	08000793 	.word	0x08000793
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000a80:	080007a1 	.word	0x080007a1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000a84:	080007af 	.word	0x080007af
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000a88:	080007bd 	.word	0x080007bd
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000a8c:	080007cb 	.word	0x080007cb
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000a90:	080007d9 	.word	0x080007d9
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000a94:	080007e7 	.word	0x080007e7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000a98:	080007f5 	.word	0x080007f5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000a9c:	08000803 	.word	0x08000803
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000aa0:	08000811 	.word	0x08000811
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000aa4:	0800081f 	.word	0x0800081f
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000aa8:	0800082d 	.word	0x0800082d
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000aac:	0800083b 	.word	0x0800083b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000ab0:	08000849 	.word	0x08000849
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000ab4:	08000857 	.word	0x08000857
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000ab8:	08000865 	.word	0x08000865
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000abc:	08000873 	.word	0x08000873
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000ac0:	08000881 	.word	0x08000881
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000ac4:	0800088f 	.word	0x0800088f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000ac8:	0800089d 	.word	0x0800089d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000acc:	080008ab 	.word	0x080008ab
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000ad0:	080008b9 	.word	0x080008b9
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000ad4:	080008c7 	.word	0x080008c7
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000ad8:	080008d5 	.word	0x080008d5
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000adc:	080008e3 	.word	0x080008e3
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000ae0:	080008f1 	.word	0x080008f1
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ae4:	080008ff 	.word	0x080008ff
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ae8:	0800090d 	.word	0x0800090d
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000aec:	0800091b 	.word	0x0800091b
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000af0:	08000929 	.word	0x08000929

08000af4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000afa:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000afe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b02:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b06:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b0a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000b0e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000b12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000b16:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000b1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b1e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b22:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b26:	6952      	ldr	r2, [r2, #20]
 8000b28:	f022 0208 	bic.w	r2, r2, #8
 8000b2c:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000b2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b3a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000b3e:	6852      	ldr	r2, [r2, #4]
 8000b40:	f022 0201 	bic.w	r2, r2, #1
 8000b44:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000b46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b4a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b52:	f103 0314 	add.w	r3, r3, #20
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f023 030f 	bic.w	r3, r3, #15
 8000b60:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f043 0303 	orr.w	r3, r3, #3
 8000b68:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000b6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b6e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b78:	f103 0314 	add.w	r3, r3, #20
 8000b7c:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000b7e:	f000 f8ab 	bl	8000cd8 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000b82:	f000 f805 	bl	8000b90 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000b86:	f107 0708 	add.w	r7, r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop

08000b90 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000b96:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000b9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba4:	f040 8089 	bne.w	8000cba <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000ba8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f000 8088 	beq.w	8000ccc <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000bbc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000bca:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000bce:	f103 0301 	add.w	r3, r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000bd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000be2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000be6:	f103 0301 	add.w	r3, r3, #1
 8000bea:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000bec:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bf0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000bfa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000bfe:	f103 0301 	add.w	r3, r3, #1
 8000c02:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000c04:	f244 7310 	movw	r3, #18192	; 0x4710
 8000c08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d028      	beq.n	8000c68 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000c16:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000c1a:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c24:	68ba      	ldr	r2, [r7, #8]
 8000c26:	fb02 f303 	mul.w	r3, r2, r3
 8000c2a:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c34:	f240 0300 	movw	r3, #0
 8000c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c3c:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c3e:	f240 0300 	movw	r3, #0
 8000c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c50:	68db      	ldr	r3, [r3, #12]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	f103 0301 	add.w	r3, r3, #1
 8000c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c5c:	f240 0300 	movw	r3, #0
 8000c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	e031      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000c68:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000c6c:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	fb02 f303 	mul.w	r3, r2, r3
 8000c7c:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c86:	f240 0300 	movw	r3, #0
 8000c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c8e:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c90:	f240 0300 	movw	r3, #0
 8000c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	f103 0301 	add.w	r3, r3, #1
 8000caa:	fbb2 f2f3 	udiv	r2, r2, r3
 8000cae:	f240 0300 	movw	r3, #0
 8000cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	e008      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000cba:	f240 0300 	movw	r3, #0
 8000cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc2:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000cc6:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000cca:	601a      	str	r2, [r3, #0]
}


}
 8000ccc:	f107 0714 	add.w	r7, r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000cde:	f005 fb53 	bl	8006388 <AllowPLLInitByStartup>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	f000 8255 	beq.w	8001194 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000cea:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cf2:	685a      	ldr	r2, [r3, #4]
 8000cf4:	f04f 0302 	mov.w	r3, #2
 8000cf8:	f2c0 0301 	movt	r3, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d00d      	beq.n	8000d1e <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000d02:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d0a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d0e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d12:	6852      	ldr	r2, [r2, #4]
 8000d14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d18:	f022 0202 	bic.w	r2, r2, #2
 8000d1c:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000d1e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d072      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000d30:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d38:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d3c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d40:	6852      	ldr	r2, [r2, #4]
 8000d42:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d46:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000d48:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d50:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d54:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d58:	6852      	ldr	r2, [r2, #4]
 8000d5a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000d5e:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000d60:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d68:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d6c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d70:	68d2      	ldr	r2, [r2, #12]
 8000d72:	f022 0201 	bic.w	r2, r2, #1
 8000d76:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000d78:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d80:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d84:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d88:	6852      	ldr	r2, [r2, #4]
 8000d8a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d8e:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000d90:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000d94:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d98:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000d9c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000da0:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000da2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000da6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000daa:	f04f 0200 	mov.w	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000db4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000db8:	f04f 0205 	mov.w	r2, #5
 8000dbc:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000dbe:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dc2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000dcc:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000dd0:	d008      	beq.n	8000de4 <SystemClockSetup+0x10c>
 8000dd2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000dd6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dda:	689a      	ldr	r2, [r3, #8]
 8000ddc:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d8ec      	bhi.n	8000dbe <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000de4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000de8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dec:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000df0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000df4:	6812      	ldr	r2, [r2, #0]
 8000df6:	f022 0201 	bic.w	r2, r2, #1
 8000dfa:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000dfc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000e0a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000e0e:	d002      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	e1c0      	b.n	8001198 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000e16:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0304 	and.w	r3, r3, #4
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	f040 81b5 	bne.w	8001194 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000e2a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d00b      	beq.n	8000e54 <SystemClockSetup+0x17c>
 8000e3c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e44:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000e48:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e4c:	68d2      	ldr	r2, [r2, #12]
 8000e4e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e52:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000e54:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e58:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000e5c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000e64:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000e68:	fba3 1302 	umull	r1, r3, r3, r2
 8000e6c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000e70:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e74:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e76:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e7e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e86:	6852      	ldr	r2, [r2, #4]
 8000e88:	f042 0201 	orr.w	r2, r2, #1
 8000e8c:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000e8e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e96:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e9a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e9e:	6852      	ldr	r2, [r2, #4]
 8000ea0:	f042 0210 	orr.w	r2, r2, #16
 8000ea4:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000ea6:	f244 7210 	movw	r2, #18192	; 0x4710
 8000eaa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000eb4:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000eb8:	f2c0 1300 	movt	r3, #256	; 0x100
 8000ebc:	430b      	orrs	r3, r1
 8000ebe:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000ec0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ec4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ec8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ecc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ed0:	6852      	ldr	r2, [r2, #4]
 8000ed2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ed6:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000ed8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000edc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ee0:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ee4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ee8:	6852      	ldr	r2, [r2, #4]
 8000eea:	f022 0210 	bic.w	r2, r2, #16
 8000eee:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000ef0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ef4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ef8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000efc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f00:	6852      	ldr	r2, [r2, #4]
 8000f02:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f06:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000f08:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f0c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f10:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f14:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f18:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f1a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f22:	f04f 0200 	mov.w	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f28:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f30:	f04f 0205 	mov.w	r2, #5
 8000f34:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8000f36:	bf00      	nop
 8000f38:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0304 	and.w	r3, r3, #4
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d108      	bne.n	8000f5c <SystemClockSetup+0x284>
 8000f4a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d8ed      	bhi.n	8000f38 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000f5c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f60:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f64:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000f68:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000f6c:	6812      	ldr	r2, [r2, #0]
 8000f6e:	f022 0201 	bic.w	r2, r2, #1
 8000f72:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000f74:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d04e      	beq.n	8001024 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f86:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f8e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f92:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f96:	6852      	ldr	r2, [r2, #4]
 8000f98:	f022 0201 	bic.w	r2, r2, #1
 8000f9c:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000f9e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fa2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000fac:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000fba:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000fc8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fcc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd0:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000fd4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fd8:	68d2      	ldr	r2, [r2, #12]
 8000fda:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fde:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000fe0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fe8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ff0:	6852      	ldr	r2, [r2, #4]
 8000ff2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ff6:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000ff8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ffc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001000:	f240 5245 	movw	r2, #1349	; 0x545
 8001004:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001006:	f24e 0310 	movw	r3, #57360	; 0xe010
 800100a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001014:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001018:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800101c:	f04f 0205 	mov.w	r2, #5
 8001020:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001022:	e002      	b.n	800102a <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001024:	f04f 0300 	mov.w	r3, #0
 8001028:	e0b6      	b.n	8001198 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800102a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800102e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	2b63      	cmp	r3, #99	; 0x63
 8001036:	d8f8      	bhi.n	800102a <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001038:	f24e 0310 	movw	r3, #57360	; 0xe010
 800103c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001040:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001044:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001048:	6812      	ldr	r2, [r2, #0]
 800104a:	f022 0201 	bic.w	r2, r2, #1
 800104e:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001050:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001054:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001058:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001060:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001064:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001068:	fba3 1302 	umull	r1, r3, r3, r2
 800106c:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001070:	f103 33ff 	add.w	r3, r3, #4294967295
 8001074:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001076:	f244 7210 	movw	r2, #18192	; 0x4710
 800107a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001084:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001088:	f2c0 1300 	movt	r3, #256	; 0x100
 800108c:	430b      	orrs	r3, r1
 800108e:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001090:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001094:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001098:	f640 421b 	movw	r2, #3099	; 0xc1b
 800109c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800109e:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010b4:	f04f 0205 	mov.w	r2, #5
 80010b8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80010ba:	bf00      	nop
 80010bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	2b63      	cmp	r3, #99	; 0x63
 80010c8:	d8f8      	bhi.n	80010bc <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010ca:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010d2:	f24e 0210 	movw	r2, #57360	; 0xe010
 80010d6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80010da:	6812      	ldr	r2, [r2, #0]
 80010dc:	f022 0201 	bic.w	r2, r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80010e2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010e6:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80010ea:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80010f2:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80010f6:	f2c0 03be 	movt	r3, #190	; 0xbe
 80010fa:	fba3 1302 	umull	r1, r3, r3, r2
 80010fe:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001102:	f103 33ff 	add.w	r3, r3, #4294967295
 8001106:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001108:	f244 7210 	movw	r2, #18192	; 0x4710
 800110c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001116:	f644 7301 	movw	r3, #20225	; 0x4f01
 800111a:	f2c0 1300 	movt	r3, #256	; 0x100
 800111e:	430b      	orrs	r3, r1
 8001120:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001122:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001126:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800112a:	f241 3223 	movw	r2, #4899	; 0x1323
 800112e:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001130:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001134:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001138:	f04f 0200 	mov.w	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800113e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001142:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001146:	f04f 0205 	mov.w	r2, #5
 800114a:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800114c:	bf00      	nop
 800114e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001152:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2b63      	cmp	r3, #99	; 0x63
 800115a:	d8f8      	bhi.n	800114e <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800115c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001160:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001164:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001168:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	f022 0201 	bic.w	r2, r2, #1
 8001172:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001174:	f244 7310 	movw	r3, #18192	; 0x4710
 8001178:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800117c:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001180:	f2c0 1203 	movt	r2, #259	; 0x103
 8001184:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001186:	f244 1360 	movw	r3, #16736	; 0x4160
 800118a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800118e:	f04f 0205 	mov.w	r2, #5
 8001192:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001194:	f04f 0301 	mov.w	r3, #1

}
 8001198:	4618      	mov	r0, r3
 800119a:	f107 0708 	add.w	r7, r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop

080011a4 <main>:

/***************************************************/
/***********************MAIN************************/
/***************************************************/

int main(void) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)

	DAVE_Init(); // Initialization of DAVE Apps
 80011aa:	f004 f9b7 	bl	800551c <DAVE_Init>

	Software_Timers_Init();
 80011ae:	f000 fc7d 	bl	8001aac <Software_Timers_Init>
	WakeUp();
 80011b2:	f000 f853 	bl	800125c <WakeUp>
	configure_R();
 80011b6:	f000 fb79 	bl	80018ac <configure_R>

	ticks = 0;
 80011ba:	f240 032c 	movw	r3, #44	; 0x2c
 80011be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011c2:	f04f 0200 	mov.w	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
	status_ticks = 0;
 80011c8:	f240 0330 	movw	r3, #48	; 0x30
 80011cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011d0:	f04f 0200 	mov.w	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
	char status = RUNNING;
 80011d6:	f04f 0301 	mov.w	r3, #1
 80011da:	71fb      	strb	r3, [r7, #7]
	start_driver_signals();
 80011dc:	f000 f844 	bl	8001268 <start_driver_signals>

	IO004_SetPin(Enable_LEFT);
 80011e0:	f246 53bc 	movw	r3, #26044	; 0x65bc
 80011e4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	f246 53bc 	movw	r3, #26044	; 0x65bc
 80011ee:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011f2:	785b      	ldrb	r3, [r3, #1]
 80011f4:	f04f 0101 	mov.w	r1, #1
 80011f8:	fa01 f303 	lsl.w	r3, r1, r3
 80011fc:	6053      	str	r3, [r2, #4]
 80011fe:	e000      	b.n	8001202 <main+0x5e>
			if (status_ticks > 5000) { //0.5s
				status = FAIL;
				start_driver_signals();
			}
		}
	}
 8001200:	bf00      	nop
	start_driver_signals();

	IO004_SetPin(Enable_LEFT);

	while (1) {
		if (IO004_ReadPin(DR1)) {
 8001202:	f246 5384 	movw	r3, #25988	; 0x6584
 8001206:	f6c0 0300 	movt	r3, #2048	; 0x800
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800120e:	f246 5384 	movw	r3, #25988	; 0x6584
 8001212:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001216:	785b      	ldrb	r3, [r3, #1]
 8001218:	fa22 f303 	lsr.w	r3, r2, r3
 800121c:	f003 0301 	and.w	r3, r3, #1
 8001220:	2b00      	cmp	r3, #0
 8001222:	d00b      	beq.n	800123c <main+0x98>
			status_ticks = 0;
 8001224:	f240 0330 	movw	r3, #48	; 0x30
 8001228:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
			read_R();
 8001232:	f000 faa3 	bl	800177c <read_R>
			update_driver_signals();
 8001236:	f000 f84b 	bl	80012d0 <update_driver_signals>
			if (status_ticks > 5000) { //0.5s
				status = FAIL;
				start_driver_signals();
			}
		}
	}
 800123a:	e7e1      	b.n	8001200 <main+0x5c>
		if (IO004_ReadPin(DR1)) {
			status_ticks = 0;
			read_R();
			update_driver_signals();
		} else {
			if (status_ticks > 5000) { //0.5s
 800123c:	f240 0330 	movw	r3, #48	; 0x30
 8001240:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	f241 3388 	movw	r3, #5000	; 0x1388
 800124a:	429a      	cmp	r2, r3
 800124c:	d9d8      	bls.n	8001200 <main+0x5c>
				status = FAIL;
 800124e:	f04f 0300 	mov.w	r3, #0
 8001252:	71fb      	strb	r3, [r7, #7]
				start_driver_signals();
 8001254:	f000 f808 	bl	8001268 <start_driver_signals>
			}
		}
	}
 8001258:	e7d2      	b.n	8001200 <main+0x5c>
 800125a:	bf00      	nop

0800125c <WakeUp>:
	return 0;
}

void WakeUp(void) {
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
	//DrvDis
	/*IO004_SetPin(IO004_Handle2);
	 delayms(1);
	 IO004_TogglePin(IO004_Handle2);*/

}
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop

08001268 <start_driver_signals>:

void start_driver_signals(void) {
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0

	PWMSP001_Start(PWM_MOTOR_RIGHT);
 800126c:	f246 40c4 	movw	r0, #25796	; 0x64c4
 8001270:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001274:	f001 fe8e 	bl	8002f94 <PWMSP001_Start>
	PWMSP001_SetPwmFreq(PWM_MOTOR_RIGHT, FREQ_MOTOR_LOCOMOTION);
 8001278:	f246 40c4 	movw	r0, #25796	; 0x64c4
 800127c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001280:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001284:	f2c4 61ea 	movt	r1, #18154	; 0x46ea
 8001288:	f002 fb32 	bl	80038f0 <PWMSP001_SetPwmFreq>
	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT, PWM_DUTY_LIM_ZERO);
 800128c:	f246 40c4 	movw	r0, #25796	; 0x64c4
 8001290:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001294:	f04f 0100 	mov.w	r1, #0
 8001298:	f002 f87c 	bl	8003394 <PWMSP001_SetDutyCycle>

	PWMSP001_Start(PWM_MOTOR_LEFT);
 800129c:	f246 500c 	movw	r0, #25868	; 0x650c
 80012a0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80012a4:	f001 fe76 	bl	8002f94 <PWMSP001_Start>
	PWMSP001_SetPwmFreq(PWM_MOTOR_LEFT, FREQ_MOTOR_LOCOMOTION);
 80012a8:	f246 500c 	movw	r0, #25868	; 0x650c
 80012ac:	f6c0 0000 	movt	r0, #2048	; 0x800
 80012b0:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80012b4:	f2c4 61ea 	movt	r1, #18154	; 0x46ea
 80012b8:	f002 fb1a 	bl	80038f0 <PWMSP001_SetPwmFreq>
	PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT, PWM_DUTY_LIM_ZERO);
 80012bc:	f246 500c 	movw	r0, #25868	; 0x650c
 80012c0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80012c4:	f04f 0100 	mov.w	r1, #0
 80012c8:	f002 f864 	bl	8003394 <PWMSP001_SetDutyCycle>

}
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop

080012d0 <update_driver_signals>:

void update_driver_signals(void) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0

	unsigned char direction = data_R[3];
 80012d6:	f240 0394 	movw	r3, #148	; 0x94
 80012da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012de:	78db      	ldrb	r3, [r3, #3]
 80012e0:	71bb      	strb	r3, [r7, #6]
	float duty_motor_left = PWM_DUTY_LIM_ZERO;
 80012e2:	f04f 0300 	mov.w	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
	float duty_motor_right = PWM_DUTY_LIM_ZERO;
 80012e8:	f04f 0300 	mov.w	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]
	float direction_motor_left = 0;
 80012ee:	f04f 0300 	mov.w	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
	float direction_motor_right = 0;
 80012f4:	f04f 0300 	mov.w	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]

	char mode = LINEAR;
 80012fa:	f04f 0302 	mov.w	r3, #2
 80012fe:	71fb      	strb	r3, [r7, #7]

	if (!(direction & (1 << DATA_TEST1))) {
 8001300:	79bb      	ldrb	r3, [r7, #6]
 8001302:	f003 0304 	and.w	r3, r3, #4
 8001306:	2b00      	cmp	r3, #0
 8001308:	d10b      	bne.n	8001322 <update_driver_signals+0x52>

		if (direction & (1 << DATA_TEST0))
 800130a:	79bb      	ldrb	r3, [r7, #6]
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	2b00      	cmp	r3, #0
 8001312:	d003      	beq.n	800131c <update_driver_signals+0x4c>
			mode = EXP;
 8001314:	f04f 0301 	mov.w	r3, #1
 8001318:	71fb      	strb	r3, [r7, #7]
 800131a:	e002      	b.n	8001322 <update_driver_signals+0x52>
		else
			mode = DEGRAU;
 800131c:	f04f 0300 	mov.w	r3, #0
 8001320:	71fb      	strb	r3, [r7, #7]

	}

	if (direction & (1 << LEFT_FRONT)) {
 8001322:	79bb      	ldrb	r3, [r7, #6]
 8001324:	f003 0308 	and.w	r3, r3, #8
 8001328:	2b00      	cmp	r3, #0
 800132a:	d015      	beq.n	8001358 <update_driver_signals+0x88>

		if (data_R[1] > PWM_MOTOR_CUT_OFF)
 800132c:	f240 0394 	movw	r3, #148	; 0x94
 8001330:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001334:	785b      	ldrb	r3, [r3, #1]
 8001336:	2b32      	cmp	r3, #50	; 0x32
 8001338:	d90a      	bls.n	8001350 <update_driver_signals+0x80>
			duty_motor_left = calculateDutyCicle(mode, data_R[1]);
 800133a:	f240 0394 	movw	r3, #148	; 0x94
 800133e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001342:	785b      	ldrb	r3, [r3, #1]
 8001344:	79fa      	ldrb	r2, [r7, #7]
 8001346:	4610      	mov	r0, r2
 8001348:	4619      	mov	r1, r3
 800134a:	f000 f8b3 	bl	80014b4 <calculateDutyCicle>
 800134e:	6178      	str	r0, [r7, #20]
//			duty_motor_left = (((float) data_R[1]) / 255) * 100.0f;
		direction_motor_left = DIR_FRONT_LEFT;
 8001350:	f04f 0300 	mov.w	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	e019      	b.n	800138c <update_driver_signals+0xbc>

	} else if (direction & (1 << LEFT_BACK)) {
 8001358:	79bb      	ldrb	r3, [r7, #6]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	2b00      	cmp	r3, #0
 8001360:	d014      	beq.n	800138c <update_driver_signals+0xbc>
		if (data_R[1] > PWM_MOTOR_CUT_OFF)
 8001362:	f240 0394 	movw	r3, #148	; 0x94
 8001366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800136a:	785b      	ldrb	r3, [r3, #1]
 800136c:	2b32      	cmp	r3, #50	; 0x32
 800136e:	d90a      	bls.n	8001386 <update_driver_signals+0xb6>
			duty_motor_left = calculateDutyCicle(mode, data_R[1]);
 8001370:	f240 0394 	movw	r3, #148	; 0x94
 8001374:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001378:	785b      	ldrb	r3, [r3, #1]
 800137a:	79fa      	ldrb	r2, [r7, #7]
 800137c:	4610      	mov	r0, r2
 800137e:	4619      	mov	r1, r3
 8001380:	f000 f898 	bl	80014b4 <calculateDutyCicle>
 8001384:	6178      	str	r0, [r7, #20]
//			duty_motor_left = (((float) data_R[1]) / 255) * 100.0f;
		direction_motor_left = DIR_REV_LEFT;
 8001386:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800138a:	60fb      	str	r3, [r7, #12]
	}

	if (direction & (1 << RIGHT_FRONT)) {
 800138c:	79bb      	ldrb	r3, [r7, #6]
 800138e:	f003 0320 	and.w	r3, r3, #32
 8001392:	2b00      	cmp	r3, #0
 8001394:	d015      	beq.n	80013c2 <update_driver_signals+0xf2>

		if (data_R[2] > PWM_MOTOR_CUT_OFF)
 8001396:	f240 0394 	movw	r3, #148	; 0x94
 800139a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800139e:	789b      	ldrb	r3, [r3, #2]
 80013a0:	2b32      	cmp	r3, #50	; 0x32
 80013a2:	d90a      	bls.n	80013ba <update_driver_signals+0xea>
			duty_motor_right = calculateDutyCicle(mode, data_R[2]);
 80013a4:	f240 0394 	movw	r3, #148	; 0x94
 80013a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013ac:	789b      	ldrb	r3, [r3, #2]
 80013ae:	79fa      	ldrb	r2, [r7, #7]
 80013b0:	4610      	mov	r0, r2
 80013b2:	4619      	mov	r1, r3
 80013b4:	f000 f87e 	bl	80014b4 <calculateDutyCicle>
 80013b8:	6138      	str	r0, [r7, #16]
//			duty_motor_right = (((float) data_R[2]) / 255) * 100.0f;
		direction_motor_right = DIR_FRONT_RIGHT;
 80013ba:	f04f 0300 	mov.w	r3, #0
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	e019      	b.n	80013f6 <update_driver_signals+0x126>

	} else if (direction & (1 << RIGHT_BACK)) {
 80013c2:	79bb      	ldrb	r3, [r7, #6]
 80013c4:	f003 0310 	and.w	r3, r3, #16
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d014      	beq.n	80013f6 <update_driver_signals+0x126>
		if (data_R[2] > PWM_MOTOR_CUT_OFF)
 80013cc:	f240 0394 	movw	r3, #148	; 0x94
 80013d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013d4:	789b      	ldrb	r3, [r3, #2]
 80013d6:	2b32      	cmp	r3, #50	; 0x32
 80013d8:	d90a      	bls.n	80013f0 <update_driver_signals+0x120>
			duty_motor_right = calculateDutyCicle(mode, data_R[2]);
 80013da:	f240 0394 	movw	r3, #148	; 0x94
 80013de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013e2:	789b      	ldrb	r3, [r3, #2]
 80013e4:	79fa      	ldrb	r2, [r7, #7]
 80013e6:	4610      	mov	r0, r2
 80013e8:	4619      	mov	r1, r3
 80013ea:	f000 f863 	bl	80014b4 <calculateDutyCicle>
 80013ee:	6138      	str	r0, [r7, #16]
//			duty_motor_right = (((float) data_R[2]) / 255) * 100.0f;
		direction_motor_right = DIR_REV_RIGHT;
 80013f0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80013f4:	60bb      	str	r3, [r7, #8]
	}

	if (direction_motor_left) {
 80013f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80013fa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	d00f      	beq.n	8001424 <update_driver_signals+0x154>
		IO004_ResetPin(DIR_LEFT);
 8001404:	f246 53b4 	movw	r3, #26036	; 0x65b4
 8001408:	f6c0 0300 	movt	r3, #2048	; 0x800
 800140c:	685a      	ldr	r2, [r3, #4]
 800140e:	f246 53b4 	movw	r3, #26036	; 0x65b4
 8001412:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001416:	785b      	ldrb	r3, [r3, #1]
 8001418:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800141c:	fa01 f303 	lsl.w	r3, r1, r3
 8001420:	6053      	str	r3, [r2, #4]
 8001422:	e00e      	b.n	8001442 <update_driver_signals+0x172>
	} else {
		IO004_SetPin(DIR_LEFT);
 8001424:	f246 53b4 	movw	r3, #26036	; 0x65b4
 8001428:	f6c0 0300 	movt	r3, #2048	; 0x800
 800142c:	685a      	ldr	r2, [r3, #4]
 800142e:	f246 53b4 	movw	r3, #26036	; 0x65b4
 8001432:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001436:	785b      	ldrb	r3, [r3, #1]
 8001438:	f04f 0101 	mov.w	r1, #1
 800143c:	fa01 f303 	lsl.w	r3, r1, r3
 8001440:	6053      	str	r3, [r2, #4]
	}

	if (direction_motor_right) {
 8001442:	edd7 7a02 	vldr	s15, [r7, #8]
 8001446:	eef5 7a40 	vcmp.f32	s15, #0.0
 800144a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144e:	d00f      	beq.n	8001470 <update_driver_signals+0x1a0>
		IO004_ResetPin(DIR_RIGHT);
 8001450:	f246 535c 	movw	r3, #25948	; 0x655c
 8001454:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	f246 535c 	movw	r3, #25948	; 0x655c
 800145e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001462:	785b      	ldrb	r3, [r3, #1]
 8001464:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001468:	fa01 f303 	lsl.w	r3, r1, r3
 800146c:	6053      	str	r3, [r2, #4]
 800146e:	e00e      	b.n	800148e <update_driver_signals+0x1be>
	} else {
		IO004_SetPin(DIR_RIGHT);
 8001470:	f246 535c 	movw	r3, #25948	; 0x655c
 8001474:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	f246 535c 	movw	r3, #25948	; 0x655c
 800147e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001482:	785b      	ldrb	r3, [r3, #1]
 8001484:	f04f 0101 	mov.w	r1, #1
 8001488:	fa01 f303 	lsl.w	r3, r1, r3
 800148c:	6053      	str	r3, [r2, #4]
	}

	PWMSP001_SetDutyCycle(PWM_MOTOR_RIGHT, duty_motor_right);
 800148e:	f246 40c4 	movw	r0, #25796	; 0x64c4
 8001492:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001496:	6939      	ldr	r1, [r7, #16]
 8001498:	f001 ff7c 	bl	8003394 <PWMSP001_SetDutyCycle>

	PWMSP001_SetDutyCycle(PWM_MOTOR_LEFT, duty_motor_left);
 800149c:	f246 500c 	movw	r0, #25868	; 0x650c
 80014a0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80014a4:	6979      	ldr	r1, [r7, #20]
 80014a6:	f001 ff75 	bl	8003394 <PWMSP001_SetDutyCycle>

}
 80014aa:	f107 0718 	add.w	r7, r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop

080014b4 <calculateDutyCicle>:

float calculateDutyCicle(char mode, unsigned char data) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08a      	sub	sp, #40	; 0x28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	71fa      	strb	r2, [r7, #7]
 80014c0:	71bb      	strb	r3, [r7, #6]

	unsigned char range = 255 - PWM_MOTOR_CUT_OFF;
 80014c2:	f04f 03cd 	mov.w	r3, #205	; 0xcd
 80014c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	unsigned char pwm_duty_limit = data_R[0];
 80014ca:	f240 0394 	movw	r3, #148	; 0x94
 80014ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	if (mode == LINEAR) {
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d119      	bne.n	8001512 <calculateDutyCicle+0x5e>
		return PWM_DUTY_LIM_MIN
				+ ((100 - PWM_DUTY_LIM_MIN)
						* (((float) data) - PWM_MOTOR_CUT_OFF)) / range;
 80014de:	79bb      	ldrb	r3, [r7, #6]
 80014e0:	ee06 3a90 	vmov	s13, r3
 80014e4:	eeb8 7a66 	vcvt.f32.u32	s14, s13
 80014e8:	eddf 7a92 	vldr	s15, [pc, #584]	; 8001734 <calculateDutyCicle+0x280>
 80014ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014f0:	eddf 7a91 	vldr	s15, [pc, #580]	; 8001738 <calculateDutyCicle+0x284>
 80014f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80014fc:	ee06 3a90 	vmov	s13, r3
 8001500:	eef8 7ae6 	vcvt.f32.s32	s15, s13
 8001504:	ee87 7a27 	vdiv.f32	s14, s14, s15
	unsigned char range = 255 - PWM_MOTOR_CUT_OFF;

	unsigned char pwm_duty_limit = data_R[0];

	if (mode == LINEAR) {
		return PWM_DUTY_LIM_MIN
 8001508:	eef2 7a00 	vmov.f32	s15, #32
 800150c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001510:	e109      	b.n	8001726 <calculateDutyCicle+0x272>
				+ ((100 - PWM_DUTY_LIM_MIN)
						* (((float) data) - PWM_MOTOR_CUT_OFF)) / range;

	} else if (mode == EXP) {
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	2b01      	cmp	r3, #1
 8001516:	f040 80c1 	bne.w	800169c <calculateDutyCicle+0x1e8>
		//MODO GAMBS ON

//		int correctedData = ((255*pwm_duty_limit - PWM_MOTOR_CUT_OFF)*data)/(255*pwm_duty_limit) + PWM_MOTOR_CUT_OFF;
		int duty_cicle;

		float value = 100.0f * data / ((pwm_duty_limit / 100.0f) * 255.0f);
 800151a:	79bb      	ldrb	r3, [r7, #6]
 800151c:	ee07 3a90 	vmov	s15, r3
 8001520:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001524:	eddf 7a85 	vldr	s15, [pc, #532]	; 800173c <calculateDutyCicle+0x288>
 8001528:	ee27 7a27 	vmul.f32	s14, s14, s15
 800152c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001530:	ee07 3a90 	vmov	s15, r3
 8001534:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001538:	eddf 7a80 	vldr	s15, [pc, #512]	; 800173c <calculateDutyCicle+0x288>
 800153c:	eec6 6aa7 	vdiv.f32	s13, s13, s15
 8001540:	eddf 7a7f 	vldr	s15, [pc, #508]	; 8001740 <calculateDutyCicle+0x28c>
 8001544:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001548:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800154c:	edc7 7a07 	vstr	s15, [r7, #28]

		if (value < 10) {
 8001550:	ed97 7a07 	vldr	s14, [r7, #28]
 8001554:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8001558:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800155c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001560:	d503      	bpl.n	800156a <calculateDutyCicle+0xb6>
			duty_cicle = 0;
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	627b      	str	r3, [r7, #36]	; 0x24
 8001568:	e093      	b.n	8001692 <calculateDutyCicle+0x1de>
		} else if (value < 75) {
 800156a:	ed97 7a07 	vldr	s14, [r7, #28]
 800156e:	eddf 7a75 	vldr	s15, [pc, #468]	; 8001744 <calculateDutyCicle+0x290>
 8001572:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157a:	d524      	bpl.n	80015c6 <calculateDutyCicle+0x112>
			duty_cicle = (value - 10) * (33 - PWM_DUTY_LIM_MIN)
 800157c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001580:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8001584:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001588:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 800158c:	ee27 7a27 	vmul.f32	s14, s14, s15
					* (pwm_duty_limit / 100.0f) / (65.0f);
 8001590:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001594:	ee07 3a90 	vmov	s15, r3
 8001598:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800159c:	eddf 7a67 	vldr	s15, [pc, #412]	; 800173c <calculateDutyCicle+0x288>
 80015a0:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 80015a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015a8:	eddf 7a67 	vldr	s15, [pc, #412]	; 8001748 <calculateDutyCicle+0x294>
 80015ac:	eec7 7a27 	vdiv.f32	s15, s14, s15
		float value = 100.0f * data / ((pwm_duty_limit / 100.0f) * 255.0f);

		if (value < 10) {
			duty_cicle = 0;
		} else if (value < 75) {
			duty_cicle = (value - 10) * (33 - PWM_DUTY_LIM_MIN)
 80015b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015b4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
					* (pwm_duty_limit / 100.0f) / (65.0f);
			if (duty_cicle < PWM_DUTY_LIM_MIN)
 80015b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ba:	2b07      	cmp	r3, #7
 80015bc:	dc69      	bgt.n	8001692 <calculateDutyCicle+0x1de>
				duty_cicle = 0;
 80015be:	f04f 0300 	mov.w	r3, #0
 80015c2:	627b      	str	r3, [r7, #36]	; 0x24
 80015c4:	e065      	b.n	8001692 <calculateDutyCicle+0x1de>
		} else if (value < 90) {
 80015c6:	ed97 7a07 	vldr	s14, [r7, #28]
 80015ca:	eddf 7a60 	vldr	s15, [pc, #384]	; 800174c <calculateDutyCicle+0x298>
 80015ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d6:	d52e      	bpl.n	8001636 <calculateDutyCicle+0x182>
			duty_cicle = (value - 75) * 33 * (pwm_duty_limit / 100.0f) / (25.0f)
 80015d8:	ed97 7a07 	vldr	s14, [r7, #28]
 80015dc:	eddf 7a59 	vldr	s15, [pc, #356]	; 8001744 <calculateDutyCicle+0x290>
 80015e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015e4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8001750 <calculateDutyCicle+0x29c>
 80015e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015ec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80015f0:	ee07 3a90 	vmov	s15, r3
 80015f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015f8:	eddf 7a50 	vldr	s15, [pc, #320]	; 800173c <calculateDutyCicle+0x288>
 80015fc:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 8001600:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001604:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 8001608:	ee87 7a27 	vdiv.f32	s14, s14, s15
					+ 33 * (pwm_duty_limit / 100.0f);
 800160c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001610:	ee07 3a90 	vmov	s15, r3
 8001614:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001618:	eddf 7a48 	vldr	s15, [pc, #288]	; 800173c <calculateDutyCicle+0x288>
 800161c:	eec6 6aa7 	vdiv.f32	s13, s13, s15
 8001620:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8001750 <calculateDutyCicle+0x29c>
 8001624:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001628:	ee77 7a27 	vadd.f32	s15, s14, s15
			duty_cicle = (value - 10) * (33 - PWM_DUTY_LIM_MIN)
					* (pwm_duty_limit / 100.0f) / (65.0f);
			if (duty_cicle < PWM_DUTY_LIM_MIN)
				duty_cicle = 0;
		} else if (value < 90) {
			duty_cicle = (value - 75) * 33 * (pwm_duty_limit / 100.0f) / (25.0f)
 800162c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001630:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8001634:	e02d      	b.n	8001692 <calculateDutyCicle+0x1de>
					+ 33 * (pwm_duty_limit / 100.0f);
		} else {
			duty_cicle = (value - 90) * 33 * (pwm_duty_limit / 100.0f) / (10.0f)
 8001636:	ed97 7a07 	vldr	s14, [r7, #28]
 800163a:	eddf 7a44 	vldr	s15, [pc, #272]	; 800174c <calculateDutyCicle+0x298>
 800163e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001642:	eddf 7a43 	vldr	s15, [pc, #268]	; 8001750 <calculateDutyCicle+0x29c>
 8001646:	ee27 7a27 	vmul.f32	s14, s14, s15
 800164a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800164e:	ee07 3a90 	vmov	s15, r3
 8001652:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001656:	eddf 7a39 	vldr	s15, [pc, #228]	; 800173c <calculateDutyCicle+0x288>
 800165a:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 800165e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001662:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8001666:	ee87 7a27 	vdiv.f32	s14, s14, s15
					+ 66 * (pwm_duty_limit / 100.0f);
 800166a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001676:	eddf 7a31 	vldr	s15, [pc, #196]	; 800173c <calculateDutyCicle+0x288>
 800167a:	eec6 6aa7 	vdiv.f32	s13, s13, s15
 800167e:	eddf 7a35 	vldr	s15, [pc, #212]	; 8001754 <calculateDutyCicle+0x2a0>
 8001682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001686:	ee77 7a27 	vadd.f32	s15, s14, s15
				duty_cicle = 0;
		} else if (value < 90) {
			duty_cicle = (value - 75) * 33 * (pwm_duty_limit / 100.0f) / (25.0f)
					+ 33 * (pwm_duty_limit / 100.0f);
		} else {
			duty_cicle = (value - 90) * 33 * (pwm_duty_limit / 100.0f) / (10.0f)
 800168a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800168e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
					+ 66 * (pwm_duty_limit / 100.0f);
		}

		return duty_cicle;
 8001692:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001696:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800169a:	e044      	b.n	8001726 <calculateDutyCicle+0x272>
		//MODO GAMBS OFF

	} else { // DEGRAU

		int nDegrau = 4;
 800169c:	f04f 0304 	mov.w	r3, #4
 80016a0:	61bb      	str	r3, [r7, #24]
		float larguraDegrau = range / nDegrau;
 80016a2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80016ac:	ee06 3a90 	vmov	s13, r3
 80016b0:	eef8 7ae6 	vcvt.f32.s32	s15, s13
 80016b4:	edc7 7a05 	vstr	s15, [r7, #20]
		float alturaDegrau = PWM_DUTY_LIM_MAX * pwm_duty_limit
 80016b8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80016bc:	f04f 0264 	mov.w	r2, #100	; 0x64
 80016c0:	fb02 f303 	mul.w	r3, r2, r3
				/ (100.0f * (nDegrau - 1));
 80016c4:	ee07 3a90 	vmov	s15, r3
 80016c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80016d2:	ee07 3a90 	vmov	s15, r3
 80016d6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016da:	eddf 7a18 	vldr	s15, [pc, #96]	; 800173c <calculateDutyCicle+0x288>
 80016de:	ee66 7aa7 	vmul.f32	s15, s13, s15

	} else { // DEGRAU

		int nDegrau = 4;
		float larguraDegrau = range / nDegrau;
		float alturaDegrau = PWM_DUTY_LIM_MAX * pwm_duty_limit
 80016e2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80016e6:	edc7 7a04 	vstr	s15, [r7, #16]
				/ (100.0f * (nDegrau - 1));

		int sinalDegrau = floor((data / larguraDegrau)) * alturaDegrau;
 80016ea:	79bb      	ldrb	r3, [r7, #6]
 80016ec:	ee06 3a90 	vmov	s13, r3
 80016f0:	eeb8 7ae6 	vcvt.f32.s32	s14, s13
 80016f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80016f8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80016fc:	ee17 0a90 	vmov	r0, s15
 8001700:	f000 fa98 	bl	8001c34 <floor>
 8001704:	4603      	mov	r3, r0
 8001706:	ee07 3a90 	vmov	s15, r3
 800170a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800170e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001716:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800171a:	edc7 7a03 	vstr	s15, [r7, #12]

		return sinalDegrau;
 800171e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001722:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001726:	ee17 3a90 	vmov	r3, s15

	}

}
 800172a:	4618      	mov	r0, r3
 800172c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	42480000 	.word	0x42480000
 8001738:	42b80000 	.word	0x42b80000
 800173c:	42c80000 	.word	0x42c80000
 8001740:	437f0000 	.word	0x437f0000
 8001744:	42960000 	.word	0x42960000
 8001748:	42820000 	.word	0x42820000
 800174c:	42b40000 	.word	0x42b40000
 8001750:	42040000 	.word	0x42040000
 8001754:	42840000 	.word	0x42840000

08001758 <Testando_Handler>:

void Testando_Handler(void) {
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
	 if(status)
	 {
	 IO004_ResetPin(IO004_Handle6);		// ERU event received, turn on LED
	 ERU001_ClearFlag(ERU001_Handle0);	// Clears the Status Flag
	 }*/
}
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop

08001764 <ERU0_3_IRQHandler>:

void interrupt_left(void) {
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0

}
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop

08001770 <ERU1_0_IRQHandler>:

void interrupt_right(void) {
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0

}
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop

0800177c <read_R>:

/***************************************************/
/***************FUNCOES DO TRANSCEPTOR**************/
/***************************************************/

void read_R() {
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
	int i, j;
	IO004_ResetPin(CE);
 8001782:	f246 538c 	movw	r3, #25996	; 0x658c
 8001786:	f6c0 0300 	movt	r3, #2048	; 0x800
 800178a:	685a      	ldr	r2, [r3, #4]
 800178c:	f246 538c 	movw	r3, #25996	; 0x658c
 8001790:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001794:	785b      	ldrb	r3, [r3, #1]
 8001796:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800179a:	fa01 f303 	lsl.w	r3, r1, r3
 800179e:	6053      	str	r3, [r2, #4]
	delay(50000);
 80017a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017a4:	f000 fa2e 	bl	8001c04 <delay>
	uint8_t temp = 0;
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	71fb      	strb	r3, [r7, #7]
	for (j = 0; j < BYTES_TO_RECEIVE; j++) {
 80017ae:	f04f 0300 	mov.w	r3, #0
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	e036      	b.n	8001824 <read_R+0xa8>
		for (i = 7; i > -1; i--) {
 80017b6:	f04f 0307 	mov.w	r3, #7
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	e020      	b.n	8001800 <read_R+0x84>
			if (IO004_ReadPin(DATA))
 80017be:	f246 537c 	movw	r3, #25980	; 0x657c
 80017c2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017ca:	f246 537c 	movw	r3, #25980	; 0x657c
 80017ce:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017d2:	785b      	ldrb	r3, [r3, #1]
 80017d4:	fa22 f303 	lsr.w	r3, r2, r3
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d009      	beq.n	80017f4 <read_R+0x78>
				temp |= (1 << i);
 80017e0:	f04f 0201 	mov.w	r2, #1
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	71fb      	strb	r3, [r7, #7]
			pulse_R();
 80017f4:	f000 f830 	bl	8001858 <pulse_R>
	int i, j;
	IO004_ResetPin(CE);
	delay(50000);
	uint8_t temp = 0;
	for (j = 0; j < BYTES_TO_RECEIVE; j++) {
		for (i = 7; i > -1; i--) {
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	dadb      	bge.n	80017be <read_R+0x42>
			if (IO004_ReadPin(DATA))
				temp |= (1 << i);
			pulse_R();
		}
		data_R[j] = temp;
 8001806:	f240 0394 	movw	r3, #148	; 0x94
 800180a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800180e:	68ba      	ldr	r2, [r7, #8]
 8001810:	189b      	adds	r3, r3, r2
 8001812:	79fa      	ldrb	r2, [r7, #7]
 8001814:	701a      	strb	r2, [r3, #0]
		temp = 0;
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	71fb      	strb	r3, [r7, #7]
void read_R() {
	int i, j;
	IO004_ResetPin(CE);
	delay(50000);
	uint8_t temp = 0;
	for (j = 0; j < BYTES_TO_RECEIVE; j++) {
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	f103 0301 	add.w	r3, r3, #1
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	2b04      	cmp	r3, #4
 8001828:	ddc5      	ble.n	80017b6 <read_R+0x3a>
			pulse_R();
		}
		data_R[j] = temp;
		temp = 0;
	}
	IO004_SetPin(CE);
 800182a:	f246 538c 	movw	r3, #25996	; 0x658c
 800182e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	f246 538c 	movw	r3, #25996	; 0x658c
 8001838:	f6c0 0300 	movt	r3, #2048	; 0x800
 800183c:	785b      	ldrb	r3, [r3, #1]
 800183e:	f04f 0101 	mov.w	r1, #1
 8001842:	fa01 f303 	lsl.w	r3, r1, r3
 8001846:	6053      	str	r3, [r2, #4]
	delay(50000);
 8001848:	f24c 3050 	movw	r0, #50000	; 0xc350
 800184c:	f000 f9da 	bl	8001c04 <delay>
}
 8001850:	f107 0710 	add.w	r7, r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <pulse_R>:

void pulse_R() {
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
	delay(300);
 800185c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001860:	f000 f9d0 	bl	8001c04 <delay>
	IO004_SetPin(CLK1);
 8001864:	f246 5374 	movw	r3, #25972	; 0x6574
 8001868:	f6c0 0300 	movt	r3, #2048	; 0x800
 800186c:	685a      	ldr	r2, [r3, #4]
 800186e:	f246 5374 	movw	r3, #25972	; 0x6574
 8001872:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001876:	785b      	ldrb	r3, [r3, #1]
 8001878:	f04f 0101 	mov.w	r1, #1
 800187c:	fa01 f303 	lsl.w	r3, r1, r3
 8001880:	6053      	str	r3, [r2, #4]
	delay(300);
 8001882:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001886:	f000 f9bd 	bl	8001c04 <delay>
	IO004_ResetPin(CLK1);
 800188a:	f246 5374 	movw	r3, #25972	; 0x6574
 800188e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001892:	685a      	ldr	r2, [r3, #4]
 8001894:	f246 5374 	movw	r3, #25972	; 0x6574
 8001898:	f6c0 0300 	movt	r3, #2048	; 0x800
 800189c:	785b      	ldrb	r3, [r3, #1]
 800189e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80018a2:	fa01 f303 	lsl.w	r3, r1, r3
 80018a6:	6053      	str	r3, [r2, #4]
}
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop

080018ac <configure_R>:

void configure_R() {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
	/*Atribuicao de valores ao vetor de configuracao do transceptor*/
	configuration[0] = 0xC5; //RF_CH# e OP_MODE 0b11000101
 80018b2:	f240 0384 	movw	r3, #132	; 0x84
 80018b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ba:	f04f 02c5 	mov.w	r2, #197	; 0xc5
 80018be:	701a      	strb	r2, [r3, #0]
	configuration[1] = 0x4F; //RX2_EN, CM, RFDR_SB13, X0_F, RF_PWR 0b01101111
 80018c0:	f240 0384 	movw	r3, #132	; 0x84
 80018c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018c8:	f04f 024f 	mov.w	r2, #79	; 0x4f
 80018cc:	705a      	strb	r2, [r3, #1]
	configuration[2] = 0xA3; //addr_w
 80018ce:	f240 0384 	movw	r3, #132	; 0x84
 80018d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018d6:	f04f 02a3 	mov.w	r2, #163	; 0xa3
 80018da:	709a      	strb	r2, [r3, #2]
	configuration[3] = 0xEE; //Comeco enderco CH1 00000001
 80018dc:	f240 0384 	movw	r3, #132	; 0x84
 80018e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018e4:	f04f 02ee 	mov.w	r2, #238	; 0xee
 80018e8:	70da      	strb	r2, [r3, #3]
	configuration[4] = 0xDD; //0b00000000
 80018ea:	f240 0384 	movw	r3, #132	; 0x84
 80018ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018f2:	f04f 02dd 	mov.w	r2, #221	; 0xdd
 80018f6:	711a      	strb	r2, [r3, #4]
	configuration[5] = 0xCC; //0b11010100
 80018f8:	f240 0384 	movw	r3, #132	; 0x84
 80018fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001900:	f04f 02cc 	mov.w	r2, #204	; 0xcc
 8001904:	715a      	strb	r2, [r3, #5]
	configuration[6] = 0xBB; //0b11011111
 8001906:	f240 0384 	movw	r3, #132	; 0x84
 800190a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800190e:	f04f 02bb 	mov.w	r2, #187	; 0xbb
 8001912:	719a      	strb	r2, [r3, #6]
	configuration[7] = 0xAA; //Fim enderco CH1 0b11101010
 8001914:	f240 0384 	movw	r3, #132	; 0x84
 8001918:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800191c:	f04f 02aa 	mov.w	r2, #170	; 0xaa
 8001920:	71da      	strb	r2, [r3, #7]
	configuration[8] = 0b00000000; //Comeco enderco CH2
 8001922:	f240 0384 	movw	r3, #132	; 0x84
 8001926:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	721a      	strb	r2, [r3, #8]
	configuration[9] = 0b00000000;
 8001930:	f240 0384 	movw	r3, #132	; 0x84
 8001934:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001938:	f04f 0200 	mov.w	r2, #0
 800193c:	725a      	strb	r2, [r3, #9]
	configuration[10] = 0b00000000;
 800193e:	f240 0384 	movw	r3, #132	; 0x84
 8001942:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	729a      	strb	r2, [r3, #10]
	configuration[11] = 0b00000000;
 800194c:	f240 0384 	movw	r3, #132	; 0x84
 8001950:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	72da      	strb	r2, [r3, #11]
	configuration[12] = 0b00000000; //Fim enderco CH2
 800195a:	f240 0384 	movw	r3, #132	; 0x84
 800195e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001962:	f04f 0200 	mov.w	r2, #0
 8001966:	731a      	strb	r2, [r3, #12]
	configuration[13] = 0x28; //num bits enviados (1 byte nesse ex) TODO arrumar
 8001968:	f240 0384 	movw	r3, #132	; 0x84
 800196c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001970:	f04f 0228 	mov.w	r2, #40	; 0x28
 8001974:	735a      	strb	r2, [r3, #13]
	configuration[14] = 0b00000000;
 8001976:	f240 0384 	movw	r3, #132	; 0x84
 800197a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	739a      	strb	r2, [r3, #14]

	IO004_ResetPin(CE);
 8001984:	f246 538c 	movw	r3, #25996	; 0x658c
 8001988:	f6c0 0300 	movt	r3, #2048	; 0x800
 800198c:	685a      	ldr	r2, [r3, #4]
 800198e:	f246 538c 	movw	r3, #25996	; 0x658c
 8001992:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001996:	785b      	ldrb	r3, [r3, #1]
 8001998:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800199c:	fa01 f303 	lsl.w	r3, r1, r3
 80019a0:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CS);
 80019a2:	f246 536c 	movw	r3, #25964	; 0x656c
 80019a6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019aa:	685a      	ldr	r2, [r3, #4]
 80019ac:	f246 536c 	movw	r3, #25964	; 0x656c
 80019b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019b4:	785b      	ldrb	r3, [r3, #1]
 80019b6:	f04f 0101 	mov.w	r1, #1
 80019ba:	fa01 f303 	lsl.w	r3, r1, r3
 80019be:	6053      	str	r3, [r2, #4]
	int i, j;
	for (i = 14; i > -1; i--) {
 80019c0:	f04f 030e 	mov.w	r3, #14
 80019c4:	607b      	str	r3, [r7, #4]
 80019c6:	e03f      	b.n	8001a48 <configure_R+0x19c>
		for (j = 7; j > -1; j--) {
 80019c8:	f04f 0307 	mov.w	r3, #7
 80019cc:	603b      	str	r3, [r7, #0]
 80019ce:	e034      	b.n	8001a3a <configure_R+0x18e>
			if ((configuration[i] & (1 << j)) > 0)
 80019d0:	f240 0384 	movw	r3, #132	; 0x84
 80019d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	189b      	adds	r3, r3, r2
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	461a      	mov	r2, r3
 80019e0:	f04f 0101 	mov.w	r1, #1
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ea:	4013      	ands	r3, r2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	dd0f      	ble.n	8001a10 <configure_R+0x164>
				IO004_SetPin(DATA);
 80019f0:	f246 537c 	movw	r3, #25980	; 0x657c
 80019f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019f8:	685a      	ldr	r2, [r3, #4]
 80019fa:	f246 537c 	movw	r3, #25980	; 0x657c
 80019fe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a02:	785b      	ldrb	r3, [r3, #1]
 8001a04:	f04f 0101 	mov.w	r1, #1
 8001a08:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0c:	6053      	str	r3, [r2, #4]
 8001a0e:	e00e      	b.n	8001a2e <configure_R+0x182>
			else
				IO004_ResetPin(DATA);
 8001a10:	f246 537c 	movw	r3, #25980	; 0x657c
 8001a14:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	f246 537c 	movw	r3, #25980	; 0x657c
 8001a1e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a22:	785b      	ldrb	r3, [r3, #1]
 8001a24:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001a28:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2c:	6053      	str	r3, [r2, #4]
			;
			pulse_R();
 8001a2e:	f7ff ff13 	bl	8001858 <pulse_R>

	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--) {
		for (j = 7; j > -1; j--) {
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a38:	603b      	str	r3, [r7, #0]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	dac7      	bge.n	80019d0 <configure_R+0x124>
	configuration[14] = 0b00000000;

	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--) {
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a46:	607b      	str	r3, [r7, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	dabc      	bge.n	80019c8 <configure_R+0x11c>
				IO004_ResetPin(DATA);
			;
			pulse_R();
		}
	}
	IO004_DisableOutputDriver(&DATA, IO004_CONT_POLLING);
 8001a4e:	f246 507c 	movw	r0, #25980	; 0x657c
 8001a52:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001a56:	f04f 0103 	mov.w	r1, #3
 8001a5a:	f003 f817 	bl	8004a8c <IO004_DisableOutputDriver>
	IO004_ResetPin(CS);
 8001a5e:	f246 536c 	movw	r3, #25964	; 0x656c
 8001a62:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a66:	685a      	ldr	r2, [r3, #4]
 8001a68:	f246 536c 	movw	r3, #25964	; 0x656c
 8001a6c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a70:	785b      	ldrb	r3, [r3, #1]
 8001a72:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001a76:	fa01 f303 	lsl.w	r3, r1, r3
 8001a7a:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CE);
 8001a7c:	f246 538c 	movw	r3, #25996	; 0x658c
 8001a80:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	f246 538c 	movw	r3, #25996	; 0x658c
 8001a8a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a8e:	785b      	ldrb	r3, [r3, #1]
 8001a90:	f04f 0101 	mov.w	r1, #1
 8001a94:	fa01 f303 	lsl.w	r3, r1, r3
 8001a98:	6053      	str	r3, [r2, #4]
	delay(50000);
 8001a9a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a9e:	f000 f8b1 	bl	8001c04 <delay>
}
 8001aa2:	f107 0708 	add.w	r7, r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop

08001aac <Software_Timers_Init>:

/***************************************************/
/****************FUNCOES TEMPORAIS******************/
/***************************************************/

void Software_Timers_Init() {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
	handle_t TaskTimerId;

	TaskTimerId = SYSTM002_CreateTimer(SYSTM002_SYSTICK_INTERVAL,
 8001ab2:	f04f 0064 	mov.w	r0, #100	; 0x64
 8001ab6:	f04f 0101 	mov.w	r1, #1
 8001aba:	f641 3255 	movw	r2, #6997	; 0x1b55
 8001abe:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001ac2:	f04f 0300 	mov.w	r3, #0
 8001ac6:	f000 fcf9 	bl	80024bc <SYSTM002_CreateTimer>
 8001aca:	6078      	str	r0, [r7, #4]
			SYSTM002_PERIODIC, &Tick_Handler, NULL);
	if (TaskTimerId != 0) {
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d002      	beq.n	8001ad8 <Software_Timers_Init+0x2c>
//Timer created successfully so start it
		SYSTM002_StartTimer(TaskTimerId);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 fdd0 	bl	8002678 <SYSTM002_StartTimer>
	}
}
 8001ad8:	f107 0708 	add.w	r7, r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <delayus>:

void delayus(uint32_t delay_us) {
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
	uint32_t currenttick = ticks;
 8001ae8:	f240 032c 	movw	r3, #44	; 0x2c
 8001aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	60fb      	str	r3, [r7, #12]
	while (ticks - currenttick < (delay_us / SYSTM002_SYSTICK_INTERVAL))
 8001af4:	bf00      	nop
 8001af6:	f240 032c 	movw	r3, #44	; 0x2c
 8001afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	1ad2      	subs	r2, r2, r3
 8001b04:	6879      	ldr	r1, [r7, #4]
 8001b06:	f248 531f 	movw	r3, #34079	; 0x851f
 8001b0a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8001b0e:	fba3 0301 	umull	r0, r3, r3, r1
 8001b12:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d3ed      	bcc.n	8001af6 <delayus+0x16>
		;
	ticks = 0;
 8001b1a:	f240 032c 	movw	r3, #44	; 0x2c
 8001b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b22:	f04f 0200 	mov.w	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
}
 8001b28:	f107 0714 	add.w	r7, r7, #20
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop

08001b34 <delayms>:

void delayms(uint32_t delay_ms) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
	delayus(1000 * delay_ms);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b42:	fb02 f303 	mul.w	r3, r2, r3
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff ffca 	bl	8001ae0 <delayus>
}
 8001b4c:	f107 0708 	add.w	r7, r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <Tick_Handler>:

void Tick_Handler(void) {
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
	//ticks++;
	status_ticks++;
 8001b58:	f240 0330 	movw	r3, #48	; 0x30
 8001b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f103 0201 	add.w	r2, r3, #1
 8001b66:	f240 0330 	movw	r3, #48	; 0x30
 8001b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b6e:	601a      	str	r2, [r3, #0]
	error_ticks++;
 8001b70:	f240 0338 	movw	r3, #56	; 0x38
 8001b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f103 0201 	add.w	r2, r3, #1
 8001b7e:	f240 0338 	movw	r3, #56	; 0x38
 8001b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b86:	601a      	str	r2, [r3, #0]
//		trata_erro();
//	if (error_ticks >= 100) {
//		error_ticks = 0;
//		error();
//	}
}
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop

08001b90 <trata_erro>:

void trata_erro(void){
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0

	if(error_left){
 8001b94:	f240 0348 	movw	r3, #72	; 0x48
 8001b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d016      	beq.n	8001bd0 <trata_erro+0x40>
		error_left = 0;
 8001ba2:	f240 0348 	movw	r3, #72	; 0x48
 8001ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001baa:	f04f 0200 	mov.w	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]
		IO004_SetPin(Enable_LEFT);
 8001bb0:	f246 53bc 	movw	r3, #26044	; 0x65bc
 8001bb4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001bb8:	685a      	ldr	r2, [r3, #4]
 8001bba:	f246 53bc 	movw	r3, #26044	; 0x65bc
 8001bbe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001bc2:	785b      	ldrb	r3, [r3, #1]
 8001bc4:	f04f 0101 	mov.w	r1, #1
 8001bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bcc:	6053      	str	r3, [r2, #4]
 8001bce:	e015      	b.n	8001bfc <trata_erro+0x6c>
	}else{
		error_right = 0;
 8001bd0:	f240 0349 	movw	r3, #73	; 0x49
 8001bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	701a      	strb	r2, [r3, #0]
		IO004_SetPin(Enable_RIGHT);
 8001bde:	f246 5364 	movw	r3, #25956	; 0x6564
 8001be2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001be6:	685a      	ldr	r2, [r3, #4]
 8001be8:	f246 5364 	movw	r3, #25956	; 0x6564
 8001bec:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001bf0:	785b      	ldrb	r3, [r3, #1]
 8001bf2:	f04f 0101 	mov.w	r1, #1
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	6053      	str	r3, [r2, #4]
	}
}
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bc80      	pop	{r7}
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop

08001c04 <delay>:

void delay(long unsigned int i) {
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
	while (i--) {
 8001c0c:	e000      	b.n	8001c10 <delay+0xc>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001c0e:	bf00      	nop
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	bf0c      	ite	eq
 8001c16:	2300      	moveq	r3, #0
 8001c18:	2301      	movne	r3, #1
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	f102 32ff 	add.w	r2, r2, #4294967295
 8001c22:	607a      	str	r2, [r7, #4]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1f2      	bne.n	8001c0e <delay+0xa>

		__NOP();
	}
}
 8001c28:	f107 070c 	add.w	r7, r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bc80      	pop	{r7}
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop

08001c34 <floor>:

int floor(float value) {
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
	int a = value;
 8001c3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c44:	edc7 7a03 	vstr	s15, [r7, #12]
	return a;
 8001c48:	68fb      	ldr	r3, [r7, #12]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f107 0714 	add.w	r7, r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bc80      	pop	{r7}
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop

08001c58 <error>:

void error(void) {
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0

	if (!IO004_ReadPin(ERR_Input_LEFT)) {
 8001c5c:	f246 5394 	movw	r3, #26004	; 0x6594
 8001c60:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c68:	f246 5394 	movw	r3, #26004	; 0x6594
 8001c6c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c70:	785b      	ldrb	r3, [r3, #1]
 8001c72:	fa22 f303 	lsr.w	r3, r2, r3
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d115      	bne.n	8001caa <error+0x52>
		IO004_ResetPin(Enable_LEFT);
 8001c7e:	f246 53bc 	movw	r3, #26044	; 0x65bc
 8001c82:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c86:	685a      	ldr	r2, [r3, #4]
 8001c88:	f246 53bc 	movw	r3, #26044	; 0x65bc
 8001c8c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c90:	785b      	ldrb	r3, [r3, #1]
 8001c92:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001c96:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9a:	6053      	str	r3, [r2, #4]
		error_left = 1;
 8001c9c:	f240 0348 	movw	r3, #72	; 0x48
 8001ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ca4:	f04f 0201 	mov.w	r2, #1
 8001ca8:	701a      	strb	r2, [r3, #0]
	}

	if (!IO004_ReadPin(ERR_Input_RIGHT)) {
 8001caa:	f246 53a4 	movw	r3, #26020	; 0x65a4
 8001cae:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cb6:	f246 53a4 	movw	r3, #26020	; 0x65a4
 8001cba:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cbe:	785b      	ldrb	r3, [r3, #1]
 8001cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d115      	bne.n	8001cf8 <error+0xa0>
		IO004_ResetPin(Enable_RIGHT);
 8001ccc:	f246 5364 	movw	r3, #25956	; 0x6564
 8001cd0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cd4:	685a      	ldr	r2, [r3, #4]
 8001cd6:	f246 5364 	movw	r3, #25956	; 0x6564
 8001cda:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cde:	785b      	ldrb	r3, [r3, #1]
 8001ce0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce8:	6053      	str	r3, [r2, #4]
		error_right = 1;
 8001cea:	f240 0349 	movw	r3, #73	; 0x49
 8001cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cf2:	f04f 0201 	mov.w	r2, #1
 8001cf6:	701a      	strb	r2, [r3, #0]
	}

}
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop

08001d00 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	f107 0714 	add.w	r7, r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr

08001d1c <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8001d28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f107 0714 	add.w	r7, r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr

08001d38 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8001d44:	f04f 0300 	mov.w	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f107 0714 	add.w	r7, r7, #20
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr

08001d54 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
 return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	f107 0714 	add.w	r7, r7, #20
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr

08001d70 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
 return -1;
 8001d74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr

08001d80 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d002      	beq.n	8001d96 <_fstat+0x16>
  return -1;
 8001d90:	f04f 33ff 	mov.w	r3, #4294967295
 8001d94:	e001      	b.n	8001d9a <_fstat+0x1a>
 else
  return -2;
 8001d96:	f06f 0301 	mvn.w	r3, #1
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f107 070c 	add.w	r7, r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop

08001da8 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
 if (old == new)
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d102      	bne.n	8001dc0 <_link+0x18>
  return -1;
 8001dba:	f04f 33ff 	mov.w	r3, #4294967295
 8001dbe:	e001      	b.n	8001dc4 <_link+0x1c>
 else
  return -2;
 8001dc0:	f06f 0301 	mvn.w	r3, #1
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f107 070c 	add.w	r7, r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 return -1;
 8001dd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f107 070c 	add.w	r7, r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr

08001de8 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b087      	sub	sp, #28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8001df0:	f64f 3364 	movw	r3, #64356	; 0xfb64
 8001df4:	f2c0 0300 	movt	r3, #0
 8001df8:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8001dfa:	f240 0350 	movw	r3, #80	; 0x50
 8001dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d114      	bne.n	8001e32 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8001e08:	f240 0350 	movw	r3, #80	; 0x50
 8001e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e10:	f240 429c 	movw	r2, #1180	; 0x49c
 8001e14:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001e18:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8001e1a:	f240 0350 	movw	r3, #80	; 0x50
 8001e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	18d2      	adds	r2, r2, r3
 8001e28:	f240 0354 	movw	r3, #84	; 0x54
 8001e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e30:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8001e32:	f240 0350 	movw	r3, #80	; 0x50
 8001e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8001e3e:	f240 0350 	movw	r3, #80	; 0x50
 8001e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	18d3      	adds	r3, r2, r3
 8001e4e:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8001e52:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8001e56:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8001e58:	f240 0354 	movw	r3, #84	; 0x54
 8001e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68fa      	ldr	r2, [r7, #12]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d302      	bcc.n	8001e6e <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	e006      	b.n	8001e7c <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8001e6e:	f240 0350 	movw	r3, #80	; 0x50
 8001e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8001e7a:	693b      	ldr	r3, [r7, #16]
 }
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f107 071c 	add.w	r7, r7, #28
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr

08001e88 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 return -1;
 8001e90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	f107 070c 	add.w	r7, r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr

08001ea0 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 return -1;
 8001ea8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	f107 070c 	add.w	r7, r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr

08001eb8 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8001ec2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f107 070c 	add.w	r7, r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bc80      	pop	{r7}
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop

08001ed4 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
 return -1;
 8001ed8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr

08001ee4 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
 return -1;
 8001ee8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8001efc:	e7fe      	b.n	8001efc <_exit+0x8>
 8001efe:	bf00      	nop

08001f00 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bc80      	pop	{r7}
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop

08001f0c <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f107 070c 	add.w	r7, r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr

08001f24 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8001f28:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001f2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f36:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bc80      	pop	{r7}
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop

08001f44 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	6039      	str	r1, [r7, #0]
 8001f4e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	da10      	bge.n	8001f7a <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001f58:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001f5c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001f60:	79fa      	ldrb	r2, [r7, #7]
 8001f62:	f002 020f 	and.w	r2, r2, #15
 8001f66:	f1a2 0104 	sub.w	r1, r2, #4
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	185b      	adds	r3, r3, r1
 8001f76:	761a      	strb	r2, [r3, #24]
 8001f78:	e00d      	b.n	8001f96 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001f7a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8001f7e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001f82:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8001f86:	683a      	ldr	r2, [r7, #0]
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001f8e:	b2d2      	uxtb	r2, r2
 8001f90:	185b      	adds	r3, r3, r1
 8001f92:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f96:	f107 070c 	add.w	r7, r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b089      	sub	sp, #36	; 0x24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f1c3 0307 	rsb	r3, r3, #7
 8001fba:	2b06      	cmp	r3, #6
 8001fbc:	bf28      	it	cs
 8001fbe:	2306      	movcs	r3, #6
 8001fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	f103 0306 	add.w	r3, r3, #6
 8001fc8:	2b06      	cmp	r3, #6
 8001fca:	d903      	bls.n	8001fd4 <NVIC_EncodePriority+0x34>
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	f103 33ff 	add.w	r3, r3, #4294967295
 8001fd2:	e001      	b.n	8001fd8 <NVIC_EncodePriority+0x38>
 8001fd4:	f04f 0300 	mov.w	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	f04f 0201 	mov.w	r2, #1
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	f103 33ff 	add.w	r3, r3, #4294967295
 8001fe8:	461a      	mov	r2, r3
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	401a      	ands	r2, r3
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	f04f 0101 	mov.w	r1, #1
 8001ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffe:	f103 33ff 	add.w	r3, r3, #4294967295
 8002002:	4619      	mov	r1, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8002008:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 800200a:	4618      	mov	r0, r3
 800200c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop

08002018 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f103 32ff 	add.w	r2, r3, #4294967295
 8002026:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800202a:	429a      	cmp	r2, r3
 800202c:	d902      	bls.n	8002034 <SysTick_Config+0x1c>
 800202e:	f04f 0301 	mov.w	r3, #1
 8002032:	e01d      	b.n	8002070 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002034:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002038:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	f102 32ff 	add.w	r2, r2, #4294967295
 8002042:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8002044:	f04f 30ff 	mov.w	r0, #4294967295
 8002048:	f04f 013f 	mov.w	r1, #63	; 0x3f
 800204c:	f7ff ff7a 	bl	8001f44 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002050:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002054:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002058:	f04f 0200 	mov.w	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800205e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002062:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002066:	f04f 0207 	mov.w	r2, #7
 800206a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800206c:	f04f 0300 	mov.w	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	f107 0708 	add.w	r7, r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop

0800207c <SYSTM002_lInsertTimerList>:
/*
 * This function is called to insert a timer into the timer list.
 */
 
static void  SYSTM002_lInsertTimerList (uint32_t Index)
{
 800207c:	b480      	push	{r7}
 800207e:	b087      	sub	sp, #28
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  SYSTM002_TimerObject* TmrObjPtr;
  volatile int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 8002084:	f240 039c 	movw	r3, #156	; 0x9c
 8002088:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002092:	189b      	adds	r3, r3, r2
 8002094:	f103 0308 	add.w	r3, r3, #8
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	613b      	str	r3, [r7, #16]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM002_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(NULL == TimerList)
 800209c:	f240 0358 	movw	r3, #88	; 0x58
 80020a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d10d      	bne.n	80020c6 <SYSTM002_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80020b0:	f240 039c 	movw	r3, #156	; 0x9c
 80020b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b8:	18d2      	adds	r2, r2, r3
 80020ba:	f240 0358 	movw	r3, #88	; 0x58
 80020be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	e0df      	b.n	8002286 <SYSTM002_lInsertTimerList+0x20a>
  }
  /* If not, find the correct place, and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 80020c6:	f240 0358 	movw	r3, #88	; 0x58
 80020ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	60fb      	str	r3, [r7, #12]
    /* Find correct place for inserting the timer */
    while(NULL != TmrObjPtr)
 80020d6:	e0d2      	b.n	800227e <SYSTM002_lInsertTimerList+0x202>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	60fb      	str	r3, [r7, #12]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f280 809c 	bge.w	8002222 <SYSTM002_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(NULL != TmrObjPtr->TimerPrev)
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d02e      	beq.n	8002150 <SYSTM002_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	69da      	ldr	r2, [r3, #28]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	ea4f 1143 	mov.w	r1, r3, lsl #5
 80020fc:	f240 039c 	movw	r3, #156	; 0x9c
 8002100:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002104:	18cb      	adds	r3, r1, r3
 8002106:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	69da      	ldr	r2, [r3, #28]
 800210c:	f240 039c 	movw	r3, #156	; 0x9c
 8002110:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002114:	6879      	ldr	r1, [r7, #4]
 8002116:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800211a:	185b      	adds	r3, r3, r1
 800211c:	f103 031c 	add.w	r3, r3, #28
 8002120:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 8002122:	f240 039c 	movw	r3, #156	; 0x9c
 8002126:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002130:	189b      	adds	r3, r3, r2
 8002132:	f103 0318 	add.w	r3, r3, #24
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8002140:	f240 039c 	movw	r3, #156	; 0x9c
 8002144:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002148:	18d2      	adds	r2, r2, r3
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	61da      	str	r2, [r3, #28]
 800214e:	e02a      	b.n	80021a6 <SYSTM002_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 8002150:	f240 0358 	movw	r3, #88	; 0x58
 8002154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	f240 039c 	movw	r3, #156	; 0x9c
 800215e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002162:	6879      	ldr	r1, [r7, #4]
 8002164:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8002168:	185b      	adds	r3, r3, r1
 800216a:	f103 0318 	add.w	r3, r3, #24
 800216e:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8002170:	f240 0358 	movw	r3, #88	; 0x58
 8002174:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8002180:	f240 039c 	movw	r3, #156	; 0x9c
 8002184:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002188:	18cb      	adds	r3, r1, r3
 800218a:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8002192:	f240 039c 	movw	r3, #156	; 0x9c
 8002196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800219a:	18d2      	adds	r2, r2, r3
 800219c:	f240 0358 	movw	r3, #88	; 0x58
 80021a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021a4:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 80021a6:	f240 039c 	movw	r3, #156	; 0x9c
 80021aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80021b4:	189b      	adds	r3, r3, r2
 80021b6:	f103 0318 	add.w	r3, r3, #24
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 80021c2:	f240 039c 	movw	r3, #156	; 0x9c
 80021c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80021d0:	185b      	adds	r3, r3, r1
 80021d2:	f103 0308 	add.w	r3, r3, #8
 80021d6:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 80021d8:	f240 039c 	movw	r3, #156	; 0x9c
 80021dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80021e6:	189b      	adds	r3, r3, r2
 80021e8:	f103 0318 	add.w	r3, r3, #24
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	f240 039c 	movw	r3, #156	; 0x9c
 80021f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f6:	6879      	ldr	r1, [r7, #4]
 80021f8:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80021fc:	185b      	adds	r3, r3, r1
 80021fe:	f103 0318 	add.w	r3, r3, #24
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6899      	ldr	r1, [r3, #8]
 8002206:	f240 039c 	movw	r3, #156	; 0x9c
 800220a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	ea4f 1040 	mov.w	r0, r0, lsl #5
 8002214:	181b      	adds	r3, r3, r0
 8002216:	f103 0308 	add.w	r3, r3, #8
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	1acb      	subs	r3, r1, r3
 800221e:	6093      	str	r3, [r2, #8]
        break;
 8002220:	e031      	b.n	8002286 <SYSTM002_lInsertTimerList+0x20a>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (NULL == TmrObjPtr->TimerNext))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2b00      	cmp	r3, #0
 8002226:	db27      	blt.n	8002278 <SYSTM002_lInsertTimerList+0x1fc>
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d123      	bne.n	8002278 <SYSTM002_lInsertTimerList+0x1fc>
        {
          /* Yes, insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 8002230:	f240 039c 	movw	r3, #156	; 0x9c
 8002234:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800223e:	189b      	adds	r3, r3, r2
 8002240:	f103 031c 	add.w	r3, r3, #28
 8002244:	697a      	ldr	r2, [r7, #20]
 8002246:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800224e:	f240 039c 	movw	r3, #156	; 0x9c
 8002252:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002256:	18d2      	adds	r2, r2, r3
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	461a      	mov	r2, r3
 8002260:	f240 039c 	movw	r3, #156	; 0x9c
 8002264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800226e:	185b      	adds	r3, r3, r1
 8002270:	f103 0308 	add.w	r3, r3, #8
 8002274:	601a      	str	r2, [r3, #0]
          break; /* misra's */
 8002276:	e006      	b.n	8002286 <SYSTM002_lInsertTimerList+0x20a>
       	{
       	    /* for misra */
       	}
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(NULL != TmrObjPtr)
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	2b00      	cmp	r3, #0
 8002282:	f47f af29 	bne.w	80020d8 <SYSTM002_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8002286:	f107 071c 	add.w	r7, r7, #28
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr

08002290 <SYSTM002_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM002_lRemoveTimerList(uint32_t Index)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  SYSTM002_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800229e:	f240 039c 	movw	r3, #156	; 0x9c
 80022a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022a6:	18d3      	adds	r3, r2, r3
 80022a8:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM002_PRIV _API_2>>> */
  if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d10b      	bne.n	80022ca <SYSTM002_lRemoveTimerList+0x3a>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	699b      	ldr	r3, [r3, #24]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d107      	bne.n	80022ca <SYSTM002_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 80022ba:	f240 0358 	movw	r3, #88	; 0x58
 80022be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022c2:	f04f 0200 	mov.w	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	e049      	b.n	800235e <SYSTM002_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(NULL == TmrObjPtr->TimerPrev)     
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d11c      	bne.n	800230c <SYSTM002_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list, and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	699a      	ldr	r2, [r3, #24]
 80022d6:	f240 0358 	movw	r3, #88	; 0x58
 80022da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022de:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 80022e0:	f240 0358 	movw	r3, #88	; 0x58
 80022e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f04f 0200 	mov.w	r2, #0
 80022ee:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	68fa      	ldr	r2, [r7, #12]
 80022f6:	6992      	ldr	r2, [r2, #24]
 80022f8:	6891      	ldr	r1, [r2, #8]
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	6892      	ldr	r2, [r2, #8]
 80022fe:	188a      	adds	r2, r1, r2
 8002300:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f04f 0200 	mov.w	r2, #0
 8002308:	619a      	str	r2, [r3, #24]
 800230a:	e028      	b.n	800235e <SYSTM002_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list */
  else if(NULL == TmrObjPtr->TimerNext)      
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d109      	bne.n	8002328 <SYSTM002_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	f04f 0200 	mov.w	r2, #0
 800231c:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f04f 0200 	mov.w	r2, #0
 8002324:	61da      	str	r2, [r3, #28]
 8002326:	e01a      	b.n	800235e <SYSTM002_lRemoveTimerList+0xce>
  }
  else                       
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	69db      	ldr	r3, [r3, #28]
 800232c:	68fa      	ldr	r2, [r7, #12]
 800232e:	6992      	ldr	r2, [r2, #24]
 8002330:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	69d2      	ldr	r2, [r2, #28]
 800233a:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	68fa      	ldr	r2, [r7, #12]
 8002342:	6992      	ldr	r2, [r2, #24]
 8002344:	6891      	ldr	r1, [r2, #8]
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	6892      	ldr	r2, [r2, #8]
 800234a:	188a      	adds	r2, r1, r2
 800234c:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f04f 0200 	mov.w	r2, #0
 8002354:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f04f 0200 	mov.w	r2, #0
 800235c:	61da      	str	r2, [r3, #28]
  }
}
 800235e:	f107 0714 	add.w	r7, r7, #20
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr

08002368 <SYSTM002_lTimerHandler>:

/*
 * Handler function called from Systick event handler. 
 */
static void  SYSTM002_lTimerHandler (void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
  SYSTM002_TimerObject* TmrObjPtr;
   /* Get first item of timer list */
  TmrObjPtr = TimerList;         
 800236e:	f240 0358 	movw	r3, #88	; 0x58
 8002372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM002_PRIV _API_3>>> */  
  while((NULL != TmrObjPtr) && (0UL == TmrObjPtr->TimerCount ))
 800237a:	e031      	b.n	80023e0 <SYSTM002_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(SYSTM002_ONE_SHOT == TmrObjPtr->TimerType)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	791b      	ldrb	r3, [r3, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10f      	bne.n	80023a4 <SYSTM002_lTimerHandler+0x3c>
    {
      /* Yes, remove this timer from timer list */
      SYSTM002_lRemoveTimerList(TmrObjPtr->TimerID);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff ff81 	bl	8002290 <SYSTM002_lRemoveTimerList>
      /* Set timer status as SYSTM002_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM002_STATE_STOPPED;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f04f 0201 	mov.w	r2, #1
 8002394:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	6952      	ldr	r2, [r2, #20]
 800239e:	4610      	mov	r0, r2
 80023a0:	4798      	blx	r3
 80023a2:	e017      	b.n	80023d4 <SYSTM002_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM002_PERIODIC */
    else if(SYSTM002_PERIODIC == TmrObjPtr->TimerType)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	791b      	ldrb	r3, [r3, #4]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d121      	bne.n	80023f0 <SYSTM002_lTimerHandler+0x88>
    {
      /* Yes, remove this timer from timer list */
      SYSTM002_lRemoveTimerList(TmrObjPtr->TimerID);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff ff6d 	bl	8002290 <SYSTM002_lRemoveTimerList>
      /* Reset timer tick */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM002_lInsertTimerList(TmrObjPtr->TimerID);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff fe5a 	bl	800207c <SYSTM002_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	6952      	ldr	r2, [r2, #20]
 80023d0:	4610      	mov	r0, r2
 80023d2:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 80023d4:	f240 0358 	movw	r3, #88	; 0x58
 80023d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	607b      	str	r3, [r7, #4]
{
  SYSTM002_TimerObject* TmrObjPtr;
   /* Get first item of timer list */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM002_PRIV _API_3>>> */  
  while((NULL != TmrObjPtr) && (0UL == TmrObjPtr->TimerCount ))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d005      	beq.n	80023f2 <SYSTM002_lTimerHandler+0x8a>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0c6      	beq.n	800237c <SYSTM002_lTimerHandler+0x14>
 80023ee:	e000      	b.n	80023f2 <SYSTM002_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 80023f0:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 80023f2:	f107 0708 	add.w	r7, r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop

080023fc <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
  SYSTM002_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 8002402:	f240 0358 	movw	r3, #88	; 0x58
 8002406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM002_PRIV _API_4>>> */
  SysTickCount++;
 800240e:	f240 0360 	movw	r3, #96	; 0x60
 8002412:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f103 0201 	add.w	r2, r3, #1
 800241c:	f240 0360 	movw	r3, #96	; 0x60
 8002420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002424:	601a      	str	r2, [r3, #0]

  if(NULL == TmrObjPtr)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d010      	beq.n	800244e <SysTick_Handler+0x52>
    /* Not supposed to be here */
    ;
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d906      	bls.n	8002442 <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f103 32ff 	add.w	r2, r3, #4294967295
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	e005      	b.n	800244e <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0UL;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f04f 0200 	mov.w	r2, #0
 8002448:	609a      	str	r2, [r3, #8]
      SYSTM002_lTimerHandler();
 800244a:	f7ff ff8d 	bl	8002368 <SYSTM002_lTimerHandler>
    }
  }
}
 800244e:	f107 0708 	add.w	r7, r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop

08002458 <SYSTM002_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM002_Init( void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
  volatile uint32_t Timer_Status = SYSTM002_TIMER_CONFIGURATION_SUCCESS;
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM002 _API_1>>> */
  /** Initialize the header of the list */
  TimerList = NULL;
 8002464:	f240 0358 	movw	r3, #88	; 0x58
 8002468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800246c:	f04f 0200 	mov.w	r2, #0
 8002470:	601a      	str	r2, [r3, #0]
  /**   Initialize timer tracker  */
  Timer_Status = SysTick_Config((uint32_t)(SYSTM002_SysTickMicroSec( \
 8002472:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002476:	f7ff fdcf 	bl	8002018 <SysTick_Config>
 800247a:	4603      	mov	r3, r0
 800247c:	607b      	str	r3, [r7, #4]
                                                  SYSTM002_SYSTICK_INTERVAL))); 
                                                
  if(SYSTM002_TIMER_CONFIGURATION_FAILURE == Timer_Status)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d016      	beq.n	80024b2 <SYSTM002_Init+0x5a>
  else
  {
 /**  setting of Priority and subpriority value for XMC4000 devices */
#if ((__TARGET_DEVICE__ == XMC44) || (__TARGET_DEVICE__ == XMC42) || \
                (__TARGET_DEVICE__ == XMC41) || (__TARGET_DEVICE__ == XMC45))
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority( \
 8002484:	f7ff fd4e 	bl	8001f24 <NVIC_GetPriorityGrouping>
 8002488:	4603      	mov	r3, r0
 800248a:	4618      	mov	r0, r3
 800248c:	f04f 010a 	mov.w	r1, #10
 8002490:	f04f 0200 	mov.w	r2, #0
 8002494:	f7ff fd84 	bl	8001fa0 <NVIC_EncodePriority>
 8002498:	4603      	mov	r3, r0
 800249a:	f04f 30ff 	mov.w	r0, #4294967295
 800249e:	4619      	mov	r1, r3
 80024a0:	f7ff fd50 	bl	8001f44 <NVIC_SetPriority>
    /**  setting of Priority value for XMC1000 devices */
#elif ((__TARGET_DEVICE__ == XMC11) || (__TARGET_DEVICE__ == XMC12) \
                                         || (__TARGET_DEVICE__ == XMC13)) 
  NVIC_SetPriority(SysTick_IRQn, SYSTM002_PRIORITY);
#endif      
    TimerTracker = 0UL;
 80024a4:	f240 035c 	movw	r3, #92	; 0x5c
 80024a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ac:	f04f 0200 	mov.w	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
  }
  
}
 80024b2:	f107 0708 	add.w	r7, r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop

080024bc <SYSTM002_CreateTimer>:
  uint32_t Period,
  SYSTM002_TimerType TimerType, 
  SYSTM002_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 80024bc:	b480      	push	{r7}
 80024be:	b089      	sub	sp, #36	; 0x24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	603b      	str	r3, [r7, #0]
 80024c8:	460b      	mov	r3, r1
 80024ca:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 80024cc:	f04f 0300 	mov.w	r3, #0
 80024d0:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 80024d2:	f04f 0300 	mov.w	r3, #0
 80024d6:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;
 80024d8:	f04f 0300 	mov.w	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]
  uint32_t PeriodRatio = 0U;
 80024de:	f04f 0300 	mov.w	r3, #0
 80024e2:	613b      	str	r3, [r7, #16]

  /* Check for input parameter */
    if((SYSTM002_ONE_SHOT != TimerType) && (SYSTM002_PERIODIC != TimerType))
 80024e4:	7afb      	ldrb	r3, [r7, #11]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d005      	beq.n	80024f6 <SYSTM002_CreateTimer+0x3a>
 80024ea:	7afb      	ldrb	r3, [r7, #11]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d002      	beq.n	80024f6 <SYSTM002_CreateTimer+0x3a>
    {
      Error = SYSTM002_TIMER_CREATION_FAILURE;
 80024f0:	f04f 0301 	mov.w	r3, #1
 80024f4:	617b      	str	r3, [r7, #20]
    else
    {
      /* for misra */
    }
    
    if(Period < (uint32_t)SYSTM002_SYSTICK_INTERVAL)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2b63      	cmp	r3, #99	; 0x63
 80024fa:	d802      	bhi.n	8002502 <SYSTM002_CreateTimer+0x46>
    {
      Error = SYSTM002_TIMER_CREATION_FAILURE;
 80024fc:	f04f 0301 	mov.w	r3, #1
 8002500:	617b      	str	r3, [r7, #20]
    else
    {
      /* for misra */
    }
    
    if(0UL == Period)          /* Timer with '0' time is not allowed. */
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d102      	bne.n	800250e <SYSTM002_CreateTimer+0x52>
    {
      Error = SYSTM002_TIMER_CREATION_FAILURE;
 8002508:	f04f 0301 	mov.w	r3, #1
 800250c:	617b      	str	r3, [r7, #20]
    else
    {
      /* for misra */
    }
    
    if(NULL == TimerCallBack)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d102      	bne.n	800251a <SYSTM002_CreateTimer+0x5e>
    {
      Error = SYSTM002_TIMER_CREATION_FAILURE;
 8002514:	f04f 0301 	mov.w	r3, #1
 8002518:	617b      	str	r3, [r7, #20]
    else
    {
      /* for misra */
    }
    
    if (!Error)	
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	2b00      	cmp	r3, #0
 800251e:	f040 80a3 	bne.w	8002668 <SYSTM002_CreateTimer+0x1ac>
    {
       for(Count = 0UL; Count < SYSTM002_CFG_MAX_TMR; Count++)
 8002522:	f04f 0300 	mov.w	r3, #0
 8002526:	61bb      	str	r3, [r7, #24]
 8002528:	e09a      	b.n	8002660 <SYSTM002_CreateTimer+0x1a4>
       {
           /* Check for free timer ID */
           if(0UL == (TimerTracker & (SYSTM002_BIT_SET << Count)))
 800252a:	f240 035c 	movw	r3, #92	; 0x5c
 800252e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	fa22 f303 	lsr.w	r3, r2, r3
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b00      	cmp	r3, #0
 8002540:	f040 808a 	bne.w	8002658 <SYSTM002_CreateTimer+0x19c>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= (SYSTM002_BIT_SET << Count);
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	f04f 0201 	mov.w	r2, #1
 800254a:	fa02 f203 	lsl.w	r2, r2, r3
 800254e:	f240 035c 	movw	r3, #92	; 0x5c
 8002552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	431a      	orrs	r2, r3
 800255a:	f240 035c 	movw	r3, #92	; 0x5c
 800255e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002562:	601a      	str	r2, [r3, #0]
               /* Initialize the timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 8002564:	f240 039c 	movw	r3, #156	; 0x9c
 8002568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002572:	189b      	adds	r3, r3, r2
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8002578:	f240 039c 	movw	r3, #156	; 0x9c
 800257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002586:	189b      	adds	r3, r3, r2
 8002588:	7afa      	ldrb	r2, [r7, #11]
 800258a:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM002_STATE_STOPPED;
 800258c:	f240 039c 	movw	r3, #156	; 0x9c
 8002590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800259a:	189b      	adds	r3, r3, r2
 800259c:	f04f 0201 	mov.w	r2, #1
 80025a0:	715a      	strb	r2, [r3, #5]
               PeriodRatio = SYSTM002_PeriodRatioSysClockInterval(Period);
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	f248 531f 	movw	r3, #34079	; 0x851f
 80025a8:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80025ac:	fba3 1302 	umull	r1, r3, r3, r2
 80025b0:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80025b4:	613b      	str	r3, [r7, #16]
			   
               TimerTbl[Count].TimerCount  = \
                               (PeriodRatio + HW_TIMER_ADDITIONAL_CNT);
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	f103 0201 	add.w	r2, r3, #1
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM002_STATE_STOPPED;
               PeriodRatio = SYSTM002_PeriodRatioSysClockInterval(Period);
			   
               TimerTbl[Count].TimerCount  = \
 80025bc:	f240 039c 	movw	r3, #156	; 0x9c
 80025c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c4:	69b9      	ldr	r1, [r7, #24]
 80025c6:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80025ca:	185b      	adds	r3, r3, r1
 80025cc:	f103 0308 	add.w	r3, r3, #8
 80025d0:	601a      	str	r2, [r3, #0]
                               (PeriodRatio + HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload  = PeriodRatio;
 80025d2:	f240 039c 	movw	r3, #156	; 0x9c
 80025d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80025e0:	189b      	adds	r3, r3, r2
 80025e2:	f103 030c 	add.w	r3, r3, #12
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	601a      	str	r2, [r3, #0]
			   
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 80025ea:	f240 039c 	movw	r3, #156	; 0x9c
 80025ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80025f8:	189b      	adds	r3, r3, r2
 80025fa:	f103 0310 	add.w	r3, r3, #16
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 8002602:	f240 039c 	movw	r3, #156	; 0x9c
 8002606:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002610:	189b      	adds	r3, r3, r2
 8002612:	f103 0314 	add.w	r3, r3, #20
 8002616:	683a      	ldr	r2, [r7, #0]
 8002618:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 800261a:	f240 039c 	movw	r3, #156	; 0x9c
 800261e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002628:	189b      	adds	r3, r3, r2
 800262a:	f103 031c 	add.w	r3, r3, #28
 800262e:	f04f 0200 	mov.w	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8002634:	f240 039c 	movw	r3, #156	; 0x9c
 8002638:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002642:	189b      	adds	r3, r3, r2
 8002644:	f103 0318 	add.w	r3, r3, #24
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
               TimerID = Count + SYSTM002_INCREMENT_COUNT;
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	f103 0301 	add.w	r3, r3, #1
 8002654:	61fb      	str	r3, [r7, #28]
               break;
 8002656:	e007      	b.n	8002668 <SYSTM002_CreateTimer+0x1ac>
      /* for misra */
    }
    
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM002_CFG_MAX_TMR; Count++)
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	f103 0301 	add.w	r3, r3, #1
 800265e:	61bb      	str	r3, [r7, #24]
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	2b1f      	cmp	r3, #31
 8002664:	f67f af61 	bls.w	800252a <SYSTM002_CreateTimer+0x6e>
    else
    {
      /* for misra */
    }

  return (handle_t)TimerID;
 8002668:	69fb      	ldr	r3, [r7, #28]
}  
 800266a:	4618      	mov	r0, r3
 800266c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop

08002678 <SYSTM002_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM002_StartTimer(handle_t  Handle) 
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8002680:	f04f 0300 	mov.w	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter */
  if(Handle > SYSTM002_CFG_MAX_TMR)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b20      	cmp	r3, #32
 800268a:	d902      	bls.n	8002692 <SYSTM002_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM002_INVALID_HANDLE_ERROR;
 800268c:	f04f 0301 	mov.w	r3, #1
 8002690:	60fb      	str	r3, [r7, #12]
  }
  else
  {
    /* for misra */
  }
  if(0UL == (TimerTracker & (SYSTM002_BIT_SET << (Handle - 1UL))))
 8002692:	f240 035c 	movw	r3, #92	; 0x5c
 8002696:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f103 33ff 	add.w	r3, r3, #4294967295
 80026a2:	fa22 f303 	lsr.w	r3, r2, r3
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d102      	bne.n	80026b4 <SYSTM002_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 80026ae:	f04f 0301 	mov.w	r3, #1
 80026b2:	60fb      	str	r3, [r7, #12]
  else
  {
    /* for misra */
  }
  /* Any timer with time '0', can't start again. */
  if(0UL == TimerTbl[Handle - 1U].TimerCount)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f103 32ff 	add.w	r2, r3, #4294967295
 80026ba:	f240 039c 	movw	r3, #156	; 0x9c
 80026be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80026c6:	189b      	adds	r3, r3, r2
 80026c8:	f103 0308 	add.w	r3, r3, #8
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d102      	bne.n	80026d8 <SYSTM002_StartTimer+0x60>
  {
    Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 80026d2:	f04f 0301 	mov.w	r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
  else
  {
    /* for misra */
  }
  
  if((status_t)DAVEApp_SUCCESS == Error)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d11f      	bne.n	800271e <SYSTM002_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(SYSTM002_STATE_RUNNING != TimerTbl[(Handle - 1U)].TimerState)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f103 32ff 	add.w	r2, r3, #4294967295
 80026e4:	f240 039c 	movw	r3, #156	; 0x9c
 80026e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026ec:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80026f0:	189b      	adds	r3, r3, r2
 80026f2:	795b      	ldrb	r3, [r3, #5]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d012      	beq.n	800271e <SYSTM002_StartTimer+0xa6>
    {
      /* set timer status as SYSTM002_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM002_STATE_RUNNING;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f103 32ff 	add.w	r2, r3, #4294967295
 80026fe:	f240 039c 	movw	r3, #156	; 0x9c
 8002702:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002706:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800270a:	189b      	adds	r3, r3, r2
 800270c:	f04f 0200 	mov.w	r2, #0
 8002710:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM002_lInsertTimerList((Handle - 1U));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f103 33ff 	add.w	r3, r3, #4294967295
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff fcaf 	bl	800207c <SYSTM002_lInsertTimerList>
  else
  {
    /* for misra */
  }

  return Error;
 800271e:	68fb      	ldr	r3, [r7, #12]
}
 8002720:	4618      	mov	r0, r3
 8002722:	f107 0710 	add.w	r7, r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop

0800272c <SYSTM002_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM002_StopTimer(handle_t Handle) 
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8002734:	f04f 0300 	mov.w	r3, #0
 8002738:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM002_CFG_MAX_TMR)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2b20      	cmp	r3, #32
 800273e:	d902      	bls.n	8002746 <SYSTM002_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 8002740:	f04f 0301 	mov.w	r3, #1
 8002744:	60fb      	str	r3, [r7, #12]
  }
  else
  {
    /* for misra */
  }
  if(0UL == (TimerTracker & (SYSTM002_BIT_SET << (Handle - 1UL))))
 8002746:	f240 035c 	movw	r3, #92	; 0x5c
 800274a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f103 33ff 	add.w	r3, r3, #4294967295
 8002756:	fa22 f303 	lsr.w	r3, r2, r3
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d102      	bne.n	8002768 <SYSTM002_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 8002762:	f04f 0301 	mov.w	r3, #1
 8002766:	60fb      	str	r3, [r7, #12]
  else
  {
    /* for misra */
  }

  if((status_t)DAVEApp_SUCCESS == Error)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d11f      	bne.n	80027ae <SYSTM002_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(SYSTM002_STATE_STOPPED != TimerTbl[(Handle - 1U)].TimerState)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f103 32ff 	add.w	r2, r3, #4294967295
 8002774:	f240 039c 	movw	r3, #156	; 0x9c
 8002778:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800277c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002780:	189b      	adds	r3, r3, r2
 8002782:	795b      	ldrb	r3, [r3, #5]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d012      	beq.n	80027ae <SYSTM002_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM002_lRemoveTimerList((Handle - 1U));
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f103 33ff 	add.w	r3, r3, #4294967295
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff fd7e 	bl	8002290 <SYSTM002_lRemoveTimerList>

      /* Set timer status as SYSTM002_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM002_STATE_STOPPED;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f103 32ff 	add.w	r2, r3, #4294967295
 800279a:	f240 039c 	movw	r3, #156	; 0x9c
 800279e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027a2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80027a6:	189b      	adds	r3, r3, r2
 80027a8:	f04f 0201 	mov.w	r2, #1
 80027ac:	715a      	strb	r2, [r3, #5]
  else
  {
    /* for misra */
  }

  return Error;
 80027ae:	68fb      	ldr	r3, [r7, #12]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	f107 0710 	add.w	r7, r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop

080027bc <SYSTM002_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM002_DeleteTimer(handle_t Handle) 
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80027c4:	f04f 0300 	mov.w	r3, #0
 80027c8:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter      */
  if(Handle > SYSTM002_CFG_MAX_TMR)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2b20      	cmp	r3, #32
 80027ce:	d902      	bls.n	80027d6 <SYSTM002_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 80027d0:	f04f 0301 	mov.w	r3, #1
 80027d4:	60fb      	str	r3, [r7, #12]
  }
  else
  {
  /* for misra */
  }
  if(0UL == (TimerTracker & (SYSTM002_BIT_SET << (Handle - 1UL))))
 80027d6:	f240 035c 	movw	r3, #92	; 0x5c
 80027da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80027e6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d102      	bne.n	80027f8 <SYSTM002_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 80027f2:	f04f 0301 	mov.w	r3, #1
 80027f6:	60fb      	str	r3, [r7, #12]
  else
  {
    /* for misra */
  }

  if((status_t)DAVEApp_SUCCESS == Error)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d126      	bne.n	800284c <SYSTM002_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(SYSTM002_STATE_RUNNING == TimerTbl[(Handle - 1U)].TimerState)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f103 32ff 	add.w	r2, r3, #4294967295
 8002804:	f240 039c 	movw	r3, #156	; 0x9c
 8002808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800280c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002810:	189b      	adds	r3, r3, r2
 8002812:	795b      	ldrb	r3, [r3, #5]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d105      	bne.n	8002824 <SYSTM002_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM002_lRemoveTimerList((Handle - 1U));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f103 33ff 	add.w	r3, r3, #4294967295
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff fd36 	bl	8002290 <SYSTM002_lRemoveTimerList>
    {
     /* for misra */
    }

    /* Release resource that this timer hold */
    TimerTracker &=~(SYSTM002_BIT_SET << (Handle - 1UL));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f103 33ff 	add.w	r3, r3, #4294967295
 800282a:	f04f 0201 	mov.w	r2, #1
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	ea6f 0203 	mvn.w	r2, r3
 8002836:	f240 035c 	movw	r3, #92	; 0x5c
 800283a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	401a      	ands	r2, r3
 8002842:	f240 035c 	movw	r3, #92	; 0x5c
 8002846:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800284a:	601a      	str	r2, [r3, #0]
  else
  {
    /* for misra */
  }

  return Error;
 800284c:	68fb      	ldr	r3, [r7, #12]

}
 800284e:	4618      	mov	r0, r3
 8002850:	f107 0710 	add.w	r7, r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <SYSTM002_GetTime>:

/*
 *  Interface to get the current system time in microsecond.
 */
inline uint32_t  SYSTM002_GetTime(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM002 _API_6>>> */
  return (SysTickCount * SYSTM002_SYSTICK_INTERVAL);
 800285c:	f240 0360 	movw	r3, #96	; 0x60
 8002860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f04f 0264 	mov.w	r2, #100	; 0x64
 800286a:	fb02 f303 	mul.w	r3, r2, r3
   
}
 800286e:	4618      	mov	r0, r3
 8002870:	46bd      	mov	sp, r7
 8002872:	bc80      	pop	{r7}
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop

08002878 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8002878:	b480      	push	{r7}
 800287a:	b087      	sub	sp, #28
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8002880:	f04f 0300 	mov.w	r3, #0
 8002884:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8002886:	f04f 0300 	mov.w	r3, #0
 800288a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800288c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002890:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002894:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800289c:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f103 0310 	add.w	r3, r3, #16
 80028a4:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	4613      	mov	r3, r2
 80028aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80028ae:	189b      	adds	r3, r3, r2
 80028b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80028b4:	18cb      	adds	r3, r1, r3
 80028b6:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	601a      	str	r2, [r3, #0]
}
 80028c2:	f107 071c 	add.w	r7, r7, #28
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr

080028cc <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b087      	sub	sp, #28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 80028d4:	f04f 0300 	mov.w	r3, #0
 80028d8:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 80028da:	f04f 0300 	mov.w	r3, #0
 80028de:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 80028e0:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80028e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80028e8:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80028f0:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f103 0314 	add.w	r3, r3, #20
 80028f8:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	4613      	mov	r3, r2
 80028fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002902:	189b      	adds	r3, r3, r2
 8002904:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8002908:	18cb      	adds	r3, r1, r3
 800290a:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	601a      	str	r2, [r3, #0]
}
 8002916:	f107 071c 	add.w	r7, r7, #28
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr

08002920 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8002926:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800292a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800292e:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8002930:	f04f 0300 	mov.w	r3, #0
 8002934:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 800293c:	78fb      	ldrb	r3, [r7, #3]
}
 800293e:	4618      	mov	r0, r3
 8002940:	f107 070c 	add.w	r7, r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	bc80      	pop	{r7}
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop

0800294c <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 800294c:	b480      	push	{r7}
 800294e:	b089      	sub	sp, #36	; 0x24
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8002954:	f04f 030f 	mov.w	r3, #15
 8002958:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 800295a:	f04f 0300 	mov.w	r3, #0
 800295e:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8002960:	f04f 0300 	mov.w	r3, #0
 8002964:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8002966:	f04f 0300 	mov.w	r3, #0
 800296a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800296c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002970:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002974:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800297c:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f103 030c 	add.w	r3, r3, #12
 8002984:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4613      	mov	r3, r2
 800298a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800298e:	189b      	adds	r3, r3, r2
 8002990:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8002994:	18cb      	adds	r3, r1, r3
 8002996:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4013      	ands	r3, r2
 80029a0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80029a4:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 80029ac:	f04f 0301 	mov.w	r3, #1
 80029b0:	61fb      	str	r3, [r7, #28]
 80029b2:	e002      	b.n	80029ba <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 80029b4:	f04f 0300 	mov.w	r3, #0
 80029b8:	61fb      	str	r3, [r7, #28]
  }
  return status;
 80029ba:	69fb      	ldr	r3, [r7, #28]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr

080029c8 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 80029ce:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80029d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80029d6:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f043 0201 	orr.w	r2, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	609a      	str	r2, [r3, #8]

}
 80029e4:	f107 070c 	add.w	r7, r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop

080029f0 <PWMSP001_Init>:
 **                 Function definitions                                       **
 *******************************************************************************/
   
/* This function initializes the app */
void PWMSP001_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
  status_t Error = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80029f6:	f04f 0301 	mov.w	r3, #1
 80029fa:	607b      	str	r3, [r7, #4]
  CCU4GLOBAL_Init();
 80029fc:	f003 fccc 	bl	8006398 <CCU4GLOBAL_Init>
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle0);
 8002a00:	f246 40c4 	movw	r0, #25796	; 0x64c4
 8002a04:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002a08:	f000 f886 	bl	8002b18 <PWMSP001_lInit>
 8002a0c:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10d      	bne.n	8002a30 <PWMSP001_Init+0x40>
  {   
    if (PWMSP001_Handle0.StartControl == (uint8_t)SET)
 8002a14:	f246 43c4 	movw	r3, #25796	; 0x64c4
 8002a18:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002a1c:	785b      	ldrb	r3, [r3, #1]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d106      	bne.n	8002a30 <PWMSP001_Init+0x40>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle0);
 8002a22:	f246 40c4 	movw	r0, #25796	; 0x64c4
 8002a26:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002a2a:	f000 fab3 	bl	8002f94 <PWMSP001_Start>
 8002a2e:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.1 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 8002a30:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8002a34:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8002a38:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8002a3c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8002a40:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002a42:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002a46:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD1_Pos) & \
 8002a48:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8002a4c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8002a50:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8002a54:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8002a58:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002a5a:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD1_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC1_PO_Msk));
 8002a5c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8002a60:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8002a64:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8002a68:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8002a6c:	6912      	ldr	r2, [r2, #16]
 8002a6e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002a72:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC1_PO_Pos) & \
 8002a74:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8002a78:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8002a7c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8002a80:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8002a84:	6912      	ldr	r2, [r2, #16]
 8002a86:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC1_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle1);
 8002a88:	f246 500c 	movw	r0, #25868	; 0x650c
 8002a8c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002a90:	f000 f842 	bl	8002b18 <PWMSP001_lInit>
 8002a94:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d10d      	bne.n	8002ab8 <PWMSP001_Init+0xc8>
  {   
    if (PWMSP001_Handle1.StartControl == (uint8_t)SET)
 8002a9c:	f246 530c 	movw	r3, #25868	; 0x650c
 8002aa0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002aa4:	785b      	ldrb	r3, [r3, #1]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d106      	bne.n	8002ab8 <PWMSP001_Init+0xc8>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle1);
 8002aaa:	f246 500c 	movw	r0, #25868	; 0x650c
 8002aae:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002ab2:	f000 fa6f 	bl	8002f94 <PWMSP001_Start>
 8002ab6:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 3.4 based on User configuration */
      PORT3->PDR0  &= (uint32_t)(~(PORT3_PDR0_PD4_Msk));
 8002ab8:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8002abc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8002ac0:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8002ac4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8002ac8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002aca:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8002ace:	641a      	str	r2, [r3, #64]	; 0x40
      PORT3->PDR0  |= (((uint32_t)0 << (uint32_t)PORT3_PDR0_PD4_Pos) & \
 8002ad0:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8002ad4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8002ad8:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8002adc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8002ae0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002ae2:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT3_PDR0_PD4_Msk);
      PORT3->IOCR4  &= (uint32_t)(~(PORT_IOCR_PC0_PO_Msk));
 8002ae4:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8002ae8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8002aec:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8002af0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8002af4:	6952      	ldr	r2, [r2, #20]
 8002af6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002afa:	615a      	str	r2, [r3, #20]
      PORT3->IOCR4  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC0_PO_Pos) & \
 8002afc:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8002b00:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8002b04:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8002b08:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8002b0c:	6952      	ldr	r2, [r2, #20]
 8002b0e:	615a      	str	r2, [r3, #20]
                                   (uint32_t)PORT_IOCR_PC0_PO_Msk);
}
 8002b10:	f107 0708 	add.w	r7, r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <PWMSP001_lInit>:

/*<<<DD_PWMSP001_API_1>>>*/
/* This function initializes an instance of the app */
status_t PWMSP001_lInit(const PWMSP001_HandleType* HandlePtr)
{
 8002b18:	b590      	push	{r4, r7, lr}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002b20:	f04f 0301 	mov.w	r3, #1
 8002b24:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f040 8169 	bne.w	8002e04 <PWMSP001_lInit+0x2ec>
    {
      break;
    }
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	f04f 0207 	mov.w	r2, #7
 8002b3a:	611a      	str	r2, [r3, #16]

    /*<<<DD_PWMSP001_API_1_3>>>*/
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	7bdb      	ldrb	r3, [r3, #15]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d127      	bne.n	8002b94 <PWMSP001_lInit+0x7c>
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	699a      	ldr	r2, [r3, #24]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 8002b52:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002b56:	6013      	str	r3, [r2, #0]
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	6992      	ldr	r2, [r2, #24]
 8002b60:	6852      	ldr	r2, [r2, #4]
 8002b62:	f022 020c 	bic.w	r2, r2, #12
 8002b66:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	6992      	ldr	r2, [r2, #24]
 8002b70:	6811      	ldr	r1, [r2, #0]
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8002b78:	ea4f 4282 	mov.w	r2, r2, lsl #18
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
 8002b7c:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 8002b80:	430a      	orrs	r2, r1
 8002b82:	601a      	str	r2, [r3, #0]
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
		  & (uint32_t)CCU4_CC4_INS_LPF1M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	6992      	ldr	r2, [r2, #24]
 8002b8c:	6852      	ldr	r2, [r2, #4]
 8002b8e:	f042 0208 	orr.w	r2, r2, #8
 8002b92:	605a      	str	r2, [r3, #4]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	7c5b      	ldrb	r3, [r3, #17]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d12b      	bne.n	8002bf4 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f893 3020 	ldrb.w	r3, [r3, #32]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d026      	beq.n	8002bf4 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	699a      	ldr	r2, [r3, #24]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 8002bb4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002bb8:	6013      	str	r3, [r2, #0]
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	6992      	ldr	r2, [r2, #24]
 8002bc2:	6852      	ldr	r2, [r2, #4]
 8002bc4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002bc8:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6992      	ldr	r2, [r2, #24]
 8002bd2:	6811      	ldr	r1, [r2, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	7812      	ldrb	r2, [r2, #0]
 8002bd8:	ea4f 6202 	mov.w	r2, r2, lsl #24
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
 8002bdc:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 8002be0:	430a      	orrs	r2, r1
 8002be2:	601a      	str	r2, [r3, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
		    (((uint32_t)0 << (uint32_t)CCU4_CC4_INS_LPF2M_Pos)& \
			  (uint32_t)CCU4_CC4_INS_LPF2M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= ((uint32_t)1 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	699b      	ldr	r3, [r3, #24]
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6992      	ldr	r2, [r2, #24]
 8002bec:	6852      	ldr	r2, [r2, #4]
 8002bee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002bf2:	605a      	str	r2, [r3, #4]
    }/* End of  if (HandlePtr->kTrapEnable == (uint8_t)SET)*/
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	699a      	ldr	r2, [r3, #24]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8002c02:	f023 0309 	bic.w	r3, r3, #9
 8002c06:	6153      	str	r3, [r2, #20]
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	6992      	ldr	r2, [r2, #24]
 8002c10:	6951      	ldr	r1, [r2, #20]
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
 8002c18:	f002 0001 	and.w	r0, r2, #1
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8002c22:	ea4f 2282 	mov.w	r2, r2, lsl #10
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 8002c26:	f402 6280 	and.w	r2, r2, #1024	; 0x400
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 8002c2a:	4310      	orrs	r0, r2
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 8002c32:	ea4f 2202 	mov.w	r2, r2, lsl #8
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 8002c36:	f402 7240 	and.w	r2, r2, #768	; 0x300
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 8002c3a:	4302      	orrs	r2, r0
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	615a      	str	r2, [r3, #20]
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
    /*
     * If timer concatenation is enabled during single shot mode lower timer 
     * should be free running
     */
	if (HandlePtr->kTimerConcatenation != (uint8_t)SET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d00e      	beq.n	8002c68 <PWMSP001_lInit+0x150>
	{
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	7b12      	ldrb	r2, [r2, #12]
 8002c52:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8002c56:	f002 0102 	and.w	r1, r2, #2
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6992      	ldr	r2, [r2, #24]
 8002c5e:	6952      	ldr	r2, [r2, #20]
 8002c60:	f022 0202 	bic.w	r2, r2, #2
 8002c64:	430a      	orrs	r2, r1
 8002c66:	615a      	str	r2, [r3, #20]
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6992      	ldr	r2, [r2, #24]
 8002c70:	6951      	ldr	r1, [r2, #20]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8002c78:	ea4f 3242 	mov.w	r2, r2, lsl #13
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
 8002c7c:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 8002c80:	430a      	orrs	r2, r1
 8002c82:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
    
    WR_REG(HandlePtr->CC4yRegsPtr->DITS,(uint32_t)CCU4_CC4_DITS_DCVS_Msk,\
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	7b52      	ldrb	r2, [r2, #13]
 8002c8c:	f002 010f 	and.w	r1, r2, #15
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	6992      	ldr	r2, [r2, #24]
 8002c94:	6a12      	ldr	r2, [r2, #32]
 8002c96:	f022 020f 	bic.w	r2, r2, #15
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	621a      	str	r2, [r3, #32]
      (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

    /*Configure Trap mode as per GUI*/
    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d02c      	beq.n	8002d02 <PWMSP001_lInit+0x1ea>
    {
      /*<<<DD_PWMSP001_API_1_6>>>*/
      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	7c92      	ldrb	r2, [r2, #18]
 8002cb0:	ea4f 5242 	mov.w	r2, r2, lsl #21
 8002cb4:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	6992      	ldr	r2, [r2, #24]
 8002cbc:	6952      	ldr	r2, [r2, #20]
 8002cbe:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	7cd2      	ldrb	r2, [r2, #19]
 8002cce:	ea4f 5282 	mov.w	r2, r2, lsl #22
 8002cd2:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6992      	ldr	r2, [r2, #24]
 8002cda:	6952      	ldr	r2, [r2, #20]
 8002cdc:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);
      
	  WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk, \
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	7c52      	ldrb	r2, [r2, #17]
 8002cec:	ea4f 4242 	mov.w	r2, r2, lsl #17
 8002cf0:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6992      	ldr	r2, [r2, #24]
 8002cf8:	6952      	ldr	r2, [r2, #20]
 8002cfa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	615a      	str	r2, [r3, #20]
		  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC4yRegsPtr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk,\
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8002d0c:	f002 010f 	and.w	r1, r2, #15
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6992      	ldr	r2, [r2, #24]
 8002d14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d16:	f022 020f 	bic.w	r2, r2, #15
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC4yRegsPtr->PSL = HandlePtr->kPassiveLevel;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	7c12      	ldrb	r2, [r2, #16]
 8002d26:	619a      	str	r2, [r3, #24]

    /*<<<DD_PWMSP001_API_1_7>>>*/
    /*Setting period register's value*/
    HandlePtr->CC4yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xFFFFU);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699a      	ldr	r2, [r3, #24]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d30:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002d34:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002d38:	6353      	str	r3, [r2, #52]	; 0x34
    /*Setting compare register's value*/
    HandlePtr->CC4yRegsPtr->CRS = (uint32_t)(HandlePtr->kCompareValue & 0xFFFFU);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	699a      	ldr	r2, [r3, #24]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002d46:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002d4a:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->SWR |= PWMSP001_ALL_CCU4_INTR_CLEAR;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	699a      	ldr	r2, [r3, #24]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002d58:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8002d5c:	f043 030f 	orr.w	r3, r3, #15
 8002d60:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    /*Applying register's settings for the second slice if timer concatenation
     * is set */
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d10e      	bne.n	8002d8c <PWMSP001_lInit+0x274>
    {
      PWMSP001_lConfigureSecondSlice(HandlePtr);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f001 f858 	bl	8003e24 <PWMSP001_lConfigureSecondSlice>
      HandlePtr->CC4yRegs1Ptr->INTE |= HandlePtr->InterruptControl;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	69d2      	ldr	r2, [r2, #28]
 8002d7c:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d84:	430a      	orrs	r2, r1
 8002d86:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8002d8a:	e00a      	b.n	8002da2 <PWMSP001_lInit+0x28a>

    } /*End of if (HandlePtr->kTimerConcatenation == SET)*/
    else
    {
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6992      	ldr	r2, [r2, #24]
 8002d94:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	6952      	ldr	r2, [r2, #20]
 8002daa:	6911      	ldr	r1, [r2, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 8002db2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002db6:	f04f 0001 	mov.w	r0, #1
 8002dba:	fa00 f002 	lsl.w	r0, r0, r2
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 8002dc4:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 8002dc8:	f102 0201 	add.w	r2, r2, #1
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 8002dcc:	f04f 0401 	mov.w	r4, #1
 8002dd0:	fa04 f202 	lsl.w	r2, r4, r2
 8002dd4:	4310      	orrs	r0, r2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
 8002ddc:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002de0:	f102 0202 	add.w	r2, r2, #2
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 8002de4:	f04f 0401 	mov.w	r4, #1
 8002de8:	fa04 f202 	lsl.w	r2, r4, r2
 8002dec:	4302      	orrs	r2, r0
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 8002dee:	430a      	orrs	r2, r1
 8002df0:	611a      	str	r2, [r3, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));

    Status = (uint32_t)DAVEApp_SUCCESS;
 8002df2:	f04f 0300 	mov.w	r3, #0
 8002df6:	60fb      	str	r3, [r7, #12]
    HandlePtr->DynamicDataType->StateType = PWMSP001_INITIALIZED;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dfc:	f04f 0201 	mov.w	r2, #1
 8002e00:	701a      	strb	r2, [r3, #0]
 8002e02:	e000      	b.n	8002e06 <PWMSP001_lInit+0x2ee>
  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
    {
      break;
 8002e04:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 8002e06:	68fb      	ldr	r3, [r7, #12]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f107 0714 	add.w	r7, r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd90      	pop	{r4, r7, pc}
 8002e12:	bf00      	nop

08002e14 <PWMSP001_Deinit>:

/*<<<DD_PWMSP001_API_2>>>*/
/* This function de-initializes the app */
status_t PWMSP001_Deinit(const PWMSP001_HandleType* HandlePtr)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b089      	sub	sp, #36	; 0x24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002e1c:	f04f 0301 	mov.w	r3, #1
 8002e20:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  uint32_t Temp4;

     /*<<<DD_PWMSP001_API_2_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 80ab 	beq.w	8002f84 <PWMSP001_Deinit+0x170>
    {
    /*<<<DD_PWMSP001_API_2_3>>>*/
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	f04f 0207 	mov.w	r2, #7
 8002e36:	611a      	str	r2, [r3, #16]
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	699b      	ldr	r3, [r3, #24]
 8002e3c:	f640 720f 	movw	r2, #3855	; 0xf0f
 8002e40:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	6952      	ldr	r2, [r2, #20]
 8002e58:	6891      	ldr	r1, [r2, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 8002e60:	f04f 0001 	mov.w	r0, #1
 8002e64:	fa00 f202 	lsl.w	r2, r0, r2
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8002e6e:	609a      	str	r2, [r3, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
	    |((uint32_t)1 << (uint32_t)CCU4_GIDLS_PSIC_Pos));

    /*Clear all the registers*/
    HandlePtr->CC4yRegsPtr->INS = 0x00U;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f04f 0200 	mov.w	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]
    HandlePtr->CC4yRegsPtr->CMC = 0x00U;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	699b      	ldr	r3, [r3, #24]
 8002e7e:	f04f 0200 	mov.w	r2, #0
 8002e82:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegsPtr->TC = 0x00U;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	615a      	str	r2, [r3, #20]
    HandlePtr->CC4yRegsPtr->PSC = 0x00U;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	f04f 0200 	mov.w	r2, #0
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24
    HandlePtr->CC4yRegsPtr->PSL = 0x00U;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	619a      	str	r2, [r3, #24]
    HandlePtr->CC4yRegsPtr->DITS = 0x00U;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	621a      	str	r2, [r3, #32]
    HandlePtr->CC4yRegsPtr->CRS = 0x00U;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->PRS = 0x00U;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	f04f 0200 	mov.w	r2, #0
 8002ebe:	635a      	str	r2, [r3, #52]	; 0x34

    /*<<<DD_PWMSP001_API_2_2>>>*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d154      	bne.n	8002f74 <PWMSP001_Deinit+0x160>
    {
      /*<<<DD_PWMSP001_API_2_3>>>*/
      HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	f04f 0207 	mov.w	r2, #7
 8002ed2:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yRegs1Ptr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	f640 720f 	movw	r2, #3855	; 0xf0f
 8002edc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      HandlePtr->CC4yRegs1Ptr->INTE = 0x00U;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	f04f 0200 	mov.w	r2, #0
 8002ee8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /*Set IDLE mode for selected slice*/
      Temp4 = ((uint32_t)0x01 << (uint32_t)CCU4_GIDLS_PSIC_Pos);
 8002eec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ef0:	61bb      	str	r3, [r7, #24]
      Temp3 = ((uint32_t)0x01 << CCU4_GIDLS_CPRB_Pos);
 8002ef2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ef6:	617b      	str	r3, [r7, #20]
      Temp2 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002efe:	613b      	str	r3, [r7, #16]
      Temp1 = Temp3 | Temp4;
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | Temp1);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6952      	ldr	r2, [r2, #20]
 8002f10:	6891      	ldr	r1, [r2, #8]
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	f04f 0001 	mov.w	r0, #1
 8002f18:	fa00 f002 	lsl.w	r0, r0, r2
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	4302      	orrs	r2, r0
 8002f20:	430a      	orrs	r2, r1
 8002f22:	609a      	str	r2, [r3, #8]
      /*   Temp3 | Temp4 ); */

      /*Clear all the registers*/
      HandlePtr->CC4yRegs1Ptr->INS = 0x00U;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	f04f 0200 	mov.w	r2, #0
 8002f2c:	601a      	str	r2, [r3, #0]
      HandlePtr->CC4yRegs1Ptr->CMC = 0x00U;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	69db      	ldr	r3, [r3, #28]
 8002f32:	f04f 0200 	mov.w	r2, #0
 8002f36:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegs1Ptr->TC = 0x00U;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	69db      	ldr	r3, [r3, #28]
 8002f3c:	f04f 0200 	mov.w	r2, #0
 8002f40:	615a      	str	r2, [r3, #20]
      HandlePtr->CC4yRegs1Ptr->PSC = 0x00U;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	f04f 0200 	mov.w	r2, #0
 8002f4a:	625a      	str	r2, [r3, #36]	; 0x24
      HandlePtr->CC4yRegs1Ptr->PSL = 0x00U;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69db      	ldr	r3, [r3, #28]
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	619a      	str	r2, [r3, #24]
      HandlePtr->CC4yRegs1Ptr->DITS = 0x00U;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	f04f 0200 	mov.w	r2, #0
 8002f5e:	621a      	str	r2, [r3, #32]
      HandlePtr->CC4yRegs1Ptr->CRS = 0x00U;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	69db      	ldr	r3, [r3, #28]
 8002f64:	f04f 0200 	mov.w	r2, #0
 8002f68:	63da      	str	r2, [r3, #60]	; 0x3c
      HandlePtr->CC4yRegs1Ptr->PRS = 0x00U;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	69db      	ldr	r3, [r3, #28]
 8002f6e:	f04f 0200 	mov.w	r2, #0
 8002f72:	635a      	str	r2, [r3, #52]	; 0x34
    }/*End of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

    HandlePtr->DynamicDataType->StateType = PWMSP001_UNINITIALIZED;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f78:	f04f 0200 	mov.w	r2, #0
 8002f7c:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 8002f7e:	f04f 0300 	mov.w	r3, #0
 8002f82:	61fb      	str	r3, [r7, #28]

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 8002f84:	69fb      	ldr	r3, [r7, #28]
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc80      	pop	{r7}
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop

08002f94 <PWMSP001_Start>:

/*<<<DD_PWMSP001_API_3>>>*/
/* This function starts the app. 
 * This needs to be called even if external start is configured.*/
status_t PWMSP001_Start(const PWMSP001_HandleType* HandlePtr)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8002f9c:	f04f 0301 	mov.w	r3, #1
 8002fa0:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d005      	beq.n	8002fb8 <PWMSP001_Start+0x24>
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb0:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 8002fb2:	2b03      	cmp	r3, #3
 8002fb4:	f040 80a7 	bne.w	8003106 <PWMSP001_Start+0x172>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	f640 720f 	movw	r2, #3855	; 0xf0f
 8002fc0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	6952      	ldr	r2, [r2, #20]
 8002fcc:	68d1      	ldr	r1, [r2, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 8002fd4:	f04f 0001 	mov.w	r0, #1
 8002fd8:	fa00 f202 	lsl.w	r2, r0, r2
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	60da      	str	r2, [r3, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d10d      	bne.n	8003006 <PWMSP001_Start+0x72>
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	6952      	ldr	r2, [r2, #20]
 8002ff2:	68d1      	ldr	r1, [r2, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 8002ffa:	f04f 0001 	mov.w	r0, #1
 8002ffe:	fa00 f202 	lsl.w	r2, r0, r2
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 8003002:	430a      	orrs	r2, r1
 8003004:	60da      	str	r2, [r3, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
	} /*End if (HandlePtr->kTimerConcatenation == SET)*/
	
    /*Set run bit of slices if external start is not configured*/
    if (HandlePtr->kExtStartTrig == (uint8_t)RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	7b9b      	ldrb	r3, [r3, #14]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d115      	bne.n	800303a <PWMSP001_Start+0xa6>
    {
      HandlePtr->CC4yRegsPtr->TCSET |= (uint32_t)1;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6992      	ldr	r2, [r2, #24]
 8003016:	68d2      	ldr	r2, [r2, #12]
 8003018:	f042 0201 	orr.w	r2, r2, #1
 800301c:	60da      	str	r2, [r3, #12]
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d165      	bne.n	80030f4 <PWMSP001_Start+0x160>
      {
        HandlePtr->CC4yRegs1Ptr->TCSET |= (uint32_t)1;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	69db      	ldr	r3, [r3, #28]
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	69d2      	ldr	r2, [r2, #28]
 8003030:	68d2      	ldr	r2, [r2, #12]
 8003032:	f042 0201 	orr.w	r2, r2, #1
 8003036:	60da      	str	r2, [r3, #12]
 8003038:	e05c      	b.n	80030f4 <PWMSP001_Start+0x160>
      }
    }/*End of  if (HandlePtr->kExtStartTrig == (uint8_t)RESET)*/
    else
    {
      /*<<<DD_PWMSP001_API_1_2>>>*/
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	7b9b      	ldrb	r3, [r3, #14]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d127      	bne.n	8003092 <PWMSP001_Start+0xfe>
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	699a      	ldr	r2, [r3, #24]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003050:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003054:	6013      	str	r3, [r2, #0]
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6992      	ldr	r2, [r2, #24]
 800305e:	6852      	ldr	r2, [r2, #4]
 8003060:	f022 0203 	bic.w	r2, r2, #3
 8003064:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegsPtr->INS |=
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	6992      	ldr	r2, [r2, #24]
 800306e:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8003076:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
 800307a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
        HandlePtr->CC4yRegsPtr->INS |=
 800307e:	430a      	orrs	r2, r1
 8003080:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6992      	ldr	r2, [r2, #24]
 800308a:	6852      	ldr	r2, [r2, #4]
 800308c:	f042 0201 	orr.w	r2, r2, #1
 8003090:	605a      	str	r2, [r3, #4]
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	7b9b      	ldrb	r3, [r3, #14]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d12c      	bne.n	80030f4 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 3020 	ldrb.w	r3, [r3, #32]
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d127      	bne.n	80030f4 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	69da      	ldr	r2, [r3, #28]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	69db      	ldr	r3, [r3, #28]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80030b2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80030b6:	6013      	str	r3, [r2, #0]
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	69d2      	ldr	r2, [r2, #28]
 80030c0:	6852      	ldr	r2, [r2, #4]
 80030c2:	f022 0203 	bic.w	r2, r2, #3
 80030c6:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegs1Ptr->INS |=
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	69db      	ldr	r3, [r3, #28]
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	69d2      	ldr	r2, [r2, #28]
 80030d0:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 80030d8:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
 80030dc:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
        HandlePtr->CC4yRegs1Ptr->INS |=
 80030e0:	430a      	orrs	r2, r1
 80030e2:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
                    (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_0  << \
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	69d2      	ldr	r2, [r2, #28]
 80030ec:	6852      	ldr	r2, [r2, #4]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	605a      	str	r2, [r3, #4]
		  (uint32_t)CCU4_CC4_CMC_STRTS_Pos) & (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == SET)*/
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	f04f 0202 	mov.w	r2, #2
 80030fc:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 80030fe:	f04f 0300 	mov.w	r3, #0
 8003102:	60fb      	str	r3, [r7, #12]
 8003104:	e000      	b.n	8003108 <PWMSP001_Start+0x174>
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
 8003106:	bf00      	nop
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
    Status = (uint32_t)DAVEApp_SUCCESS;
  } while (0);
  return Status;
 8003108:	68fb      	ldr	r3, [r7, #12]
}
 800310a:	4618      	mov	r0, r3
 800310c:	f107 0714 	add.w	r7, r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop

08003118 <PWMSP001_Stop>:

/*<<<DD_PWMSP001_API_4>>>*/
/* This function stops the app */
status_t PWMSP001_Stop(const PWMSP001_HandleType* HandlePtr)
{
 8003118:	b480      	push	{r7}
 800311a:	b087      	sub	sp, #28
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8003120:	f04f 0301 	mov.w	r3, #1
 8003124:	617b      	str	r3, [r7, #20]
  uint32_t Temp2;
  
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	2b02      	cmp	r3, #2
 800312e:	d141      	bne.n	80031b4 <PWMSP001_Stop+0x9c>
    {
      break;
    }
    else
    {
      Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->FirstSlice);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003136:	613b      	str	r3, [r7, #16]
      Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 8003138:	f44f 7300 	mov.w	r3, #512	; 0x200
 800313c:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	f04f 0207 	mov.w	r2, #7
 8003146:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1 ) | Temp2 );
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6952      	ldr	r2, [r2, #20]
 8003150:	6891      	ldr	r1, [r2, #8]
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	f04f 0001 	mov.w	r0, #1
 8003158:	fa00 f002 	lsl.w	r0, r0, r2
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	4302      	orrs	r2, r0
 8003160:	430a      	orrs	r2, r1
 8003162:	609a      	str	r2, [r3, #8]

      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f893 3020 	ldrb.w	r3, [r3, #32]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d119      	bne.n	80031a2 <PWMSP001_Stop+0x8a>
      {
        HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	f04f 0207 	mov.w	r2, #7
 8003176:	611a      	str	r2, [r3, #16]
        Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800317e:	613b      	str	r3, [r7, #16]
        Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 8003180:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003184:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1) | Temp2 );
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	6952      	ldr	r2, [r2, #20]
 800318e:	6891      	ldr	r1, [r2, #8]
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	f04f 0001 	mov.w	r0, #1
 8003196:	fa00 f002 	lsl.w	r0, r0, r2
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	4302      	orrs	r2, r0
 800319e:	430a      	orrs	r2, r1
 80031a0:	609a      	str	r2, [r3, #8]
      }/*End of  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

      HandlePtr->DynamicDataType->StateType = PWMSP001_STOPPED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031a6:	f04f 0203 	mov.w	r2, #3
 80031aa:	701a      	strb	r2, [r3, #0]
      Status = (uint32_t)DAVEApp_SUCCESS;
 80031ac:	f04f 0300 	mov.w	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	e000      	b.n	80031b6 <PWMSP001_Stop+0x9e>
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
    {
      break;
 80031b4:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 80031b6:	697b      	ldr	r3, [r7, #20]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	f107 071c 	add.w	r7, r7, #28
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr

080031c4 <PWMSP001_SetCompare>:
status_t PWMSP001_SetCompare
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Compare
)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80031ce:	f04f 0301 	mov.w	r3, #1
 80031d2:	60fb      	str	r3, [r7, #12]
  uint32_t period;

  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d10a      	bne.n	80031f4 <PWMSP001_SetCompare+0x30>
	  period=(uint32_t)(((uint32_t)HandlePtr->CC4yRegs1Ptr->PRS<<16U)|(uint32_t)HandlePtr->CC4yRegsPtr->PRS);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	69db      	ldr	r3, [r3, #28]
 80031e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031e4:	ea4f 4203 	mov.w	r2, r3, lsl #16
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ee:	4313      	orrs	r3, r2
 80031f0:	60bb      	str	r3, [r7, #8]
 80031f2:	e003      	b.n	80031fc <PWMSP001_SetCompare+0x38>
  else
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031fa:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d01d      	beq.n	8003242 <PWMSP001_SetCompare+0x7e>
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	429a      	cmp	r2, r3
 800320e:	d208      	bcs.n	8003222 <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f893 3020 	ldrb.w	r3, [r3, #32]
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8003216:	2b00      	cmp	r3, #0
 8003218:	d103      	bne.n	8003222 <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 800321a:	f04f 0302 	mov.w	r3, #2
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	e00f      	b.n	8003242 <PWMSP001_SetCompare+0x7e>
    }
    else
    {
      /*if compare value is greater or equal to the period value, output should be with 0% dutycycle.
	  Since setting exact period value will create the spikes,we are adding 1 and setting to the register*/
	  if (Compare >= (uint32_t)period)
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	429a      	cmp	r2, r3
 8003228:	d303      	bcc.n	8003232 <PWMSP001_SetCompare+0x6e>
	  {
		  Compare = (uint32_t)period + 1U;
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	f103 0301 	add.w	r3, r3, #1
 8003230:	603b      	str	r3, [r7, #0]
	  }
      /* Call function as per the configured mode */
      HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	6839      	ldr	r1, [r7, #0]
 800323a:	4798      	blx	r3
      Status = (uint32_t)DAVEApp_SUCCESS;
 800323c:	f04f 0300 	mov.w	r3, #0
 8003240:	60fb      	str	r3, [r7, #12]
    }
  }
  return Status;
 8003242:	68fb      	ldr	r3, [r7, #12]
}
 8003244:	4618      	mov	r0, r3
 8003246:	f107 0710 	add.w	r7, r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop

08003250 <PWMSP001_lSetCompareEdgeAlign>:
void PWMSP001_lSetCompareEdgeAlign
(
    void* Handle,
    uint32_t Compare
)
{
 8003250:	b480      	push	{r7}
 8003252:	b087      	sub	sp, #28
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	617b      	str	r3, [r7, #20]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	699a      	ldr	r2, [r3, #24]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003268:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800326c:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp2 = (4U*(uint32_t)HandlePtr->FirstSlice);
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003274:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003278:	613b      	str	r3, [r7, #16]
  Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + Temp2;
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	6952      	ldr	r2, [r2, #20]
 8003286:	6911      	ldr	r1, [r2, #16]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	f04f 0001 	mov.w	r0, #1
 800328e:	fa00 f202 	lsl.w	r2, r0, r2
 8003292:	430a      	orrs	r2, r1
 8003294:	611a      	str	r2, [r3, #16]
}
 8003296:	f107 071c 	add.w	r7, r7, #28
 800329a:	46bd      	mov	sp, r7
 800329c:	bc80      	pop	{r7}
 800329e:	4770      	bx	lr

080032a0 <PWMSP001_lSetCompareEdgeAlignTimerConcat>:
void PWMSP001_lSetCompareEdgeAlignTimerConcat
(
    void* Handle,
    uint32_t Compare
)
{
 80032a0:	b490      	push	{r4, r7}
 80032a2:	b088      	sub	sp, #32
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = 0x00U;
 80032aa:	f04f 0300 	mov.w	r3, #0
 80032ae:	61fb      	str	r3, [r7, #28]
  uint32_t SecondSliceCompareVal = 0x00U;
 80032b0:	f04f 0300 	mov.w	r3, #0
 80032b4:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	617b      	str	r3, [r7, #20]
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032c0:	b29b      	uxth	r3, r3
   * compare register of first slice and quotient is written in compare
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
 80032c2:	461a      	mov	r2, r3
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80032ca:	fb02 f201 	mul.w	r2, r2, r1
 80032ce:	1a9b      	subs	r3, r3, r2
 80032d0:	61fb      	str	r3, [r7, #28]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d8:	b29b      	uxth	r3, r3
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e0:	61bb      	str	r3, [r7, #24]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  
  HandlePtr->CC4yRegsPtr->CRS = (FirstSliceCompareVal & 0xFFFFU);
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	699a      	ldr	r2, [r3, #24]
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80032ec:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80032f0:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC4yRegs1Ptr->CRS = (SecondSliceCompareVal & 0xFFFFU);
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	69da      	ldr	r2, [r3, #28]
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80032fc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003300:	63d3      	str	r3, [r2, #60]	; 0x3c
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003308:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800330c:	613b      	str	r3, [r7, #16]
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003314:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003318:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | ((uint32_t)0x01 << Temp1));
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	6952      	ldr	r2, [r2, #20]
 8003322:	6911      	ldr	r1, [r2, #16]
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	f04f 0001 	mov.w	r0, #1
 800332a:	fa00 f002 	lsl.w	r0, r0, r2
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	f04f 0401 	mov.w	r4, #1
 8003334:	fa04 f202 	lsl.w	r2, r4, r2
 8003338:	4302      	orrs	r2, r0
 800333a:	430a      	orrs	r2, r1
 800333c:	611a      	str	r2, [r3, #16]
}
 800333e:	f107 0720 	add.w	r7, r7, #32
 8003342:	46bd      	mov	sp, r7
 8003344:	bc90      	pop	{r4, r7}
 8003346:	4770      	bx	lr

08003348 <PWMSP001_lSetCompareCenterAlign>:
void PWMSP001_lSetCompareCenterAlign
(
    void* Handle,
    uint32_t Compare
)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  /*<<<DD_PWMSP001_API_5_3>>>*/
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	699a      	ldr	r2, [r3, #24]
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003360:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003364:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U*(uint32_t)HandlePtr->FirstSlice));
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800336c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003370:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	6952      	ldr	r2, [r2, #20]
 800337a:	6911      	ldr	r1, [r2, #16]
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	f04f 0001 	mov.w	r0, #1
 8003382:	fa00 f202 	lsl.w	r2, r0, r2
 8003386:	430a      	orrs	r2, r1
 8003388:	611a      	str	r2, [r3, #16]
}
 800338a:	f107 0714 	add.w	r7, r7, #20
 800338e:	46bd      	mov	sp, r7
 8003390:	bc80      	pop	{r7}
 8003392:	4770      	bx	lr

08003394 <PWMSP001_SetDutyCycle>:
status_t PWMSP001_SetDutyCycle
(
    const PWMSP001_HandleType* HandlePtr,
    float Duty
)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 800339e:	f04f 0301 	mov.w	r3, #1
 80033a2:	60fb      	str	r3, [r7, #12]

  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d01b      	beq.n	80033e6 <PWMSP001_SetDutyCycle+0x52>
  {
  if((Duty > (float)100) || ((float)Duty < (float)0))
 80033ae:	ed97 7a00 	vldr	s14, [r7]
 80033b2:	eddf 7a10 	vldr	s15, [pc, #64]	; 80033f4 <PWMSP001_SetDutyCycle+0x60>
 80033b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033be:	dc06      	bgt.n	80033ce <PWMSP001_SetDutyCycle+0x3a>
 80033c0:	edd7 7a00 	vldr	s15, [r7]
 80033c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033cc:	d503      	bpl.n	80033d6 <PWMSP001_SetDutyCycle+0x42>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 80033ce:	f04f 0302 	mov.w	r3, #2
 80033d2:	60fb      	str	r3, [r7, #12]
 80033d4:	e007      	b.n	80033e6 <PWMSP001_SetDutyCycle+0x52>
  }
  else
  {
    /* Call the function as per configured mode */
    HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	6839      	ldr	r1, [r7, #0]
 80033de:	4798      	blx	r3
    Status = (uint32_t)DAVEApp_SUCCESS;
 80033e0:	f04f 0300 	mov.w	r3, #0
 80033e4:	60fb      	str	r3, [r7, #12]
  }
  }
  return (Status);
 80033e6:	68fb      	ldr	r3, [r7, #12]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	f107 0710 	add.w	r7, r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	42c80000 	.word	0x42c80000

080033f8 <PWMSP001_lSetDutyEdgeAlign>:
void PWMSP001_lSetDutyEdgeAlign
(
    void* Handle,
    float Duty
)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b089      	sub	sp, #36	; 0x24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 8003402:	f04f 0300 	mov.w	r3, #0
 8003406:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	617b      	str	r3, [r7, #20]
  
  /*<<<DD_PWMSP001_API_15_3>>>*/
  
  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 8003410:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003490 <PWMSP001_lSetDutyEdgeAlign+0x98>
 8003414:	edd7 7a05 	vldr	s15, [r7, #20]
 8003418:	ee37 7a67 	vsub.f32	s14, s14, s15
 800341c:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8003490 <PWMSP001_lSetDutyEdgeAlign+0x98>
 8003420:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003424:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)((uint32_t)HandlePtr->CC4yRegsPtr->PRS + 1U);
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800342e:	f103 0301 	add.w	r3, r3, #1
 8003432:	ee07 3a10 	vmov	s14, r3
 8003436:	eef8 7a47 	vcvt.f32.u32	s15, s14
 800343a:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 800343e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003442:	edd7 7a05 	vldr	s15, [r7, #20]
 8003446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800344a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800344e:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = FirstSliceCompareVal  & 0xFFFFU;
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	699a      	ldr	r2, [r3, #24]
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800345c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003460:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 *(uint32_t)HandlePtr->FirstSlice));
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003468:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800346c:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	6952      	ldr	r2, [r2, #20]
 8003476:	6911      	ldr	r1, [r2, #16]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	f04f 0001 	mov.w	r0, #1
 800347e:	fa00 f202 	lsl.w	r2, r0, r2
 8003482:	430a      	orrs	r2, r1
 8003484:	611a      	str	r2, [r3, #16]
  /*Update dynamic handle */
}
 8003486:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr
 8003490:	42c80000 	.word	0x42c80000

08003494 <PWMSP001_lSetDutyEdgeAlignTimerConcat>:
void PWMSP001_lSetDutyEdgeAlignTimerConcat
(
    void* Handle,
    float Duty
)
{
 8003494:	b490      	push	{r4, r7}
 8003496:	b08a      	sub	sp, #40	; 0x28
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t Compare = (uint32_t)0;
 800349e:	f04f 0300 	mov.w	r3, #0
 80034a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 80034a4:	f04f 0300 	mov.w	r3, #0
 80034a8:	623b      	str	r3, [r7, #32]
  uint32_t SecondSliceCompareVal = (uint32_t)0;
 80034aa:	f04f 0300 	mov.w	r3, #0
 80034ae:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	61bb      	str	r3, [r7, #24]
  
  fDuty = Duty;
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	617b      	str	r3, [r7, #20]
  /*<<<DD_PWMSP001_API_15_4>>>*/
  /* Find the compare register value from the duty cycle and period register value */
  Compare =(uint32_t)HandlePtr->CC4yRegs1Ptr->PRS + 1U;
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	69db      	ldr	r3, [r3, #28]
 80034bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034be:	f103 0301 	add.w	r3, r3, #1
 80034c2:	627b      	str	r3, [r7, #36]	; 0x24
  Compare *= ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U); 
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ca:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80034ce:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80034d2:	f103 0201 	add.w	r2, r3, #1
 80034d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d8:	fb02 f303 	mul.w	r3, r2, r3
 80034dc:	627b      	str	r3, [r7, #36]	; 0x24
  Compare +=  (uint32_t)1;
 80034de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e0:	f103 0301 	add.w	r3, r3, #1
 80034e4:	627b      	str	r3, [r7, #36]	; 0x24
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
 80034e6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80035b8 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 80034ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80034ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034f2:	eddf 7a31 	vldr	s15, [pc, #196]	; 80035b8 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 80034f6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80034fa:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)(Compare);
 80034fe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003506:	edc7 7a04 	vstr	s15, [r7, #16]
  Compare = (uint32_t)( fPRS * fDuty);
 800350a:	ed97 7a04 	vldr	s14, [r7, #16]
 800350e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003516:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800351a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003524:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003528:	ea4f 4313 	mov.w	r3, r3, lsr #16
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
  fPRS = (float)(Compare);
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
 800352c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800352e:	fbb2 f1f3 	udiv	r1, r2, r3
 8003532:	fb03 f301 	mul.w	r3, r3, r1
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	623b      	str	r3, [r7, #32]
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	699a      	ldr	r2, [r3, #24]
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003544:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003548:	63d3      	str	r3, [r2, #60]	; 0x3c
  SecondSliceCompareVal = (uint32_t)
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003550:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003554:	ea4f 4313 	mov.w	r3, r3, lsr #16
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
  SecondSliceCompareVal = (uint32_t)
 8003558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800355a:	fbb2 f3f3 	udiv	r3, r2, r3
 800355e:	61fb      	str	r3, [r7, #28]
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegs1Ptr->CRS = (uint32_t)SecondSliceCompareVal  & 0xFFFFU;
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	69da      	ldr	r2, [r3, #28]
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800356a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800356e:	63d3      	str	r3, [r2, #60]	; 0x3c

  /** shadow transfer */
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003576:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800357a:	60fb      	str	r3, [r7, #12]
  Temp3 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003582:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003586:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)1 << (uint32_t)Temp2 ) | ((uint32_t)1 << (uint32_t)Temp3));
 8003588:	69bb      	ldr	r3, [r7, #24]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	6952      	ldr	r2, [r2, #20]
 8003590:	6911      	ldr	r1, [r2, #16]
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	f04f 0001 	mov.w	r0, #1
 8003598:	fa00 f002 	lsl.w	r0, r0, r2
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	f04f 0401 	mov.w	r4, #1
 80035a2:	fa04 f202 	lsl.w	r2, r4, r2
 80035a6:	4302      	orrs	r2, r0
 80035a8:	430a      	orrs	r2, r1
 80035aa:	611a      	str	r2, [r3, #16]
}
 80035ac:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bc90      	pop	{r4, r7}
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	42c80000 	.word	0x42c80000

080035bc <PWMSP001_lSetDutyCenterAlign>:
void PWMSP001_lSetDutyCenterAlign
(
    void* Handle,
    float Duty
)
{
 80035bc:	b480      	push	{r7}
 80035be:	b089      	sub	sp, #36	; 0x24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  /*<<<DD_PWMSP001_API_15_5>>>*/
  uint32_t FirstSliceCompareVal = (uint32_t)0x00;
 80035c6:	f04f 0300 	mov.w	r3, #0
 80035ca:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	617b      	str	r3, [r7, #20]

  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 80035d4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8003650 <PWMSP001_lSetDutyCenterAlign+0x94>
 80035d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80035dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035e0:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8003650 <PWMSP001_lSetDutyCenterAlign+0x94>
 80035e4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80035e8:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)HandlePtr->CC4yRegsPtr->PRS;
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80035f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035f8:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 80035fc:	ed97 7a04 	vldr	s14, [r7, #16]
 8003600:	edd7 7a05 	vldr	s15, [r7, #20]
 8003604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003608:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800360c:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	699a      	ldr	r2, [r3, #24]
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800361a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800361e:	63d3      	str	r3, [r2, #60]	; 0x3c

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003626:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800362a:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	6952      	ldr	r2, [r2, #20]
 8003634:	6911      	ldr	r1, [r2, #16]
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	f04f 0001 	mov.w	r0, #1
 800363c:	fa00 f202 	lsl.w	r2, r0, r2
 8003640:	430a      	orrs	r2, r1
 8003642:	611a      	str	r2, [r3, #16]
}
 8003644:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003648:	46bd      	mov	sp, r7
 800364a:	bc80      	pop	{r7}
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	42c80000 	.word	0x42c80000

08003654 <PWMSP001_SetPeriodAndCompare>:
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period,
    uint32_t Compare
)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8003660:	f04f 0301 	mov.w	r3, #1
 8003664:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0UL;
 8003666:	f04f 0300 	mov.w	r3, #0
 800366a:	613b      	str	r3, [r7, #16]
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d03b      	beq.n	80036ee <PWMSP001_SetPeriodAndCompare+0x9a>
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d009      	beq.n	8003690 <PWMSP001_SetPeriodAndCompare+0x3c>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	429a      	cmp	r2, r3
 8003684:	d208      	bcs.n	8003698 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f893 3020 	ldrb.w	r3, [r3, #32]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  uint32_t PeriodVal = 0UL;
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 800368c:	2b00      	cmp	r3, #0
 800368e:	d103      	bne.n	8003698 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8003690:	f04f 0302 	mov.w	r3, #2
 8003694:	617b      	str	r3, [r7, #20]
 8003696:	e02a      	b.n	80036ee <PWMSP001_SetPeriodAndCompare+0x9a>
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d208      	bcs.n	80036b4 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d003      	beq.n	80036b4 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
          )
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 80036ac:	f04f 0302 	mov.w	r3, #2
 80036b0:	617b      	str	r3, [r7, #20]
 80036b2:	e01c      	b.n	80036ee <PWMSP001_SetPeriodAndCompare+0x9a>
      }
      else
      {
        PeriodVal = Period;
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d105      	bne.n	80036ce <PWMSP001_SetPeriodAndCompare+0x7a>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80036cc:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /*<<<DD_PWMSP001_API_6_3>>>*/
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	699a      	ldr	r2, [r3, #24]
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80036d8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80036dc:	6353      	str	r3, [r2, #52]	; 0x34
        /* Call function as per the configured mode */
        HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	6879      	ldr	r1, [r7, #4]
 80036e6:	4798      	blx	r3
        Status = (uint32_t)DAVEApp_SUCCESS;
 80036e8:	f04f 0300 	mov.w	r3, #0
 80036ec:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 80036ee:	697b      	ldr	r3, [r7, #20]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	f107 0718 	add.w	r7, r7, #24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop

080036fc <PWMSP001_SetPeriod>:
status_t PWMSP001_SetPeriod
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period
)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8003706:	f04f 0301 	mov.w	r3, #1
 800370a:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0X00U;
 800370c:	f04f 0300 	mov.w	r3, #0
 8003710:	613b      	str	r3, [r7, #16]
  uint32_t Temp1;
  
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d055      	beq.n	80037c8 <PWMSP001_SetPeriod+0xcc>
  {
    if(Period == (uint32_t)0)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d103      	bne.n	800372a <PWMSP001_SetPeriod+0x2e>
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8003722:	f04f 0302 	mov.w	r3, #2
 8003726:	617b      	str	r3, [r7, #20]
 8003728:	e04e      	b.n	80037c8 <PWMSP001_SetPeriod+0xcc>
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d208      	bcs.n	8003746 <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 800373a:	2b01      	cmp	r3, #1
 800373c:	d003      	beq.n	8003746 <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 800373e:	f04f 0302 	mov.w	r3, #2
 8003742:	617b      	str	r3, [r7, #20]
 8003744:	e040      	b.n	80037c8 <PWMSP001_SetPeriod+0xcc>
      }
      else
      {
        PeriodVal = Period;
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003750:	2b01      	cmp	r3, #1
 8003752:	d105      	bne.n	8003760 <PWMSP001_SetPeriod+0x64>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800375e:	635a      	str	r2, [r3, #52]	; 0x34
        }
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	699a      	ldr	r2, [r3, #24]
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800376a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800376e:	6353      	str	r3, [r2, #52]	; 0x34
        /*Request shadow transfer for the First slice*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003776:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800377a:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GCSS |=	((uint32_t)0x01 << Temp1);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	695b      	ldr	r3, [r3, #20]
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	6952      	ldr	r2, [r2, #20]
 8003784:	6911      	ldr	r1, [r2, #16]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	f04f 0001 	mov.w	r0, #1
 800378c:	fa00 f202 	lsl.w	r2, r0, r2
 8003790:	430a      	orrs	r2, r1
 8003792:	611a      	str	r2, [r3, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f893 3020 	ldrb.w	r3, [r3, #32]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d111      	bne.n	80037c2 <PWMSP001_SetPeriod+0xc6>
        {
          /*Request shadow transfer for the First slice*/
          Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80037a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80037a8:	60fb      	str	r3, [r7, #12]
          HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6952      	ldr	r2, [r2, #20]
 80037b2:	6911      	ldr	r1, [r2, #16]
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	f04f 0001 	mov.w	r0, #1
 80037ba:	fa00 f202 	lsl.w	r2, r0, r2
 80037be:	430a      	orrs	r2, r1
 80037c0:	611a      	str	r2, [r3, #16]
        }/*End Of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/
        Status = (uint32_t)DAVEApp_SUCCESS;
 80037c2:	f04f 0300 	mov.w	r3, #0
 80037c6:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 80037c8:	697b      	ldr	r3, [r7, #20]
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	f107 071c 	add.w	r7, r7, #28
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bc80      	pop	{r7}
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop

080037d8 <PWMSP001_SetPwmFreqAndDutyCycle>:
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq,
    float Duty
)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	60b9      	str	r1, [r7, #8]
 80037e2:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80037e4:	f04f 0301 	mov.w	r3, #1
 80037e8:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0UL;
 80037ea:	f04f 0300 	mov.w	r3, #0
 80037ee:	61bb      	str	r3, [r7, #24]
  float fPwmFreq ;
  /*<<<DD_PWMSP001_API_16_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d070      	beq.n	80038dc <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  {
  if((PwmFreq == (float)0) || (Duty > (float)100) || (Duty < (float)0))
 80037fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80037fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003806:	d00f      	beq.n	8003828 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 8003808:	ed97 7a01 	vldr	s14, [r7, #4]
 800380c:	eddf 7a36 	vldr	s15, [pc, #216]	; 80038e8 <PWMSP001_SetPwmFreqAndDutyCycle+0x110>
 8003810:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003818:	dc06      	bgt.n	8003828 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 800381a:	edd7 7a01 	vldr	s15, [r7, #4]
 800381e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003826:	d503      	bpl.n	8003830 <PWMSP001_SetPwmFreqAndDutyCycle+0x58>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8003828:	f04f 0302 	mov.w	r3, #2
 800382c:	61fb      	str	r3, [r7, #28]
 800382e:	e055      	b.n	80038dc <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  }
  else
  {
      fPwmFreq=(float)HandlePtr->kResolution;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 8003836:	ed97 7a05 	vldr	s14, [r7, #20]
 800383a:	edd7 7a02 	vldr	s15, [r7, #8]
 800383e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003842:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 8003846:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80038ec <PWMSP001_SetPwmFreqAndDutyCycle+0x114>
 800384a:	edd7 7a05 	vldr	s15, [r7, #20]
 800384e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003852:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003856:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d120      	bne.n	80038a6 <PWMSP001_SetPwmFreqAndDutyCycle+0xce>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800386a:	429a      	cmp	r2, r3
 800386c:	d903      	bls.n	8003876 <PWMSP001_SetPwmFreqAndDutyCycle+0x9e>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 800386e:	f04f 0302 	mov.w	r3, #2
 8003872:	61fb      	str	r3, [r7, #28]
 8003874:	e02a      	b.n	80038cc <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800387c:	2b00      	cmp	r3, #0
 800387e:	d106      	bne.n	800388e <PWMSP001_SetPwmFreqAndDutyCycle+0xb6>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	f102 32ff 	add.w	r2, r2, #4294967295
 800388a:	635a      	str	r2, [r3, #52]	; 0x34
 800388c:	e007      	b.n	800389e <PWMSP001_SetPwmFreqAndDutyCycle+0xc6>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	f102 32ff 	add.w	r2, r2, #4294967295
 8003898:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800389c:	635a      	str	r2, [r3, #52]	; 0x34
        }
        Status = (uint32_t)DAVEApp_SUCCESS;
 800389e:	f04f 0300 	mov.w	r3, #0
 80038a2:	61fb      	str	r3, [r7, #28]
 80038a4:	e012      	b.n	80038cc <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
    }
    else if((HandlePtr->kTimerConcatenation == (uint8_t)SET) &&\
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d108      	bne.n	80038c2 <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d803      	bhi.n	80038c2 <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
    		                                   (PwmTime <= PWMSP001_MAX_VALUE))
    {
    	Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 80038ba:	f04f 0302 	mov.w	r3, #2
 80038be:	61fb      	str	r3, [r7, #28]
 80038c0:	e004      	b.n	80038cc <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	69b9      	ldr	r1, [r7, #24]
 80038c6:	f000 f8a9 	bl	8003a1c <PWMSP001_lSetPwmFreqTimerConcat>
 80038ca:	61f8      	str	r0, [r7, #28]
    }
    if(Status == (uint32_t)DAVEApp_SUCCESS)
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d104      	bne.n	80038dc <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
    {
     /* Call the function as per configured mode */
     HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	6879      	ldr	r1, [r7, #4]
 80038da:	4798      	blx	r3
    }
   }
  }
  return (Status);
 80038dc:	69fb      	ldr	r3, [r7, #28]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	f107 0720 	add.w	r7, r7, #32
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	42c80000 	.word	0x42c80000
 80038ec:	4e6e6b28 	.word	0x4e6e6b28

080038f0 <PWMSP001_SetPwmFreq>:
status_t PWMSP001_SetPwmFreq
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq
)
{
 80038f0:	b590      	push	{r4, r7, lr}
 80038f2:	b089      	sub	sp, #36	; 0x24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80038fa:	f04f 0301 	mov.w	r3, #1
 80038fe:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0x00U;
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;
  float fPwmFreq ;
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d07d      	beq.n	8003a0c <PWMSP001_SetPwmFreq+0x11c>
  {
  if(PwmFreq == (float)0)
 8003910:	edd7 7a00 	vldr	s15, [r7]
 8003914:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800391c:	d103      	bne.n	8003926 <PWMSP001_SetPwmFreq+0x36>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 800391e:	f04f 0302 	mov.w	r3, #2
 8003922:	61fb      	str	r3, [r7, #28]
 8003924:	e072      	b.n	8003a0c <PWMSP001_SetPwmFreq+0x11c>
  }
  else
  {
	  fPwmFreq=(float)HandlePtr->kResolution;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 800392c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003930:	edd7 7a00 	vldr	s15, [r7]
 8003934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003938:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 800393c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003a18 <PWMSP001_SetPwmFreq+0x128>
 8003940:	edd7 7a05 	vldr	s15, [r7, #20]
 8003944:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003948:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800394c:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d132      	bne.n	80039c0 <PWMSP001_SetPwmFreq+0xd0>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003960:	429a      	cmp	r2, r3
 8003962:	d903      	bls.n	800396c <PWMSP001_SetPwmFreq+0x7c>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8003964:	f04f 0302 	mov.w	r3, #2
 8003968:	61fb      	str	r3, [r7, #28]
 800396a:	e04f      	b.n	8003a0c <PWMSP001_SetPwmFreq+0x11c>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003972:	2b00      	cmp	r3, #0
 8003974:	d106      	bne.n	8003984 <PWMSP001_SetPwmFreq+0x94>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	f102 32ff 	add.w	r2, r2, #4294967295
 8003980:	635a      	str	r2, [r3, #52]	; 0x34
 8003982:	e007      	b.n	8003994 <PWMSP001_SetPwmFreq+0xa4>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	f102 32ff 	add.w	r2, r2, #4294967295
 800398e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8003992:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /** Update dynamic handle*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->FirstSlice); 
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800399a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800399e:	613b      	str	r3, [r7, #16]
        HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1 );
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	6952      	ldr	r2, [r2, #20]
 80039a8:	6911      	ldr	r1, [r2, #16]
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	f04f 0001 	mov.w	r0, #1
 80039b0:	fa00 f202 	lsl.w	r2, r0, r2
 80039b4:	430a      	orrs	r2, r1
 80039b6:	611a      	str	r2, [r3, #16]
        Status = (uint32_t)DAVEApp_SUCCESS;
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	61fb      	str	r3, [r7, #28]
 80039be:	e025      	b.n	8003a0c <PWMSP001_SetPwmFreq+0x11c>
      }
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	69b9      	ldr	r1, [r7, #24]
 80039c4:	f000 f82a 	bl	8003a1c <PWMSP001_lSetPwmFreqTimerConcat>
 80039c8:	61f8      	str	r0, [r7, #28]
      if(Status == (uint32_t)DAVEApp_SUCCESS)
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d11d      	bne.n	8003a0c <PWMSP001_SetPwmFreq+0x11c>
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80039d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80039da:	60fb      	str	r3, [r7, #12]
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80039e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80039e6:	60bb      	str	r3, [r7, #8]
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6952      	ldr	r2, [r2, #20]
 80039f0:	6911      	ldr	r1, [r2, #16]
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	f04f 0001 	mov.w	r0, #1
 80039f8:	fa00 f002 	lsl.w	r0, r0, r2
            ((uint32_t)0x01 << Temp3));
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	f04f 0401 	mov.w	r4, #1
 8003a02:	fa04 f202 	lsl.w	r2, r4, r2
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
      if(Status == (uint32_t)DAVEApp_SUCCESS)
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 8003a06:	4302      	orrs	r2, r0
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	611a      	str	r2, [r3, #16]
            ((uint32_t)0x01 << Temp3));
      }
    }
  }
 }
  return (Status);
 8003a0c:	69fb      	ldr	r3, [r7, #28]
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd90      	pop	{r4, r7, pc}
 8003a18:	4e6e6b28 	.word	0x4e6e6b28

08003a1c <PWMSP001_lSetPwmFreqTimerConcat>:
status_t PWMSP001_lSetPwmFreqTimerConcat
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t PwmTime
)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b089      	sub	sp, #36	; 0x24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
  uint32_t PeriodVal = PwmTime;
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	61fb      	str	r3, [r7, #28]
  uint32_t MsbPeriodVal, LsbPeriodVal;
  uint8_t Count = 0x00U;
 8003a2a:	f04f 0300 	mov.w	r3, #0
 8003a2e:	74fb      	strb	r3, [r7, #19]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8003a30:	f04f 0301 	mov.w	r3, #1
 8003a34:	60fb      	str	r3, [r7, #12]

  if(PwmTime >= PWMSP001_TC_MAX_VALUE)
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a3c:	d103      	bne.n	8003a46 <PWMSP001_lSetPwmFreqTimerConcat+0x2a>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 8003a3e:	f04f 0302 	mov.w	r3, #2
 8003a42:	60fb      	str	r3, [r7, #12]
 8003a44:	e041      	b.n	8003aca <PWMSP001_lSetPwmFreqTimerConcat+0xae>
  }

  else
  {

    if(PwmTime > PWMSP001_MAX_VALUE)
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d917      	bls.n	8003a80 <PWMSP001_lSetPwmFreqTimerConcat+0x64>
    {
      do
      {
        PeriodVal = PeriodVal >> 1;
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8003a56:	61fb      	str	r3, [r7, #28]
        Count++;
 8003a58:	7cfb      	ldrb	r3, [r7, #19]
 8003a5a:	f103 0301 	add.w	r3, r3, #1
 8003a5e:	74fb      	strb	r3, [r7, #19]
      }while(PeriodVal >= PWMSP001_MAX_VALUE);
 8003a60:	69fa      	ldr	r2, [r7, #28]
 8003a62:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d8f2      	bhi.n	8003a50 <PWMSP001_lSetPwmFreqTimerConcat+0x34>

      MsbPeriodVal = ((uint32_t)1 << Count) -(uint32_t)1;
 8003a6a:	7cfb      	ldrb	r3, [r7, #19]
 8003a6c:	f04f 0201 	mov.w	r2, #1
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	f103 33ff 	add.w	r3, r3, #4294967295
 8003a78:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = PeriodVal;
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	617b      	str	r3, [r7, #20]
 8003a7e:	e004      	b.n	8003a8a <PWMSP001_lSetPwmFreqTimerConcat+0x6e>
    }
    else
    {
      LsbPeriodVal = PwmTime;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	617b      	str	r3, [r7, #20]
      MsbPeriodVal = (uint32_t)0x00;
 8003a84:	f04f 0300 	mov.w	r3, #0
 8003a88:	61bb      	str	r3, [r7, #24]
    }

    /*<<<DD_PWMSP001_API_16_4>>>*/
    if(HandlePtr->CountingModeType == PWMSP001_CENTER_ALIGNED)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d107      	bne.n	8003aa4 <PWMSP001_lSetPwmFreqTimerConcat+0x88>
    {
      MsbPeriodVal = MsbPeriodVal >> (uint32_t)1;
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8003a9a:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = LsbPeriodVal >> (uint32_t)1;
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8003aa2:	617b      	str	r3, [r7, #20]
    }

    HandlePtr->CC4yRegsPtr->PRS = LsbPeriodVal & 0xFFFFU;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	699a      	ldr	r2, [r3, #24]
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003aae:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003ab2:	6353      	str	r3, [r2, #52]	; 0x34
    HandlePtr->CC4yRegs1Ptr->PRS =MsbPeriodVal & 0xFFFFU;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	69da      	ldr	r2, [r3, #28]
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003abe:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003ac2:	6353      	str	r3, [r2, #52]	; 0x34

    /*<<<DD_PWMSP001_API_16_5>>>*/
    Status = (uint32_t)DAVEApp_SUCCESS;
 8003ac4:	f04f 0300 	mov.w	r3, #0
 8003ac8:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 8003aca:	68fb      	ldr	r3, [r7, #12]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr

08003ad8 <PWMSP001_SetTimerVal>:
status_t PWMSP001_SetTimerVal
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t TimerVal
)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8003ae2:	f04f 0301 	mov.w	r3, #1
 8003ae6:	60fb      	str	r3, [r7, #12]
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d004      	beq.n	8003afc <PWMSP001_SetTimerVal+0x24>
      (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af6:	781b      	ldrb	r3, [r3, #0]
    uint32_t TimerVal
)
{
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 8003af8:	2b03      	cmp	r3, #3
 8003afa:	d115      	bne.n	8003b28 <PWMSP001_SetTimerVal+0x50>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_7_1>>>*/
  else
  {
    HandlePtr->CC4yRegsPtr->TIMER = (uint32_t)TimerVal&0xFFFFU;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	699a      	ldr	r2, [r3, #24]
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003b06:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003b0a:	6713      	str	r3, [r2, #112]	; 0x70
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d105      	bne.n	8003b22 <PWMSP001_SetTimerVal+0x4a>
    {
      HandlePtr->CC4yRegs1Ptr->TIMER = (uint32_t)((uint32_t)TimerVal>>16U)&0xFFFFU;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8003b20:	671a      	str	r2, [r3, #112]	; 0x70
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8003b22:	f04f 0300 	mov.w	r3, #0
 8003b26:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 8003b28:	68fb      	ldr	r3, [r7, #12]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f107 0714 	add.w	r7, r7, #20
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bc80      	pop	{r7}
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop

08003b38 <PWMSP001_GetTimerStatus>:
status_t PWMSP001_GetTimerStatus
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* TimerStatus
)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8003b42:	f04f 0301 	mov.w	r3, #1
 8003b46:	60fb      	str	r3, [r7, #12]
  uint32_t SecondTimerStatus = (uint32_t)0;
 8003b48:	f04f 0300 	mov.w	r3, #0
 8003b4c:	60bb      	str	r3, [r7, #8]
  /*<<<DD_PWMSP001_API_8_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d01e      	beq.n	8003b96 <PWMSP001_GetTimerStatus+0x5e>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_8_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d10f      	bne.n	8003b82 <PWMSP001_GetTimerStatus+0x4a>
    {
      SecondTimerStatus = (uint32_t)(RD_REG(HandlePtr->CC4yRegs1Ptr->TCST,
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos));
      *TimerStatus = (uint32_t)((RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	4013      	ands	r3, r2
 8003b78:	f003 0201 	and.w	r2, r3, #1
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	e006      	b.n	8003b90 <PWMSP001_GetTimerStatus+0x58>
          SecondTimerStatus
      );
    }
    else
    {
      *TimerStatus = (uint32_t) RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f003 0201 	and.w	r2, r3, #1
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	601a      	str	r2, [r3, #0]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos);
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8003b90:	f04f 0300 	mov.w	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
  }
  return Status; 
 8003b96:	68fb      	ldr	r3, [r7, #12]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f107 0714 	add.w	r7, r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bc80      	pop	{r7}
 8003ba2:	4770      	bx	lr

08003ba4 <PWMSP001_GetTimerRegsVal>:
status_t PWMSP001_GetTimerRegsVal
(
    const PWMSP001_HandleType* HandlePtr,
    PWMSP001_TimerRegsType* TimerRegs
)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8003bae:	f04f 0301 	mov.w	r3, #1
 8003bb2:	60fb      	str	r3, [r7, #12]
  uint32_t ScndSlTMRVal = 0UL;
 8003bb4:	f04f 0300 	mov.w	r3, #0
 8003bb8:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_9_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d05e      	beq.n	8003c82 <PWMSP001_GetTimerRegsVal+0xde>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_9_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d143      	bne.n	8003c56 <PWMSP001_GetTimerRegsVal+0xb2>
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003bd8:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003be0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003be4:	ea4f 4313 	mov.w	r3, r3, lsr #16
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
 8003be8:	68ba      	ldr	r2, [r7, #8]
 8003bea:	431a      	orrs	r2, r3
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	609a      	str	r2, [r3, #8]
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
              CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos)));

      TimerRegs->CompReg = HandlePtr->CC4yRegs1Ptr->CRS; 
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg*= HandlePtr->CC4yRegsPtr->PRS;
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	6992      	ldr	r2, [r2, #24]
 8003c02:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c04:	fb02 f203 	mul.w	r2, r2, r3
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg += HandlePtr->CC4yRegsPtr->CRS;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c16:	18d2      	adds	r2, r2, r3
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegs1Ptr->PRS+ 1U;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	69db      	ldr	r3, [r3, #28]
 8003c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c22:	f103 0201 	add.w	r2, r3, #1
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg *= (uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c34:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003c38:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003c3c:	f103 0301 	add.w	r3, r3, #1
 8003c40:	fb03 f202 	mul.w	r2, r3, r2
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg += 1U ;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f103 0201 	add.w	r2, r3, #1
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	605a      	str	r2, [r3, #4]
 8003c54:	e012      	b.n	8003c7c <PWMSP001_GetTimerRegsVal+0xd8>
    }

    else
    {
      TimerRegs->TimerReg = (uint32_t)RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c5c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003c60:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003c64:	683a      	ldr	r2, [r7, #0]
 8003c66:	6093      	str	r3, [r2, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos);

      TimerRegs->CompReg = HandlePtr->CC4yRegsPtr->CRS;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	699b      	ldr	r3, [r3, #24]
 8003c76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	605a      	str	r2, [r3, #4]

    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8003c7c:	f04f 0300 	mov.w	r3, #0
 8003c80:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 8003c82:	68fb      	ldr	r3, [r7, #12]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	f107 0714 	add.w	r7, r7, #20
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bc80      	pop	{r7}
 8003c8e:	4770      	bx	lr

08003c90 <PWMSP001_GetPeriodReg>:
status_t PWMSP001_GetPeriodReg
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* PeriodReg
)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8003c9a:	f04f 0301 	mov.w	r3, #1
 8003c9e:	60fb      	str	r3, [r7, #12]

  /*<<<DD_PWMSP001_API_15_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d029      	beq.n	8003cfe <PWMSP001_GetPeriodReg+0x6e>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d11c      	bne.n	8003cee <PWMSP001_GetPeriodReg+0x5e>
    {
      *PeriodReg = (HandlePtr->CC4yRegs1Ptr->PRS + 1U);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cba:	f103 0201 	add.w	r2, r3, #1
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	601a      	str	r2, [r3, #0]
      *PeriodReg  *=(uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ccc:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8003cd0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003cd4:	f103 0301 	add.w	r3, r3, #1
 8003cd8:	fb03 f202 	mul.w	r2, r3, r2
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	601a      	str	r2, [r3, #0]
      *PeriodReg  += 1U;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f103 0201 	add.w	r2, r3, #1
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	e004      	b.n	8003cf8 <PWMSP001_GetPeriodReg+0x68>
    }
    else
    {
      *PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	601a      	str	r2, [r3, #0]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8003cf8:	f04f 0300 	mov.w	r3, #0
 8003cfc:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	f107 0714 	add.w	r7, r7, #20
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bc80      	pop	{r7}
 8003d0a:	4770      	bx	lr

08003d0c <PWMSP001_SWRequestShadowTransfer>:
 */
status_t PWMSP001_SWRequestShadowTransfer
(
    const PWMSP001_HandleType* HandlePtr
)
{
 8003d0c:	b490      	push	{r4, r7}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8003d14:	f04f 0301 	mov.w	r3, #1
 8003d18:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;

  /*<<<DD_PWMSP001_API_10_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d038      	beq.n	8003d96 <PWMSP001_SWRequestShadowTransfer+0x8a>
  }
  /*<<<DD_PWMSP001_API_10_2>>>*/
  else
  {
    /*Request shadow transfer for the First Slice*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d11e      	bne.n	8003d6c <PWMSP001_SWRequestShadowTransfer+0x60>
    {
      /*Request shadow transfer for the Second Slice*/
      Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003d34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003d38:	613b      	str	r3, [r7, #16]
      Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->SecondSlice);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d40:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003d44:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GCSS |=  ((uint32_t)0x01 << Temp1) | ((uint32_t)0x01 << Temp2);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6952      	ldr	r2, [r2, #20]
 8003d4e:	6911      	ldr	r1, [r2, #16]
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	f04f 0001 	mov.w	r0, #1
 8003d56:	fa00 f002 	lsl.w	r0, r0, r2
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	f04f 0401 	mov.w	r4, #1
 8003d60:	fa04 f202 	lsl.w	r2, r4, r2
 8003d64:	4302      	orrs	r2, r0
 8003d66:	430a      	orrs	r2, r1
 8003d68:	611a      	str	r2, [r3, #16]
 8003d6a:	e011      	b.n	8003d90 <PWMSP001_SWRequestShadowTransfer+0x84>
    }
    else
    {
      Temp3 =  (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003d72:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003d76:	60bb      	str	r3, [r7, #8]
      HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp3);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6952      	ldr	r2, [r2, #20]
 8003d80:	6911      	ldr	r1, [r2, #16]
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	f04f 0001 	mov.w	r0, #1
 8003d88:	fa00 f202 	lsl.w	r2, r0, r2
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	611a      	str	r2, [r3, #16]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8003d90:	f04f 0300 	mov.w	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8003d96:	697b      	ldr	r3, [r7, #20]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f107 0718 	add.w	r7, r7, #24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc90      	pop	{r4, r7}
 8003da2:	4770      	bx	lr

08003da4 <PWMSP001_ResetTrapFlag>:
/*<<<DD_PWMSP001_API_13>>>*/
/*
 * This function resets the trap flag if trap condition is inactive
 */
void PWMSP001_ResetTrapFlag(const PWMSP001_HandleType* HandlePtr)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
   if (HandlePtr->kTrapExitControl == (uint8_t)SET)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	7cdb      	ldrb	r3, [r3, #19]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d118      	bne.n	8003de6 <PWMSP001_ResetTrapFlag+0x42>
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_EVENT2_INTERRUPT);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	6992      	ldr	r2, [r2, #24]
 8003dbc:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8003dc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003dc4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d109      	bne.n	8003de6 <PWMSP001_ResetTrapFlag+0x42>
      {
        SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_EVENT2_INTERRUPT);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	69d2      	ldr	r2, [r2, #28]
 8003dda:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8003dde:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003de2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      }
    }
    SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	699b      	ldr	r3, [r3, #24]
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6992      	ldr	r2, [r2, #24]
 8003dee:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8003df2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003df6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d109      	bne.n	8003e18 <PWMSP001_ResetTrapFlag+0x74>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69db      	ldr	r3, [r3, #28]
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	69d2      	ldr	r2, [r2, #28]
 8003e0c:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 8003e10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e14:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
}
 8003e18:	f107 070c 	add.w	r7, r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bc80      	pop	{r7}
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop

08003e24 <PWMSP001_lConfigureSecondSlice>:
/*
 * This function configures second slice.
 */

void PWMSP001_lConfigureSecondSlice(const PWMSP001_HandleType* HandlePtr)
{
 8003e24:	b490      	push	{r4, r7}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	69db      	ldr	r3, [r3, #28]
 8003e30:	f04f 0207 	mov.w	r2, #7
 8003e34:	611a      	str	r2, [r3, #16]

  /*Set period and compare values for second slice*/
  HandlePtr->CC4yRegs1Ptr->PRS = (uint32_t)((HandlePtr->kPeriodVal & 0xFFFF0000U)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003e3e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8003e42:	635a      	str	r2, [r3, #52]	; 0x34
      >> 16U);
  HandlePtr->CC4yRegs1Ptr->CRS =(uint32_t)((HandlePtr->kCompareValue & 0xFFFF0000U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6892      	ldr	r2, [r2, #8]
 8003e4c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8003e50:	63da      	str	r2, [r3, #60]	; 0x3c
      >> 16U);

  HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TCE_Pos);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	69d2      	ldr	r2, [r2, #28]
 8003e5a:	6852      	ldr	r2, [r2, #4]
 8003e5c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003e60:	605a      	str	r2, [r3, #4]

  /*<<<DD_PWMSP001_nonAPI_1_3>>>*/
  if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	7bdb      	ldrb	r3, [r3, #15]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d127      	bne.n	8003eba <PWMSP001_lConfigureSecondSlice+0x96>
  {
    HandlePtr->CC4yRegs1Ptr->INS &=(uint32_t) ~(CCU4_CC4_INS_EV1EM_Msk | (uint32_t)CCU4_CC4_INS_LPF1M_Msk);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	69da      	ldr	r2, [r3, #28]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	69db      	ldr	r3, [r3, #28]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 8003e78:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003e7c:	6013      	str	r3, [r2, #0]
    HandlePtr->CC4yRegs1Ptr->CMC &=(uint32_t) ~(CCU4_CC4_CMC_ENDS_Msk);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69db      	ldr	r3, [r3, #28]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	69d2      	ldr	r2, [r2, #28]
 8003e86:	6852      	ldr	r2, [r2, #4]
 8003e88:	f022 020c 	bic.w	r2, r2, #12
 8003e8c:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr->INS |=(uint32_t)((((uint32_t)HandlePtr->kStopEdge  <<   \
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	69db      	ldr	r3, [r3, #28]
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	69d2      	ldr	r2, [r2, #28]
 8003e96:	6811      	ldr	r1, [r2, #0]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8003e9e:	ea4f 4282 	mov.w	r2, r2, lsl #18
 8003ea2:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	601a      	str	r2, [r3, #0]
      (uint32_t)CCU4_CC4_INS_EV1EM_Pos)& (uint32_t)CCU4_CC4_INS_EV1EM_Msk) | \
	    (((uint32_t)PWMSP001_LPF << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)& \
		  (uint32_t)CCU4_CC4_INS_LPF1M_Msk));
    HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<  \
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	69d2      	ldr	r2, [r2, #28]
 8003eb2:	6852      	ldr	r2, [r2, #4]
 8003eb4:	f042 0208 	orr.w	r2, r2, #8
 8003eb8:	605a      	str	r2, [r3, #4]
      (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
  }/*End of if (HandlePtr->kExtStopTrig == SET)*/

  /*<<<DD_PWMSP001_nonAPI_1_4>>>*/
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	7c5b      	ldrb	r3, [r3, #17]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d126      	bne.n	8003f10 <PWMSP001_lConfigureSecondSlice+0xec>
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	69da      	ldr	r2, [r3, #28]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 8003ed0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003ed4:	6013      	str	r3, [r2, #0]
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	69db      	ldr	r3, [r3, #28]
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	69d2      	ldr	r2, [r2, #28]
 8003ede:	6852      	ldr	r2, [r2, #4]
 8003ee0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003ee4:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	69d2      	ldr	r2, [r2, #28]
 8003eee:	6811      	ldr	r1, [r2, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	7812      	ldrb	r2, [r2, #0]
 8003ef4:	ea4f 6202 	mov.w	r2, r2, lsl #24
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 8003ef8:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8003efc:	430a      	orrs	r2, r1
 8003efe:	601a      	str	r2, [r3, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
                CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk) | (((uint32_t)0x00  << \
                    CCU4_CC4_INS_LPF2M_Pos)& (uint32_t)CCU4_CC4_INS_LPF2M_Msk)));
    HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	69db      	ldr	r3, [r3, #28]
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	69d2      	ldr	r2, [r2, #28]
 8003f08:	6852      	ldr	r2, [r2, #4]
 8003f0a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003f0e:	605a      	str	r2, [r3, #4]
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	69da      	ldr	r2, [r3, #28]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	69db      	ldr	r3, [r3, #28]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8003f1e:	f023 030b 	bic.w	r3, r3, #11
 8003f22:	6153      	str	r3, [r2, #20]
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	69db      	ldr	r3, [r3, #28]
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
 8003f2e:	f002 0101 	and.w	r1, r2, #1
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	7b12      	ldrb	r2, [r2, #12]
 8003f36:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8003f3a:	f002 0202 	and.w	r2, r2, #2
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
 8003f3e:	4311      	orrs	r1, r2
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8003f46:	ea4f 2282 	mov.w	r2, r2, lsl #10
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 8003f4a:	f402 6280 	and.w	r2, r2, #1024	; 0x400
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 8003f4e:	4311      	orrs	r1, r2
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 8003f56:	ea4f 2202 	mov.w	r2, r2, lsl #8
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 8003f5a:	f402 7240 	and.w	r2, r2, #768	; 0x300
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 8003f5e:	430a      	orrs	r2, r1
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 8003f60:	615a      	str	r2, [r3, #20]
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	69d2      	ldr	r2, [r2, #28]
 8003f6a:	6951      	ldr	r1, [r2, #20]
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8003f72:	ea4f 3242 	mov.w	r2, r2, lsl #13
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
 8003f76:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	615a      	str	r2, [r3, #20]
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
  WR_REG(HandlePtr->CC4yRegs1Ptr->DITS, (uint32_t)CCU4_CC4_DITS_DCVS_Msk, \
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	7b52      	ldrb	r2, [r2, #13]
 8003f86:	f002 010f 	and.w	r1, r2, #15
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	69d2      	ldr	r2, [r2, #28]
 8003f8e:	6a12      	ldr	r2, [r2, #32]
 8003f90:	f022 020f 	bic.w	r2, r2, #15
 8003f94:	430a      	orrs	r2, r1
 8003f96:	621a      	str	r2, [r3, #32]
    (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

  /*<<<DD_PWMSP001_API_non1_6>>>*/
  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	69db      	ldr	r3, [r3, #28]
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	7c92      	ldrb	r2, [r2, #18]
 8003fa0:	ea4f 5242 	mov.w	r2, r2, lsl #21
 8003fa4:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	69d2      	ldr	r2, [r2, #28]
 8003fac:	6952      	ldr	r2, [r2, #20]
 8003fae:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	7cd2      	ldrb	r2, [r2, #19]
 8003fbe:	ea4f 5282 	mov.w	r2, r2, lsl #22
 8003fc2:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	69d2      	ldr	r2, [r2, #28]
 8003fca:	6952      	ldr	r2, [r2, #20]
 8003fcc:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8003fd0:	430a      	orrs	r2, r1
 8003fd2:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk,\
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	69db      	ldr	r3, [r3, #28]
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	7c52      	ldrb	r2, [r2, #17]
 8003fdc:	ea4f 4242 	mov.w	r2, r2, lsl #17
 8003fe0:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	69d2      	ldr	r2, [r2, #28]
 8003fe8:	6952      	ldr	r2, [r2, #20]
 8003fea:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
  
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	69db      	ldr	r3, [r3, #28]
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8003ffc:	f002 010f 	and.w	r1, r2, #15
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	69d2      	ldr	r2, [r2, #28]
 8004004:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004006:	f022 020f 	bic.w	r2, r2, #15
 800400a:	430a      	orrs	r2, r1
 800400c:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	7c12      	ldrb	r2, [r2, #16]
 8004016:	619a      	str	r2, [r3, #24]

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6952      	ldr	r2, [r2, #20]
 8004020:	6911      	ldr	r1, [r2, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8004028:	ea4f 0282 	mov.w	r2, r2, lsl #2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 800402c:	f04f 0001 	mov.w	r0, #1
 8004030:	fa00 f002 	lsl.w	r0, r0, r2
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 800403a:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 800403e:	f102 0201 	add.w	r2, r2, #1

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 8004042:	f04f 0401 	mov.w	r4, #1
 8004046:	fa04 f202 	lsl.w	r2, r4, r2
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 800404a:	4310      	orrs	r0, r2
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 8004052:	ea4f 0282 	mov.w	r2, r2, lsl #2
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 8004056:	f102 0202 	add.w	r2, r2, #2

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 800405a:	f04f 0401 	mov.w	r4, #1
 800405e:	fa04 f202 	lsl.w	r2, r4, r2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 8004062:	4302      	orrs	r2, r0
 8004064:	430a      	orrs	r2, r1
 8004066:	611a      	str	r2, [r3, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
}
 8004068:	f107 0708 	add.w	r7, r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bc90      	pop	{r4, r7}
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop

08004074 <PWMSP001_EnableEvent>:
status_t PWMSP001_EnableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 8004074:	b480      	push	{r7}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	460b      	mov	r3, r1
 800407e:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8004080:	f04f 0301 	mov.w	r3, #1
 8004084:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d103      	bne.n	8004098 <PWMSP001_EnableEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8004090:	f04f 0301 	mov.w	r3, #1
 8004094:	60fb      	str	r3, [r7, #12]
 8004096:	e024      	b.n	80040e2 <PWMSP001_EnableEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d10e      	bne.n	80040c0 <PWMSP001_EnableEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	69d2      	ldr	r2, [r2, #28]
 80040aa:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 80040ae:	78fa      	ldrb	r2, [r7, #3]
 80040b0:	f04f 0001 	mov.w	r0, #1
 80040b4:	fa00 f202 	lsl.w	r2, r0, r2
 80040b8:	430a      	orrs	r2, r1
 80040ba:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 80040be:	e00d      	b.n	80040dc <PWMSP001_EnableEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	699b      	ldr	r3, [r3, #24]
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6992      	ldr	r2, [r2, #24]
 80040c8:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 80040cc:	78fa      	ldrb	r2, [r7, #3]
 80040ce:	f04f 0001 	mov.w	r0, #1
 80040d2:	fa00 f202 	lsl.w	r2, r0, r2
 80040d6:	430a      	orrs	r2, r1
 80040d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 80040dc:	f04f 0300 	mov.w	r3, #0
 80040e0:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 80040e2:	68fb      	ldr	r3, [r7, #12]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	f107 0714 	add.w	r7, r7, #20
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bc80      	pop	{r7}
 80040ee:	4770      	bx	lr

080040f0 <PWMSP001_DisableEvent>:
status_t PWMSP001_DisableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	460b      	mov	r3, r1
 80040fa:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80040fc:	f04f 0301 	mov.w	r3, #1
 8004100:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d103      	bne.n	8004114 <PWMSP001_DisableEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 800410c:	f04f 0301 	mov.w	r3, #1
 8004110:	60fb      	str	r3, [r7, #12]
 8004112:	e028      	b.n	8004166 <PWMSP001_DisableEvent+0x76>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 3020 	ldrb.w	r3, [r3, #32]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d110      	bne.n	8004140 <PWMSP001_DisableEvent+0x50>
    {
      CLR_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	69d2      	ldr	r2, [r2, #28]
 8004126:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 800412a:	78fa      	ldrb	r2, [r7, #3]
 800412c:	f04f 0001 	mov.w	r0, #1
 8004130:	fa00 f202 	lsl.w	r2, r0, r2
 8004134:	ea6f 0202 	mvn.w	r2, r2
 8004138:	400a      	ands	r2, r1
 800413a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 800413e:	e00f      	b.n	8004160 <PWMSP001_DisableEvent+0x70>
    }
    else
    {
      CLR_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	6992      	ldr	r2, [r2, #24]
 8004148:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 800414c:	78fa      	ldrb	r2, [r7, #3]
 800414e:	f04f 0001 	mov.w	r0, #1
 8004152:	fa00 f202 	lsl.w	r2, r0, r2
 8004156:	ea6f 0202 	mvn.w	r2, r2
 800415a:	400a      	ands	r2, r1
 800415c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8004160:	f04f 0300 	mov.w	r3, #0
 8004164:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 8004166:	68fb      	ldr	r3, [r7, #12]
}
 8004168:	4618      	mov	r0, r3
 800416a:	f107 0714 	add.w	r7, r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	bc80      	pop	{r7}
 8004172:	4770      	bx	lr

08004174 <PWMSP001_ClearPendingEvent>:
status_t PWMSP001_ClearPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 8004174:	b480      	push	{r7}
 8004176:	b085      	sub	sp, #20
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	460b      	mov	r3, r1
 800417e:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8004180:	f04f 0301 	mov.w	r3, #1
 8004184:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d103      	bne.n	8004198 <PWMSP001_ClearPendingEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 8004190:	f04f 0301 	mov.w	r3, #1
 8004194:	60fb      	str	r3, [r7, #12]
 8004196:	e024      	b.n	80041e2 <PWMSP001_ClearPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d10e      	bne.n	80041c0 <PWMSP001_ClearPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR,(uint8_t) Event);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	69d2      	ldr	r2, [r2, #28]
 80041aa:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80041ae:	78fa      	ldrb	r2, [r7, #3]
 80041b0:	f04f 0001 	mov.w	r0, #1
 80041b4:	fa00 f202 	lsl.w	r2, r0, r2
 80041b8:	430a      	orrs	r2, r1
 80041ba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80041be:	e00d      	b.n	80041dc <PWMSP001_ClearPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, (uint8_t)Event);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	699b      	ldr	r3, [r3, #24]
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	6992      	ldr	r2, [r2, #24]
 80041c8:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80041cc:	78fa      	ldrb	r2, [r7, #3]
 80041ce:	f04f 0001 	mov.w	r0, #1
 80041d2:	fa00 f202 	lsl.w	r2, r0, r2
 80041d6:	430a      	orrs	r2, r1
 80041d8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 80041dc:	f04f 0300 	mov.w	r3, #0
 80041e0:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 80041e2:	68fb      	ldr	r3, [r7, #12]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	f107 0714 	add.w	r7, r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bc80      	pop	{r7}
 80041ee:	4770      	bx	lr

080041f0 <PWMSP001_SetPendingEvent>:
status_t PWMSP001_SetPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	460b      	mov	r3, r1
 80041fa:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 80041fc:	f04f 0301 	mov.w	r3, #1
 8004200:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d103      	bne.n	8004214 <PWMSP001_SetPendingEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 800420c:	f04f 0301 	mov.w	r3, #1
 8004210:	60fb      	str	r3, [r7, #12]
 8004212:	e024      	b.n	800425e <PWMSP001_SetPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 3020 	ldrb.w	r3, [r3, #32]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d10e      	bne.n	800423c <PWMSP001_SetPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWS,(uint8_t)Event);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	69d2      	ldr	r2, [r2, #28]
 8004226:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 800422a:	78fa      	ldrb	r2, [r7, #3]
 800422c:	f04f 0001 	mov.w	r0, #1
 8004230:	fa00 f202 	lsl.w	r2, r0, r2
 8004234:	430a      	orrs	r2, r1
 8004236:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 800423a:	e00d      	b.n	8004258 <PWMSP001_SetPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWS, (uint8_t)Event);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	6992      	ldr	r2, [r2, #24]
 8004244:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 8004248:	78fa      	ldrb	r2, [r7, #3]
 800424a:	f04f 0001 	mov.w	r0, #1
 800424e:	fa00 f202 	lsl.w	r2, r0, r2
 8004252:	430a      	orrs	r2, r1
 8004254:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8004258:	f04f 0300 	mov.w	r3, #0
 800425c:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 800425e:	68fb      	ldr	r3, [r7, #12]
}
 8004260:	4618      	mov	r0, r3
 8004262:	f107 0714 	add.w	r7, r7, #20
 8004266:	46bd      	mov	sp, r7
 8004268:	bc80      	pop	{r7}
 800426a:	4770      	bx	lr

0800426c <PWMSP001_GetPendingEvent>:
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event,
    uint8_t*EvtStatus
)
{
 800426c:	b480      	push	{r7}
 800426e:	b087      	sub	sp, #28
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	460b      	mov	r3, r1
 8004276:	607a      	str	r2, [r7, #4]
 8004278:	72fb      	strb	r3, [r7, #11]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 800427a:	f04f 0301 	mov.w	r3, #1
 800427e:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d103      	bne.n	8004292 <PWMSP001_GetPendingEvent+0x26>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 800428a:	f04f 0301 	mov.w	r3, #1
 800428e:	617b      	str	r3, [r7, #20]
 8004290:	e038      	b.n	8004304 <PWMSP001_GetPendingEvent+0x98>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d118      	bne.n	80042ce <PWMSP001_GetPendingEvent+0x62>
    {

      if(RD_REG(HandlePtr->CC4yRegs1Ptr->INTS, ((uint32_t)0x01 <<(uint32_t)Event), (uint32_t)Event))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80042a4:	7afb      	ldrb	r3, [r7, #11]
 80042a6:	f04f 0101 	mov.w	r1, #1
 80042aa:	fa01 f303 	lsl.w	r3, r1, r3
 80042ae:	401a      	ands	r2, r3
 80042b0:	7afb      	ldrb	r3, [r7, #11]
 80042b2:	fa22 f303 	lsr.w	r3, r2, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d004      	beq.n	80042c4 <PWMSP001_GetPendingEvent+0x58>
	  {
	      *EvtStatus = (uint8_t)SET;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f04f 0201 	mov.w	r2, #1
 80042c0:	701a      	strb	r2, [r3, #0]
 80042c2:	e01c      	b.n	80042fe <PWMSP001_GetPendingEvent+0x92>
	  }
	  else
	  {
	      *EvtStatus = (uint8_t)RESET;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f04f 0200 	mov.w	r2, #0
 80042ca:	701a      	strb	r2, [r3, #0]
 80042cc:	e017      	b.n	80042fe <PWMSP001_GetPendingEvent+0x92>
	  }
    }
    else
    {
      if(RD_REG(HandlePtr->CC4yRegsPtr->INTS, ((uint32_t)0x01 << (uint32_t)Event),(uint32_t)Event))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80042d6:	7afb      	ldrb	r3, [r7, #11]
 80042d8:	f04f 0101 	mov.w	r1, #1
 80042dc:	fa01 f303 	lsl.w	r3, r1, r3
 80042e0:	401a      	ands	r2, r3
 80042e2:	7afb      	ldrb	r3, [r7, #11]
 80042e4:	fa22 f303 	lsr.w	r3, r2, r3
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d004      	beq.n	80042f6 <PWMSP001_GetPendingEvent+0x8a>
      {
        *EvtStatus = (uint8_t)SET;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f04f 0201 	mov.w	r2, #1
 80042f2:	701a      	strb	r2, [r3, #0]
 80042f4:	e003      	b.n	80042fe <PWMSP001_GetPendingEvent+0x92>
      }
      else
      {
        *EvtStatus = (uint8_t)RESET;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f04f 0200 	mov.w	r2, #0
 80042fc:	701a      	strb	r2, [r3, #0]
      }
      /* *EvtStatus = RD_REG(HandlePtr->CC4yRegsPtr->INTS, (0x01 << (uint8_t)Event),(uint8_t) Event)\
	   ? (uint8_t)SET : (uint8_t)RESET;	*/
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 80042fe:	f04f 0300 	mov.w	r3, #0
 8004302:	617b      	str	r3, [r7, #20]
  }
  return (Status);
 8004304:	697b      	ldr	r3, [r7, #20]
}
 8004306:	4618      	mov	r0, r3
 8004308:	f107 071c 	add.w	r7, r7, #28
 800430c:	46bd      	mov	sp, r7
 800430e:	bc80      	pop	{r7}
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop

08004314 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8004318:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800431c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004326:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 800432a:	4618      	mov	r0, r3
 800432c:	46bd      	mov	sp, r7
 800432e:	bc80      	pop	{r7}
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop

08004334 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	4603      	mov	r3, r0
 800433c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800433e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8004342:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004346:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800434a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800434e:	79f9      	ldrb	r1, [r7, #7]
 8004350:	f001 011f 	and.w	r1, r1, #31
 8004354:	f04f 0001 	mov.w	r0, #1
 8004358:	fa00 f101 	lsl.w	r1, r0, r1
 800435c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004360:	f107 070c 	add.w	r7, r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	bc80      	pop	{r7}
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop

0800436c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	4603      	mov	r3, r0
 8004374:	6039      	str	r1, [r7, #0]
 8004376:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8004378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800437c:	2b00      	cmp	r3, #0
 800437e:	da10      	bge.n	80043a2 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8004380:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004384:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004388:	79fa      	ldrb	r2, [r7, #7]
 800438a:	f002 020f 	and.w	r2, r2, #15
 800438e:	f1a2 0104 	sub.w	r1, r2, #4
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	b2d2      	uxtb	r2, r2
 8004396:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800439a:	b2d2      	uxtb	r2, r2
 800439c:	185b      	adds	r3, r3, r1
 800439e:	761a      	strb	r2, [r3, #24]
 80043a0:	e00d      	b.n	80043be <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80043a2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80043a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043aa:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	b2d2      	uxtb	r2, r2
 80043b2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80043b6:	b2d2      	uxtb	r2, r2
 80043b8:	185b      	adds	r3, r3, r1
 80043ba:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80043be:	f107 070c 	add.w	r7, r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr

080043c8 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b089      	sub	sp, #36	; 0x24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f003 0307 	and.w	r3, r3, #7
 80043da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	f1c3 0307 	rsb	r3, r3, #7
 80043e2:	2b06      	cmp	r3, #6
 80043e4:	bf28      	it	cs
 80043e6:	2306      	movcs	r3, #6
 80043e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	f103 0306 	add.w	r3, r3, #6
 80043f0:	2b06      	cmp	r3, #6
 80043f2:	d903      	bls.n	80043fc <NVIC_EncodePriority+0x34>
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80043fa:	e001      	b.n	8004400 <NVIC_EncodePriority+0x38>
 80043fc:	f04f 0300 	mov.w	r3, #0
 8004400:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	f04f 0201 	mov.w	r2, #1
 8004408:	fa02 f303 	lsl.w	r3, r2, r3
 800440c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004410:	461a      	mov	r2, r3
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	401a      	ands	r2, r3
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	f04f 0101 	mov.w	r1, #1
 8004422:	fa01 f303 	lsl.w	r3, r1, r3
 8004426:	f103 33ff 	add.w	r3, r3, #4294967295
 800442a:	4619      	mov	r1, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8004430:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8004432:	4618      	mov	r0, r3
 8004434:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8004438:	46bd      	mov	sp, r7
 800443a:	bc80      	pop	{r7}
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop

08004440 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	b2db      	uxtb	r3, r3
 800444e:	b25b      	sxtb	r3, r3
 8004450:	4618      	mov	r0, r3
 8004452:	f7ff ff6f 	bl	8004334 <NVIC_EnableIRQ>
}
 8004456:	f107 0708 	add.w	r7, r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop

08004460 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 8004466:	f04f 0300 	mov.w	r3, #0
 800446a:	607b      	str	r3, [r7, #4]
 800446c:	e00d      	b.n	800448a <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 800446e:	f240 0304 	movw	r3, #4
 8004472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800447c:	4618      	mov	r0, r3
 800447e:	f000 f80b 	bl	8004498 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f103 0301 	add.w	r3, r3, #1
 8004488:	607b      	str	r3, [r7, #4]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d9ee      	bls.n	800446e <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 8004490:	f107 0708 	add.w	r7, r7, #8
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 8004498:	b590      	push	{r4, r7, lr}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	b2dc      	uxtb	r4, r3
 80044a6:	f7ff ff35 	bl	8004314 <NVIC_GetPriorityGrouping>
 80044aa:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 80044b0:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 80044b6:	4608      	mov	r0, r1
 80044b8:	4611      	mov	r1, r2
 80044ba:	461a      	mov	r2, r3
 80044bc:	f7ff ff84 	bl	80043c8 <NVIC_EncodePriority>
 80044c0:	4603      	mov	r3, r0
 80044c2:	b262      	sxtb	r2, r4
 80044c4:	4610      	mov	r0, r2
 80044c6:	4619      	mov	r1, r3
 80044c8:	f7ff ff50 	bl	800436c <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	78db      	ldrb	r3, [r3, #3]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d102      	bne.n	80044da <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f7ff ffb3 	bl	8004440 <NVIC002_EnableIRQ>
	}
   
}
 80044da:	f107 070c 	add.w	r7, r7, #12
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd90      	pop	{r4, r7, pc}
 80044e2:	bf00      	nop

080044e4 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 0;
 80044e8:	f246 535c 	movw	r3, #25948	; 0x655c
 80044ec:	f6c0 0300 	movt	r3, #2048	; 0x800
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f04f 0200 	mov.w	r2, #0
 80044f6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 80044f8:	f246 535c 	movw	r3, #25948	; 0x655c
 80044fc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	f246 535c 	movw	r3, #25948	; 0x655c
 8004506:	f6c0 0300 	movt	r3, #2048	; 0x800
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	f023 0307 	bic.w	r3, r3, #7
 8004512:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 8004514:	f246 535c 	movw	r3, #25948	; 0x655c
 8004518:	f6c0 0300 	movt	r3, #2048	; 0x800
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	f246 535c 	movw	r3, #25948	; 0x655c
 8004522:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452a:	f043 0304 	orr.w	r3, r3, #4
 800452e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
 8004530:	f246 535c 	movw	r3, #25948	; 0x655c
 8004534:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	f246 535c 	movw	r3, #25948	; 0x655c
 800453e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 3 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 1U<< 3;
 8004548:	f246 5364 	movw	r3, #25956	; 0x6564
 800454c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f04f 0208 	mov.w	r2, #8
 8004556:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD3_Msk));
 8004558:	f246 5364 	movw	r3, #25956	; 0x6564
 800455c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	f246 5364 	movw	r3, #25956	; 0x6564
 8004566:	f6c0 0300 	movt	r3, #2048	; 0x800
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004572:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD3_Pos) & \
 8004574:	f246 5364 	movw	r3, #25956	; 0x6564
 8004578:	f6c0 0300 	movt	r3, #2048	; 0x800
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	f246 5364 	movw	r3, #25956	; 0x6564
 8004582:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800458e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD3_Msk);
  IO004_Handle1.PortRegs->IOCR0 |= (0U << 27);   
 8004590:	f246 5364 	movw	r3, #25956	; 0x6564
 8004594:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004598:	685a      	ldr	r2, [r3, #4]
 800459a:	f246 5364 	movw	r3, #25956	; 0x6564
 800459e:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	6113      	str	r3, [r2, #16]

  /* Configuration of 2 Port 8 based on User configuration */
  IO004_Handle10.PortRegs->OMR = 0U<< 8;
 80045a8:	f246 536c 	movw	r3, #25964	; 0x656c
 80045ac:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f04f 0200 	mov.w	r2, #0
 80045b6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle10.PortRegs->PDR1  &= (uint32_t)(~(PORT2_PDR1_PD8_Msk));
 80045b8:	f246 536c 	movw	r3, #25964	; 0x656c
 80045bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	f246 536c 	movw	r3, #25964	; 0x656c
 80045c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ce:	f023 0307 	bic.w	r3, r3, #7
 80045d2:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle10.PortRegs->PDR1  |= (uint32_t)((4UL << PORT2_PDR1_PD8_Pos) & \
 80045d4:	f246 536c 	movw	r3, #25964	; 0x656c
 80045d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	f246 536c 	movw	r3, #25964	; 0x656c
 80045e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ea:	f043 0304 	orr.w	r3, r3, #4
 80045ee:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT2_PDR1_PD8_Msk);
  IO004_Handle10.PortRegs->IOCR8 |= (0U << 3);   
 80045f0:	f246 536c 	movw	r3, #25964	; 0x656c
 80045f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	f246 536c 	movw	r3, #25964	; 0x656c
 80045fe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	6193      	str	r3, [r2, #24]

  /* Configuration of 2 Port 5 based on User configuration */
  IO004_Handle11.PortRegs->OMR = 0U<< 5;
 8004608:	f246 5374 	movw	r3, #25972	; 0x6574
 800460c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f04f 0200 	mov.w	r2, #0
 8004616:	605a      	str	r2, [r3, #4]
  
  IO004_Handle11.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD5_Msk));
 8004618:	f246 5374 	movw	r3, #25972	; 0x6574
 800461c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004620:	685a      	ldr	r2, [r3, #4]
 8004622:	f246 5374 	movw	r3, #25972	; 0x6574
 8004626:	f6c0 0300 	movt	r3, #2048	; 0x800
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004632:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle11.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD5_Pos) & \
 8004634:	f246 5374 	movw	r3, #25972	; 0x6574
 8004638:	f6c0 0300 	movt	r3, #2048	; 0x800
 800463c:	685a      	ldr	r2, [r3, #4]
 800463e:	f246 5374 	movw	r3, #25972	; 0x6574
 8004642:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800464e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD5_Msk);
  IO004_Handle11.PortRegs->IOCR4 |= (0U << 11);   
 8004650:	f246 5374 	movw	r3, #25972	; 0x6574
 8004654:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	f246 5374 	movw	r3, #25972	; 0x6574
 800465e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	6153      	str	r3, [r2, #20]

  /* Configuration of 2 Port 4 based on User configuration */
  IO004_Handle12.PortRegs->OMR = 0U<< 4;
 8004668:	f246 537c 	movw	r3, #25980	; 0x657c
 800466c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f04f 0200 	mov.w	r2, #0
 8004676:	605a      	str	r2, [r3, #4]
  
  IO004_Handle12.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD4_Msk));
 8004678:	f246 537c 	movw	r3, #25980	; 0x657c
 800467c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004680:	685a      	ldr	r2, [r3, #4]
 8004682:	f246 537c 	movw	r3, #25980	; 0x657c
 8004686:	f6c0 0300 	movt	r3, #2048	; 0x800
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8004692:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle12.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD4_Pos) & \
 8004694:	f246 537c 	movw	r3, #25980	; 0x657c
 8004698:	f6c0 0300 	movt	r3, #2048	; 0x800
 800469c:	685a      	ldr	r2, [r3, #4]
 800469e:	f246 537c 	movw	r3, #25980	; 0x657c
 80046a2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046ae:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD4_Msk);
  IO004_Handle12.PortRegs->IOCR4 |= (0U << 3);   
 80046b0:	f246 537c 	movw	r3, #25980	; 0x657c
 80046b4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046b8:	685a      	ldr	r2, [r3, #4]
 80046ba:	f246 537c 	movw	r3, #25980	; 0x657c
 80046be:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	6153      	str	r3, [r2, #20]

  /* Configuration of 2 Port 3 based on User configuration */
  IO004_Handle13.PortRegs->OMR = 0U<< 3;
 80046c8:	f246 5384 	movw	r3, #25988	; 0x6584
 80046cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle13.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD3_Msk));
 80046d8:	f246 5384 	movw	r3, #25988	; 0x6584
 80046dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	f246 5384 	movw	r3, #25988	; 0x6584
 80046e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046f2:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle13.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD3_Pos) & \
 80046f4:	f246 5384 	movw	r3, #25988	; 0x6584
 80046f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046fc:	685a      	ldr	r2, [r3, #4]
 80046fe:	f246 5384 	movw	r3, #25988	; 0x6584
 8004702:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800470e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD3_Msk);
  IO004_Handle13.PortRegs->IOCR0 |= (0U << 27);   
 8004710:	f246 5384 	movw	r3, #25988	; 0x6584
 8004714:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004718:	685a      	ldr	r2, [r3, #4]
 800471a:	f246 5384 	movw	r3, #25988	; 0x6584
 800471e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	6113      	str	r3, [r2, #16]

  /* Configuration of 2 Port 2 based on User configuration */
  IO004_Handle14.PortRegs->OMR = 0U<< 2;
 8004728:	f246 538c 	movw	r3, #25996	; 0x658c
 800472c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f04f 0200 	mov.w	r2, #0
 8004736:	605a      	str	r2, [r3, #4]
  
  IO004_Handle14.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD2_Msk));
 8004738:	f246 538c 	movw	r3, #25996	; 0x658c
 800473c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	f246 538c 	movw	r3, #25996	; 0x658c
 8004746:	f6c0 0300 	movt	r3, #2048	; 0x800
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004752:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle14.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD2_Pos) & \
 8004754:	f246 538c 	movw	r3, #25996	; 0x658c
 8004758:	f6c0 0300 	movt	r3, #2048	; 0x800
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	f246 538c 	movw	r3, #25996	; 0x658c
 8004762:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800476e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT2_PDR0_PD2_Msk);
  IO004_Handle14.PortRegs->IOCR0 |= (0U << 19);   
 8004770:	f246 538c 	movw	r3, #25996	; 0x658c
 8004774:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	f246 538c 	movw	r3, #25996	; 0x658c
 800477e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	6113      	str	r3, [r2, #16]

  /* Configuration of 0 Port 12 based on User configuration */
  IO004_Handle15.PortRegs->OMR = 0U<< 12;
 8004788:	f246 5394 	movw	r3, #26004	; 0x6594
 800478c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f04f 0200 	mov.w	r2, #0
 8004796:	605a      	str	r2, [r3, #4]
  
  IO004_Handle15.PortRegs->PDR1  &= (uint32_t)(~(PORT0_PDR1_PD12_Msk));
 8004798:	f246 5394 	movw	r3, #26004	; 0x6594
 800479c:	f6c0 0300 	movt	r3, #2048	; 0x800
 80047a0:	685a      	ldr	r2, [r3, #4]
 80047a2:	f246 5394 	movw	r3, #26004	; 0x6594
 80047a6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ae:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 80047b2:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle15.PortRegs->PDR1  |= (uint32_t)((4UL << PORT0_PDR1_PD12_Pos) & \
 80047b4:	f246 5394 	movw	r3, #26004	; 0x6594
 80047b8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80047bc:	685a      	ldr	r2, [r3, #4]
 80047be:	f246 5394 	movw	r3, #26004	; 0x6594
 80047c2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047ce:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT0_PDR1_PD12_Msk);
  IO004_Handle15.PortRegs->IOCR12 |= (0U << 3);   
 80047d0:	f246 5394 	movw	r3, #26004	; 0x6594
 80047d4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	f246 5394 	movw	r3, #26004	; 0x6594
 80047de:	f6c0 0300 	movt	r3, #2048	; 0x800
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	69db      	ldr	r3, [r3, #28]
 80047e6:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 2 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 2;
 80047e8:	f246 539c 	movw	r3, #26012	; 0x659c
 80047ec:	f6c0 0300 	movt	r3, #2048	; 0x800
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f04f 0200 	mov.w	r2, #0
 80047f6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD2_Msk));
 80047f8:	f246 539c 	movw	r3, #26012	; 0x659c
 80047fc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	f246 539c 	movw	r3, #26012	; 0x659c
 8004806:	f6c0 0300 	movt	r3, #2048	; 0x800
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004812:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD2_Pos) & \
 8004814:	f246 539c 	movw	r3, #26012	; 0x659c
 8004818:	f6c0 0300 	movt	r3, #2048	; 0x800
 800481c:	685a      	ldr	r2, [r3, #4]
 800481e:	f246 539c 	movw	r3, #26012	; 0x659c
 8004822:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800482e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD2_Msk);
  IO004_Handle2.PortRegs->IOCR0 |= (0U << 19);   
 8004830:	f246 539c 	movw	r3, #26012	; 0x659c
 8004834:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	f246 539c 	movw	r3, #26012	; 0x659c
 800483e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 9 based on User configuration */
  IO004_Handle3.PortRegs->OMR = 0U<< 9;
 8004848:	f246 53a4 	movw	r3, #26020	; 0x65a4
 800484c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f04f 0200 	mov.w	r2, #0
 8004856:	605a      	str	r2, [r3, #4]
  
  IO004_Handle3.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD9_Msk));
 8004858:	f246 53a4 	movw	r3, #26020	; 0x65a4
 800485c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004860:	685a      	ldr	r2, [r3, #4]
 8004862:	f246 53a4 	movw	r3, #26020	; 0x65a4
 8004866:	f6c0 0300 	movt	r3, #2048	; 0x800
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004872:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle3.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD9_Pos) & \
 8004874:	f246 53a4 	movw	r3, #26020	; 0x65a4
 8004878:	f6c0 0300 	movt	r3, #2048	; 0x800
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	f246 53a4 	movw	r3, #26020	; 0x65a4
 8004882:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800488e:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD9_Msk);
  IO004_Handle3.PortRegs->IOCR8 |= (0U << 11);   
 8004890:	f246 53a4 	movw	r3, #26020	; 0x65a4
 8004894:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	f246 53a4 	movw	r3, #26020	; 0x65a4
 800489e:	f6c0 0300 	movt	r3, #2048	; 0x800
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	6193      	str	r3, [r2, #24]

  /* Configuration of 5 Port 7 based on User configuration */
  IO004_Handle4.PortRegs->OMR = 0U<< 7;
 80048a8:	f246 53ac 	movw	r3, #26028	; 0x65ac
 80048ac:	f6c0 0300 	movt	r3, #2048	; 0x800
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f04f 0200 	mov.w	r2, #0
 80048b6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle4.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
 80048b8:	f246 53ac 	movw	r3, #26028	; 0x65ac
 80048bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80048c0:	685a      	ldr	r2, [r3, #4]
 80048c2:	f246 53ac 	movw	r3, #26028	; 0x65ac
 80048c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ce:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80048d2:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle4.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
 80048d4:	f246 53ac 	movw	r3, #26028	; 0x65ac
 80048d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	f246 53ac 	movw	r3, #26028	; 0x65ac
 80048e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80048ee:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT5_PDR0_PD7_Msk);
  IO004_Handle4.PortRegs->IOCR4 |= (0U << 27);   
 80048f0:	f246 53ac 	movw	r3, #26028	; 0x65ac
 80048f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80048f8:	685a      	ldr	r2, [r3, #4]
 80048fa:	f246 53ac 	movw	r3, #26028	; 0x65ac
 80048fe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	6153      	str	r3, [r2, #20]

  /* Configuration of 3 Port 3 based on User configuration */
  IO004_Handle6.PortRegs->OMR = 0U<< 3;
 8004908:	f246 53b4 	movw	r3, #26036	; 0x65b4
 800490c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f04f 0200 	mov.w	r2, #0
 8004916:	605a      	str	r2, [r3, #4]
  
  IO004_Handle6.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD3_Msk));
 8004918:	f246 53b4 	movw	r3, #26036	; 0x65b4
 800491c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	f246 53b4 	movw	r3, #26036	; 0x65b4
 8004926:	f6c0 0300 	movt	r3, #2048	; 0x800
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004932:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle6.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD3_Pos) & \
 8004934:	f246 53b4 	movw	r3, #26036	; 0x65b4
 8004938:	f6c0 0300 	movt	r3, #2048	; 0x800
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	f246 53b4 	movw	r3, #26036	; 0x65b4
 8004942:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800494e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD3_Msk);
  IO004_Handle6.PortRegs->IOCR0 |= (0U << 27);   
 8004950:	f246 53b4 	movw	r3, #26036	; 0x65b4
 8004954:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004958:	685a      	ldr	r2, [r3, #4]
 800495a:	f246 53b4 	movw	r3, #26036	; 0x65b4
 800495e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 8 based on User configuration */
  IO004_Handle7.PortRegs->OMR = 1U<< 8;
 8004968:	f246 53bc 	movw	r3, #26044	; 0x65bc
 800496c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004976:	605a      	str	r2, [r3, #4]
  
  IO004_Handle7.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD8_Msk));
 8004978:	f246 53bc 	movw	r3, #26044	; 0x65bc
 800497c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	f246 53bc 	movw	r3, #26044	; 0x65bc
 8004986:	f6c0 0300 	movt	r3, #2048	; 0x800
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498e:	f023 0307 	bic.w	r3, r3, #7
 8004992:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle7.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD8_Pos) & \
 8004994:	f246 53bc 	movw	r3, #26044	; 0x65bc
 8004998:	f6c0 0300 	movt	r3, #2048	; 0x800
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	f246 53bc 	movw	r3, #26044	; 0x65bc
 80049a2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049aa:	f043 0304 	orr.w	r3, r3, #4
 80049ae:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD8_Msk);
  IO004_Handle7.PortRegs->IOCR8 |= (0U << 3);   
 80049b0:	f246 53bc 	movw	r3, #26044	; 0x65bc
 80049b4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	f246 53bc 	movw	r3, #26044	; 0x65bc
 80049be:	f6c0 0300 	movt	r3, #2048	; 0x800
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	6193      	str	r3, [r2, #24]

  /* Configuration of 0 Port 7 based on User configuration */
  IO004_Handle8.PortRegs->OMR = 0U<< 7;
 80049c8:	f246 53c4 	movw	r3, #26052	; 0x65c4
 80049cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f04f 0200 	mov.w	r2, #0
 80049d6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle8.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD7_Msk));
 80049d8:	f246 53c4 	movw	r3, #26052	; 0x65c4
 80049dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	f246 53c4 	movw	r3, #26052	; 0x65c4
 80049e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80049f2:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle8.PortRegs->PDR0   |= (uint32_t)((0UL << PORT0_PDR0_PD7_Pos) & \
 80049f4:	f246 53c4 	movw	r3, #26052	; 0x65c4
 80049f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80049fc:	685a      	ldr	r2, [r3, #4]
 80049fe:	f246 53c4 	movw	r3, #26052	; 0x65c4
 8004a02:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD7_Msk);
  IO004_Handle8.PortRegs->IOCR4 |= (0U << 27);   
 8004a0c:	f246 53c4 	movw	r3, #26052	; 0x65c4
 8004a10:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a14:	685a      	ldr	r2, [r3, #4]
 8004a16:	f246 53c4 	movw	r3, #26052	; 0x65c4
 8004a1a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	6153      	str	r3, [r2, #20]

  /* Configuration of 5 Port 6 based on User configuration */
  IO004_Handle9.PortRegs->OMR = 0U<< 6;
 8004a24:	f246 53cc 	movw	r3, #26060	; 0x65cc
 8004a28:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f04f 0200 	mov.w	r2, #0
 8004a32:	605a      	str	r2, [r3, #4]
  
  IO004_Handle9.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD6_Msk));
 8004a34:	f246 53cc 	movw	r3, #26060	; 0x65cc
 8004a38:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	f246 53cc 	movw	r3, #26060	; 0x65cc
 8004a42:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004a4e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle9.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD6_Pos) & \
 8004a50:	f246 53cc 	movw	r3, #26060	; 0x65cc
 8004a54:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	f246 53cc 	movw	r3, #26060	; 0x65cc
 8004a5e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a6a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT5_PDR0_PD6_Msk);
  IO004_Handle9.PortRegs->IOCR4 |= (0U << 19);
 8004a6c:	f246 53cc 	movw	r3, #26060	; 0x65cc
 8004a70:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	f246 53cc 	movw	r3, #26060	; 0x65cc
 8004a7a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	6153      	str	r3, [r2, #20]
}
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bc80      	pop	{r7}
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop

08004a8c <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b085      	sub	sp, #20
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	460b      	mov	r3, r1
 8004a96:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	785b      	ldrb	r3, [r3, #1]
 8004a9c:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8004a9e:	7bfb      	ldrb	r3, [r7, #15]
 8004aa0:	2b03      	cmp	r3, #3
 8004aa2:	d823      	bhi.n	8004aec <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	6852      	ldr	r2, [r2, #4]
 8004aac:	6911      	ldr	r1, [r2, #16]
 8004aae:	7bfa      	ldrb	r2, [r7, #15]
 8004ab0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004ab4:	f102 0203 	add.w	r2, r2, #3
 8004ab8:	f04f 001f 	mov.w	r0, #31
 8004abc:	fa00 f202 	lsl.w	r2, r0, r2
 8004ac0:	ea6f 0202 	mvn.w	r2, r2
 8004ac4:	400a      	ands	r2, r1
 8004ac6:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	6852      	ldr	r2, [r2, #4]
 8004ad0:	6911      	ldr	r1, [r2, #16]
 8004ad2:	78fa      	ldrb	r2, [r7, #3]
 8004ad4:	f002 001f 	and.w	r0, r2, #31
 8004ad8:	7bfa      	ldrb	r2, [r7, #15]
 8004ada:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004ade:	f102 0203 	add.w	r2, r2, #3
 8004ae2:	fa00 f202 	lsl.w	r2, r0, r2
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	611a      	str	r2, [r3, #16]
 8004aea:	e088      	b.n	8004bfe <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8004aec:	7bfb      	ldrb	r3, [r7, #15]
 8004aee:	2b03      	cmp	r3, #3
 8004af0:	d92a      	bls.n	8004b48 <IO004_DisableOutputDriver+0xbc>
 8004af2:	7bfb      	ldrb	r3, [r7, #15]
 8004af4:	2b07      	cmp	r3, #7
 8004af6:	d827      	bhi.n	8004b48 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	f1a3 0304 	sub.w	r3, r3, #4
 8004afe:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6852      	ldr	r2, [r2, #4]
 8004b08:	6951      	ldr	r1, [r2, #20]
 8004b0a:	7bfa      	ldrb	r2, [r7, #15]
 8004b0c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004b10:	f102 0203 	add.w	r2, r2, #3
 8004b14:	f04f 001f 	mov.w	r0, #31
 8004b18:	fa00 f202 	lsl.w	r2, r0, r2
 8004b1c:	ea6f 0202 	mvn.w	r2, r2
 8004b20:	400a      	ands	r2, r1
 8004b22:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	6852      	ldr	r2, [r2, #4]
 8004b2c:	6951      	ldr	r1, [r2, #20]
 8004b2e:	78fa      	ldrb	r2, [r7, #3]
 8004b30:	f002 001f 	and.w	r0, r2, #31
 8004b34:	7bfa      	ldrb	r2, [r7, #15]
 8004b36:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004b3a:	f102 0203 	add.w	r2, r2, #3
 8004b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8004b42:	430a      	orrs	r2, r1
 8004b44:	615a      	str	r2, [r3, #20]
 8004b46:	e05a      	b.n	8004bfe <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8004b48:	7bfb      	ldrb	r3, [r7, #15]
 8004b4a:	2b07      	cmp	r3, #7
 8004b4c:	d92a      	bls.n	8004ba4 <IO004_DisableOutputDriver+0x118>
 8004b4e:	7bfb      	ldrb	r3, [r7, #15]
 8004b50:	2b0b      	cmp	r3, #11
 8004b52:	d827      	bhi.n	8004ba4 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8004b54:	7bfb      	ldrb	r3, [r7, #15]
 8004b56:	f1a3 0308 	sub.w	r3, r3, #8
 8004b5a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	6852      	ldr	r2, [r2, #4]
 8004b64:	6991      	ldr	r1, [r2, #24]
 8004b66:	7bfa      	ldrb	r2, [r7, #15]
 8004b68:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004b6c:	f102 0203 	add.w	r2, r2, #3
 8004b70:	f04f 001f 	mov.w	r0, #31
 8004b74:	fa00 f202 	lsl.w	r2, r0, r2
 8004b78:	ea6f 0202 	mvn.w	r2, r2
 8004b7c:	400a      	ands	r2, r1
 8004b7e:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6852      	ldr	r2, [r2, #4]
 8004b88:	6991      	ldr	r1, [r2, #24]
 8004b8a:	78fa      	ldrb	r2, [r7, #3]
 8004b8c:	f002 001f 	and.w	r0, r2, #31
 8004b90:	7bfa      	ldrb	r2, [r7, #15]
 8004b92:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004b96:	f102 0203 	add.w	r2, r2, #3
 8004b9a:	fa00 f202 	lsl.w	r2, r0, r2
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	619a      	str	r2, [r3, #24]
 8004ba2:	e02c      	b.n	8004bfe <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8004ba4:	7bfb      	ldrb	r3, [r7, #15]
 8004ba6:	2b0b      	cmp	r3, #11
 8004ba8:	d929      	bls.n	8004bfe <IO004_DisableOutputDriver+0x172>
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
 8004bac:	2b0f      	cmp	r3, #15
 8004bae:	d826      	bhi.n	8004bfe <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8004bb0:	7bfb      	ldrb	r3, [r7, #15]
 8004bb2:	f1a3 030c 	sub.w	r3, r3, #12
 8004bb6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	6852      	ldr	r2, [r2, #4]
 8004bc0:	69d1      	ldr	r1, [r2, #28]
 8004bc2:	7bfa      	ldrb	r2, [r7, #15]
 8004bc4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004bc8:	f102 0203 	add.w	r2, r2, #3
 8004bcc:	f04f 001f 	mov.w	r0, #31
 8004bd0:	fa00 f202 	lsl.w	r2, r0, r2
 8004bd4:	ea6f 0202 	mvn.w	r2, r2
 8004bd8:	400a      	ands	r2, r1
 8004bda:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	6852      	ldr	r2, [r2, #4]
 8004be4:	69d1      	ldr	r1, [r2, #28]
 8004be6:	78fa      	ldrb	r2, [r7, #3]
 8004be8:	f002 001f 	and.w	r0, r2, #31
 8004bec:	7bfa      	ldrb	r2, [r7, #15]
 8004bee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004bf2:	f102 0203 	add.w	r2, r2, #3
 8004bf6:	fa00 f202 	lsl.w	r2, r0, r2
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8004bfe:	f107 0714 	add.w	r7, r7, #20
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr

08004c08 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	460b      	mov	r3, r1
 8004c12:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	785b      	ldrb	r3, [r3, #1]
 8004c18:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
 8004c1c:	2b03      	cmp	r3, #3
 8004c1e:	d823      	bhi.n	8004c68 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	6852      	ldr	r2, [r2, #4]
 8004c28:	6911      	ldr	r1, [r2, #16]
 8004c2a:	7bfa      	ldrb	r2, [r7, #15]
 8004c2c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004c30:	f102 0203 	add.w	r2, r2, #3
 8004c34:	f04f 001f 	mov.w	r0, #31
 8004c38:	fa00 f202 	lsl.w	r2, r0, r2
 8004c3c:	ea6f 0202 	mvn.w	r2, r2
 8004c40:	400a      	ands	r2, r1
 8004c42:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	6852      	ldr	r2, [r2, #4]
 8004c4c:	6911      	ldr	r1, [r2, #16]
 8004c4e:	78fa      	ldrb	r2, [r7, #3]
 8004c50:	f002 001f 	and.w	r0, r2, #31
 8004c54:	7bfa      	ldrb	r2, [r7, #15]
 8004c56:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004c5a:	f102 0203 	add.w	r2, r2, #3
 8004c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8004c62:	430a      	orrs	r2, r1
 8004c64:	611a      	str	r2, [r3, #16]
 8004c66:	e088      	b.n	8004d7a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8004c68:	7bfb      	ldrb	r3, [r7, #15]
 8004c6a:	2b03      	cmp	r3, #3
 8004c6c:	d92a      	bls.n	8004cc4 <IO004_EnableOutputDriver+0xbc>
 8004c6e:	7bfb      	ldrb	r3, [r7, #15]
 8004c70:	2b07      	cmp	r3, #7
 8004c72:	d827      	bhi.n	8004cc4 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
 8004c76:	f1a3 0304 	sub.w	r3, r3, #4
 8004c7a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6852      	ldr	r2, [r2, #4]
 8004c84:	6951      	ldr	r1, [r2, #20]
 8004c86:	7bfa      	ldrb	r2, [r7, #15]
 8004c88:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004c8c:	f102 0203 	add.w	r2, r2, #3
 8004c90:	f04f 001f 	mov.w	r0, #31
 8004c94:	fa00 f202 	lsl.w	r2, r0, r2
 8004c98:	ea6f 0202 	mvn.w	r2, r2
 8004c9c:	400a      	ands	r2, r1
 8004c9e:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6852      	ldr	r2, [r2, #4]
 8004ca8:	6951      	ldr	r1, [r2, #20]
 8004caa:	78fa      	ldrb	r2, [r7, #3]
 8004cac:	f002 001f 	and.w	r0, r2, #31
 8004cb0:	7bfa      	ldrb	r2, [r7, #15]
 8004cb2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004cb6:	f102 0203 	add.w	r2, r2, #3
 8004cba:	fa00 f202 	lsl.w	r2, r0, r2
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	615a      	str	r2, [r3, #20]
 8004cc2:	e05a      	b.n	8004d7a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	2b07      	cmp	r3, #7
 8004cc8:	d92a      	bls.n	8004d20 <IO004_EnableOutputDriver+0x118>
 8004cca:	7bfb      	ldrb	r3, [r7, #15]
 8004ccc:	2b0b      	cmp	r3, #11
 8004cce:	d827      	bhi.n	8004d20 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	f1a3 0308 	sub.w	r3, r3, #8
 8004cd6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	6852      	ldr	r2, [r2, #4]
 8004ce0:	6991      	ldr	r1, [r2, #24]
 8004ce2:	7bfa      	ldrb	r2, [r7, #15]
 8004ce4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004ce8:	f102 0203 	add.w	r2, r2, #3
 8004cec:	f04f 001f 	mov.w	r0, #31
 8004cf0:	fa00 f202 	lsl.w	r2, r0, r2
 8004cf4:	ea6f 0202 	mvn.w	r2, r2
 8004cf8:	400a      	ands	r2, r1
 8004cfa:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	6852      	ldr	r2, [r2, #4]
 8004d04:	6991      	ldr	r1, [r2, #24]
 8004d06:	78fa      	ldrb	r2, [r7, #3]
 8004d08:	f002 001f 	and.w	r0, r2, #31
 8004d0c:	7bfa      	ldrb	r2, [r7, #15]
 8004d0e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004d12:	f102 0203 	add.w	r2, r2, #3
 8004d16:	fa00 f202 	lsl.w	r2, r0, r2
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	619a      	str	r2, [r3, #24]
 8004d1e:	e02c      	b.n	8004d7a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8004d20:	7bfb      	ldrb	r3, [r7, #15]
 8004d22:	2b0b      	cmp	r3, #11
 8004d24:	d929      	bls.n	8004d7a <IO004_EnableOutputDriver+0x172>
 8004d26:	7bfb      	ldrb	r3, [r7, #15]
 8004d28:	2b0f      	cmp	r3, #15
 8004d2a:	d826      	bhi.n	8004d7a <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
 8004d2e:	f1a3 030c 	sub.w	r3, r3, #12
 8004d32:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	6852      	ldr	r2, [r2, #4]
 8004d3c:	69d1      	ldr	r1, [r2, #28]
 8004d3e:	7bfa      	ldrb	r2, [r7, #15]
 8004d40:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004d44:	f102 0203 	add.w	r2, r2, #3
 8004d48:	f04f 001f 	mov.w	r0, #31
 8004d4c:	fa00 f202 	lsl.w	r2, r0, r2
 8004d50:	ea6f 0202 	mvn.w	r2, r2
 8004d54:	400a      	ands	r2, r1
 8004d56:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6852      	ldr	r2, [r2, #4]
 8004d60:	69d1      	ldr	r1, [r2, #28]
 8004d62:	78fa      	ldrb	r2, [r7, #3]
 8004d64:	f002 001f 	and.w	r0, r2, #31
 8004d68:	7bfa      	ldrb	r2, [r7, #15]
 8004d6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004d6e:	f102 0203 	add.w	r2, r2, #3
 8004d72:	fa00 f202 	lsl.w	r2, r0, r2
 8004d76:	430a      	orrs	r2, r1
 8004d78:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8004d7a:	f107 0714 	add.w	r7, r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bc80      	pop	{r7}
 8004d82:	4770      	bx	lr

08004d84 <IO002_lInit>:
*******************************************************************************/
/*
*The function initialises the provided instance of IO002 app.
*/
static void IO002_lInit(const IO002_HandleType * handle)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
	/*Get the port pin assigned for the particular instance of IO002 handle*/
	uint32_t Pin = handle->PortPin;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	785b      	ldrb	r3, [r3, #1]
 8004d90:	60fb      	str	r3, [r7, #12]
		
	/* Configuration of port pins based on User configuration */
	if(handle->IOCR_OE == 1U )
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d107      	bne.n	8004daa <IO002_lInit+0x26>
	{
		handle->PortRegs->OMR = (handle->OMR_PS << Pin);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6851      	ldr	r1, [r2, #4]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	fa01 f202 	lsl.w	r2, r1, r2
 8004da8:	605a      	str	r2, [r3, #4]
	}
  
#if(UC_FAMILY == 4) 
	/*XMC 4 family specific initialisation*/
	IO002_XMC4_lInit(handle,Pin);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	68f9      	ldr	r1, [r7, #12]
 8004dae:	f000 f825 	bl	8004dfc <IO002_XMC4_lInit>
#endif

	/*Hardware control configuration*/
	if(handle->HW_SEL == 1U )
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d10b      	bne.n	8004dd2 <IO002_lInit+0x4e>
	{
		handle->PortRegs->HWSEL  |= ((uint32_t)2U << Pin);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004dc2:	6f51      	ldr	r1, [r2, #116]	; 0x74
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	f04f 0002 	mov.w	r0, #2
 8004dca:	fa00 f202 	lsl.w	r2, r0, r2
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	675a      	str	r2, [r3, #116]	; 0x74
	}

	/*Check input/output control output enable is true*/
	if(handle->IOCR_OE == 1U )
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d103      	bne.n	8004de2 <IO002_lInit+0x5e>
    {
	    IO002_IOCR_OE_Enabled_lInit(handle,Pin);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	68f9      	ldr	r1, [r7, #12]
 8004dde:	f000 f85d 	bl	8004e9c <IO002_IOCR_OE_Enabled_lInit>
    }

	/*If output enable is false*/
	if(handle->IOCR_OE == (uint32_t)0 )
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	69db      	ldr	r3, [r3, #28]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d103      	bne.n	8004df2 <IO002_lInit+0x6e>
	{
#if(UC_FAMILY == 1)
		IO002_XMC1_lInit(handle,Pin);
#endif

		IO002_IOCR_OE_Disabled_lInit(handle,Pin);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	68f9      	ldr	r1, [r7, #12]
 8004dee:	f000 f8c3 	bl	8004f78 <IO002_IOCR_OE_Disabled_lInit>
	}
}
 8004df2:	f107 0710 	add.w	r7, r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop

08004dfc <IO002_XMC4_lInit>:
#if(UC_FAMILY == 4)
/*
*This function initialises the pad driver register for XMC4000 devices.
*/
static void IO002_XMC4_lInit(const IO002_HandleType * handle,uint32_t Pin)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
	if(handle->IOCR_OE == 1U )
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d141      	bne.n	8004e92 <IO002_XMC4_lInit+0x96>
	{
		if(Pin < 8U)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	2b07      	cmp	r3, #7
 8004e12:	d81f      	bhi.n	8004e54 <IO002_XMC4_lInit+0x58>
		{
		  if(handle->pdr0_ptr != NULL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d03a      	beq.n	8004e92 <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004e24:	6811      	ldr	r1, [r2, #0]
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004e2a:	ea6f 0202 	mvn.w	r2, r2
 8004e2e:	400a      	ands	r2, r1
 8004e30:	601a      	str	r2, [r3, #0]
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004e3a:	6811      	ldr	r1, [r2, #0]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	6890      	ldr	r0, [r2, #8]
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004e44:	fa00 f002 	lsl.w	r0, r0, r2
														  & handle->PDR0_MSK);
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6a92      	ldr	r2, [r2, #40]	; 0x28
		if(Pin < 8U)
		{
		  if(handle->pdr0_ptr != NULL)
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 8004e4c:	4002      	ands	r2, r0
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	601a      	str	r2, [r3, #0]
 8004e52:	e01e      	b.n	8004e92 <IO002_XMC4_lInit+0x96>
														  & handle->PDR0_MSK);
		  }
		}
		else
		{
		  if(handle->pdr1_ptr != NULL)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d01a      	beq.n	8004e92 <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004e64:	6811      	ldr	r1, [r2, #0]
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004e6a:	ea6f 0202 	mvn.w	r2, r2
 8004e6e:	400a      	ands	r2, r1
 8004e70:	601a      	str	r2, [r3, #0]
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004e7a:	6811      	ldr	r1, [r2, #0]
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	6890      	ldr	r0, [r2, #8]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e84:	fa00 f002 	lsl.w	r0, r0, r2
														   & handle->PDR1_MSK);
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	6b12      	ldr	r2, [r2, #48]	; 0x30
		else
		{
		  if(handle->pdr1_ptr != NULL)
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 8004e8c:	4002      	ands	r2, r0
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	601a      	str	r2, [r3, #0]
														   & handle->PDR1_MSK);
		  }
		}
	}
}
 8004e92:	f107 070c 	add.w	r7, r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr

08004e9c <IO002_IOCR_OE_Enabled_lInit>:
#endif

/*This function initialises the input/output control registers.*/
static void IO002_IOCR_OE_Enabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	2b03      	cmp	r3, #3
 8004eaa:	d810      	bhi.n	8004ece <IO002_IOCR_OE_Enabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR << (3U+(Pin*8U)));
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004eb4:	6911      	ldr	r1, [r2, #16]
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004ec0:	f102 0203 	add.w	r2, r2, #3
 8004ec4:	fa00 f202 	lsl.w	r2, r0, r2
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	611a      	str	r2, [r3, #16]
 8004ecc:	e04f      	b.n	8004f6e <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	2b03      	cmp	r3, #3
 8004ed2:	d917      	bls.n	8004f04 <IO002_IOCR_OE_Enabled_lInit+0x68>
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	2b07      	cmp	r3, #7
 8004ed8:	d814      	bhi.n	8004f04 <IO002_IOCR_OE_Enabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	f1a3 0304 	sub.w	r3, r3, #4
 8004ee0:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR << (3U+(Pin*8U)));
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004eea:	6951      	ldr	r1, [r2, #20]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004ef6:	f102 0203 	add.w	r2, r2, #3
 8004efa:	fa00 f202 	lsl.w	r2, r0, r2
 8004efe:	430a      	orrs	r2, r1
 8004f00:	615a      	str	r2, [r3, #20]
 8004f02:	e034      	b.n	8004f6e <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	2b07      	cmp	r3, #7
 8004f08:	d917      	bls.n	8004f3a <IO002_IOCR_OE_Enabled_lInit+0x9e>
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	2b0b      	cmp	r3, #11
 8004f0e:	d814      	bhi.n	8004f3a <IO002_IOCR_OE_Enabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	f1a3 0308 	sub.w	r3, r3, #8
 8004f16:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR << (3U+(Pin*8U)));
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004f20:	6991      	ldr	r1, [r2, #24]
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004f26:	683a      	ldr	r2, [r7, #0]
 8004f28:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004f2c:	f102 0203 	add.w	r2, r2, #3
 8004f30:	fa00 f202 	lsl.w	r2, r0, r2
 8004f34:	430a      	orrs	r2, r1
 8004f36:	619a      	str	r2, [r3, #24]
 8004f38:	e019      	b.n	8004f6e <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b0b      	cmp	r3, #11
 8004f3e:	d916      	bls.n	8004f6e <IO002_IOCR_OE_Enabled_lInit+0xd2>
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	2b0f      	cmp	r3, #15
 8004f44:	d813      	bhi.n	8004f6e <IO002_IOCR_OE_Enabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	f1a3 030c 	sub.w	r3, r3, #12
 8004f4c:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR << (3U+(Pin*8U)));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004f56:	69d1      	ldr	r1, [r2, #28]
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004f5c:	683a      	ldr	r2, [r7, #0]
 8004f5e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004f62:	f102 0203 	add.w	r2, r2, #3
 8004f66:	fa00 f202 	lsl.w	r2, r0, r2
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}

}
 8004f6e:	f107 070c 	add.w	r7, r7, #12
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bc80      	pop	{r7}
 8004f76:	4770      	bx	lr

08004f78 <IO002_IOCR_OE_Disabled_lInit>:

/*This function initialises the input/output control registers when output 
enable is false*/
static void IO002_IOCR_OE_Disabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	2b03      	cmp	r3, #3
 8004f86:	d810      	bhi.n	8004faa <IO002_IOCR_OE_Disabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004f90:	6911      	ldr	r1, [r2, #16]
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	6950      	ldr	r0, [r2, #20]
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004f9c:	f102 0203 	add.w	r2, r2, #3
 8004fa0:	fa00 f202 	lsl.w	r2, r0, r2
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	611a      	str	r2, [r3, #16]
 8004fa8:	e04f      	b.n	800504a <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b03      	cmp	r3, #3
 8004fae:	d917      	bls.n	8004fe0 <IO002_IOCR_OE_Disabled_lInit+0x68>
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	2b07      	cmp	r3, #7
 8004fb4:	d814      	bhi.n	8004fe0 <IO002_IOCR_OE_Disabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	f1a3 0304 	sub.w	r3, r3, #4
 8004fbc:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004fc6:	6951      	ldr	r1, [r2, #20]
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6950      	ldr	r0, [r2, #20]
 8004fcc:	683a      	ldr	r2, [r7, #0]
 8004fce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004fd2:	f102 0203 	add.w	r2, r2, #3
 8004fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	615a      	str	r2, [r3, #20]
 8004fde:	e034      	b.n	800504a <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	2b07      	cmp	r3, #7
 8004fe4:	d917      	bls.n	8005016 <IO002_IOCR_OE_Disabled_lInit+0x9e>
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b0b      	cmp	r3, #11
 8004fea:	d814      	bhi.n	8005016 <IO002_IOCR_OE_Disabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	f1a3 0308 	sub.w	r3, r3, #8
 8004ff2:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004ffc:	6991      	ldr	r1, [r2, #24]
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	6950      	ldr	r0, [r2, #20]
 8005002:	683a      	ldr	r2, [r7, #0]
 8005004:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005008:	f102 0203 	add.w	r2, r2, #3
 800500c:	fa00 f202 	lsl.w	r2, r0, r2
 8005010:	430a      	orrs	r2, r1
 8005012:	619a      	str	r2, [r3, #24]
 8005014:	e019      	b.n	800504a <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2b0b      	cmp	r3, #11
 800501a:	d916      	bls.n	800504a <IO002_IOCR_OE_Disabled_lInit+0xd2>
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	2b0f      	cmp	r3, #15
 8005020:	d813      	bhi.n	800504a <IO002_IOCR_OE_Disabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	f1a3 030c 	sub.w	r3, r3, #12
 8005028:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005032:	69d1      	ldr	r1, [r2, #28]
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	6950      	ldr	r0, [r2, #20]
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800503e:	f102 0203 	add.w	r2, r2, #3
 8005042:	fa00 f202 	lsl.w	r2, r0, r2
 8005046:	430a      	orrs	r2, r1
 8005048:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}
}
 800504a:	f107 070c 	add.w	r7, r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	bc80      	pop	{r7}
 8005052:	4770      	bx	lr

08005054 <IO002_Init>:

/* Function to configure Port Pins based on user configuration & Higher App 
 * configurations.
 */
void IO002_Init(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b082      	sub	sp, #8
 8005058:	af00      	add	r7, sp, #0
	uint32_t i = (uint32_t)0;
 800505a:	f04f 0300 	mov.w	r3, #0
 800505e:	607b      	str	r3, [r7, #4]
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 8005060:	e00d      	b.n	800507e <IO002_Init+0x2a>
	{
		IO002_lInit(IO002_HandleArr[i]);
 8005062:	f240 030c 	movw	r3, #12
 8005066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005070:	4618      	mov	r0, r3
 8005072:	f7ff fe87 	bl	8004d84 <IO002_lInit>
 */
void IO002_Init(void)
{
	uint32_t i = (uint32_t)0;
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f103 0301 	add.w	r3, r3, #1
 800507c:	607b      	str	r3, [r7, #4]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d9ee      	bls.n	8005062 <IO002_Init+0xe>
	{
		IO002_lInit(IO002_HandleArr[i]);
	}  
}
 8005084:	f107 0708 	add.w	r7, r7, #8
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <IO002_ReadPin>:

/* 
*Function to read the Port Pin.
*/
inline uint32_t IO002_ReadPin(IO002_HandleType Handle)
{
 800508c:	b084      	sub	sp, #16
 800508e:	b480      	push	{r7}
 8005090:	af00      	add	r7, sp, #0
 8005092:	f107 0c04 	add.w	ip, r7, #4
 8005096:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	return ((Handle.PortRegs->IN >> Handle.PortPin) & (uint32_t)1U);
 800509a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800509c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800509e:	797b      	ldrb	r3, [r7, #5]
 80050a0:	fa22 f303 	lsr.w	r3, r2, r3
 80050a4:	f003 0301 	and.w	r3, r3, #1
	
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bc80      	pop	{r7}
 80050ae:	b004      	add	sp, #16
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop

080050b4 <IO002_SetPin>:

/*
* The function to set the chosen port pin to '1'
*/
inline void IO002_SetPin(IO002_HandleType Handle)
{
 80050b4:	b084      	sub	sp, #16
 80050b6:	b480      	push	{r7}
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	f107 0c04 	add.w	ip, r7, #4
 80050be:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 80050c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050c4:	797a      	ldrb	r2, [r7, #5]
 80050c6:	f04f 0101 	mov.w	r1, #1
 80050ca:	fa01 f202 	lsl.w	r2, r1, r2
 80050ce:	605a      	str	r2, [r3, #4]
}
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bc80      	pop	{r7}
 80050d4:	b004      	add	sp, #16
 80050d6:	4770      	bx	lr

080050d8 <IO002_ResetPin>:

/*
*The function to set the chosen port pin to '0'
*/
inline void IO002_ResetPin(IO002_HandleType Handle)
{
 80050d8:	b084      	sub	sp, #16
 80050da:	b480      	push	{r7}
 80050dc:	af00      	add	r7, sp, #0
 80050de:	f107 0c04 	add.w	ip, r7, #4
 80050e2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10000UL << Handle.PortPin);
 80050e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050e8:	797a      	ldrb	r2, [r7, #5]
 80050ea:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80050ee:	fa01 f202 	lsl.w	r2, r1, r2
 80050f2:	605a      	str	r2, [r3, #4]
}
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bc80      	pop	{r7}
 80050f8:	b004      	add	sp, #16
 80050fa:	4770      	bx	lr

080050fc <IO002_SetOutputValue>:

/*
*This function sets the chosen port pin with the boolean 'value' provided
*/
inline void IO002_SetOutputValue(IO002_HandleType Handle,uint32_t Value)
{
 80050fc:	b084      	sub	sp, #16
 80050fe:	b480      	push	{r7}
 8005100:	af00      	add	r7, sp, #0
 8005102:	f107 0c04 	add.w	ip, r7, #4
 8005106:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(Value > (uint32_t)0)
 800510a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800510c:	2b00      	cmp	r3, #0
 800510e:	d007      	beq.n	8005120 <IO002_SetOutputValue+0x24>
	{
		Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 8005110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005112:	797a      	ldrb	r2, [r7, #5]
 8005114:	f04f 0101 	mov.w	r1, #1
 8005118:	fa01 f202 	lsl.w	r2, r1, r2
 800511c:	605a      	str	r2, [r3, #4]
 800511e:	e006      	b.n	800512e <IO002_SetOutputValue+0x32>
	}
	else
	{
		Handle.PortRegs->OMR = (0x10000UL << Handle.PortPin);
 8005120:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005122:	797a      	ldrb	r2, [r7, #5]
 8005124:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005128:	fa01 f202 	lsl.w	r2, r1, r2
 800512c:	605a      	str	r2, [r3, #4]
	}
}
 800512e:	46bd      	mov	sp, r7
 8005130:	bc80      	pop	{r7}
 8005132:	b004      	add	sp, #16
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop

08005138 <IO002_TogglePin>:

/*
* The function to toggle the chosen port pin.
*/
inline void IO002_TogglePin(IO002_HandleType Handle)
{
 8005138:	b084      	sub	sp, #16
 800513a:	b480      	push	{r7}
 800513c:	af00      	add	r7, sp, #0
 800513e:	f107 0c04 	add.w	ip, r7, #4
 8005142:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10001UL << Handle.PortPin);
 8005146:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005148:	797a      	ldrb	r2, [r7, #5]
 800514a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800514e:	fa01 f202 	lsl.w	r2, r1, r2
 8005152:	605a      	str	r2, [r3, #4]
}
 8005154:	46bd      	mov	sp, r7
 8005156:	bc80      	pop	{r7}
 8005158:	b004      	add	sp, #16
 800515a:	4770      	bx	lr

0800515c <IO002_DisableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_DisableOutputDriver(const IO002_HandleType* Handle,
                                             IO002_InputModeType Mode)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	460b      	mov	r3, r1
 8005166:	70fb      	strb	r3, [r7, #3]
	  /* Removed the definition of this API in v1.0.18 Release, 
	  as output port pin configuration shall be done by higher level App */
}
 8005168:	f107 070c 	add.w	r7, r7, #12
 800516c:	46bd      	mov	sp, r7
 800516e:	bc80      	pop	{r7}
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop

08005174 <IO002_EnableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_EnableOutputDriver(const IO002_HandleType* Handle,IO002_OutputModeType Mode)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	460b      	mov	r3, r1
 800517e:	70fb      	strb	r3, [r7, #3]
   /* Removed the definition of this API in v1.0.18 Release, as output port pin 
	  configuration shall be done by higher level App */
}
 8005180:	f107 070c 	add.w	r7, r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	bc80      	pop	{r7}
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop

0800518c <ERU002_Init>:
/*
 * Function to initialize ERU channel
 */

void ERU002_Init(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 8005192:	f04f 0300 	mov.w	r3, #0
 8005196:	607b      	str	r3, [r7, #4]
 8005198:	e00d      	b.n	80051b6 <ERU002_Init+0x2a>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
 800519a:	f240 0314 	movw	r3, #20
 800519e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 f80b 	bl	80051c4 <ERU002_lInit>

void ERU002_Init(void)
{
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f103 0301 	add.w	r3, r3, #1
 80051b4:	607b      	str	r3, [r7, #4]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d9ee      	bls.n	800519a <ERU002_Init+0xe>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
  }
}
 80051bc:	f107 0708 	add.w	r7, r7, #8
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <ERU002_lInit>:

void ERU002_lInit(const ERU002_HandleType * Handle)
{
 80051c4:	b590      	push	{r4, r7, lr}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
#if (UC_FAMILY == XMC4) 
  if (ERU1 == Handle->ERURegs)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80051d4:	f2c4 0304 	movt	r3, #16388	; 0x4004
 80051d8:	429a      	cmp	r2, r3
 80051da:	d10a      	bne.n	80051f2 <ERU002_lInit+0x2e>
  {
	  /* Reset the ERU Unit 1*/
	  if(RESET001_GetStatus(PER0_ERU1) == 1)
 80051dc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80051e0:	f7fd fbb4 	bl	800294c <RESET001_GetStatus>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d103      	bne.n	80051f2 <ERU002_lInit+0x2e>
	  {
	    /* De-assert the module */
	    RESET001_DeassertReset(PER0_ERU1);
 80051ea:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80051ee:	f7fd fb6d 	bl	80028cc <RESET001_DeassertReset>
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6852      	ldr	r2, [r2, #4]
 80051fa:	6879      	ldr	r1, [r7, #4]
 80051fc:	6809      	ldr	r1, [r1, #0]
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	6840      	ldr	r0, [r0, #4]
 8005202:	f100 0008 	add.w	r0, r0, #8
 8005206:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
 800520a:	6879      	ldr	r1, [r7, #4]
 800520c:	6889      	ldr	r1, [r1, #8]
 800520e:	ea4f 1101 	mov.w	r1, r1, lsl #4
 8005212:	f001 0430 	and.w	r4, r1, #48	; 0x30
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
 8005216:	6879      	ldr	r1, [r7, #4]
 8005218:	68c9      	ldr	r1, [r1, #12]
 800521a:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800521e:	f001 0104 	and.w	r1, r1, #4
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
 8005222:	4321      	orrs	r1, r4
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 8005224:	4301      	orrs	r1, r0
 8005226:	f102 0208 	add.w	r2, r2, #8
 800522a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
			ERU_EXOCON_GEEN_Msk));	  					 
 
}
 800522e:	f107 070c 	add.w	r7, r7, #12
 8005232:	46bd      	mov	sp, r7
 8005234:	bd90      	pop	{r4, r7, pc}
 8005236:	bf00      	nop

08005238 <ERU002_SetPeripheralTrigInputSrc>:
 *  ERU_OGU_y = SIGNAL_ERU_OGU_y1 for signal 0
 */

uint32_t  ERU002_SetPeripheralTrigInputSrc(const ERU002_HandleType *Handle, 
                                           uint32_t ERU_OGU_y)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
	 
	uint32_t status = 0;
 8005242:	f04f 0300 	mov.w	r3, #0
 8005246:	60fb      	str	r3, [r7, #12]
	
	ERU_GLOBAL_TypeDef *ERURegs = Handle->ERURegs;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	60bb      	str	r3, [r7, #8]
	
	/* Check the OGU_y value */
	if( ( ERU_OGU_y <= ERU_OGU_Y_MAX ) && ( ERURegs != NULL) )
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	2b03      	cmp	r3, #3
 8005252:	d81a      	bhi.n	800528a <ERU002_SetPeripheralTrigInputSrc+0x52>
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d017      	beq.n	800528a <ERU002_SetPeripheralTrigInputSrc+0x52>
	{
		/* ERUx_EXOCON[y]_ISS x =0 and 1, y = 0, 1, 2 and 3 */
		WR_REG(ERURegs->EXOCON[Handle->OutputChannel], ERU_EXOCON_ISS_Msk, 
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	f003 0103 	and.w	r1, r3, #3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6858      	ldr	r0, [r3, #4]
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	f100 0008 	add.w	r0, r0, #8
 800526e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8005272:	f023 0303 	bic.w	r3, r3, #3
 8005276:	4319      	orrs	r1, r3
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f102 0208 	add.w	r2, r2, #8
 800527e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		       ERU_EXOCON_ISS_Pos, ERU_OGU_y);
		
		status = ERU_INPUT_LEVEL_SET;
 8005282:	f04f 0301 	mov.w	r3, #1
 8005286:	60fb      	str	r3, [r7, #12]
 8005288:	e002      	b.n	8005290 <ERU002_SetPeripheralTrigInputSrc+0x58>
	}
	else
	{
		status = ERU_INVALID_INPUT;
 800528a:	f04f 030f 	mov.w	r3, #15
 800528e:	60fb      	str	r3, [r7, #12]
	}
	return status;
 8005290:	68fb      	ldr	r3, [r7, #12]
	
}
 8005292:	4618      	mov	r0, r3
 8005294:	f107 0714 	add.w	r7, r7, #20
 8005298:	46bd      	mov	sp, r7
 800529a:	bc80      	pop	{r7}
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop

080052a0 <ERU002_GetPatternResult>:

/*
 * Function to get pattern result
 */
inline uint32_t ERU002_GetPatternResult(const ERU002_HandleType Handle)
{
 80052a0:	b490      	push	{r4, r7}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	463c      	mov	r4, r7
 80052a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t Status;
	
	Status = RD_REG(Handle.ERURegs->EXOCON[Handle.OutputChannel],
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	f102 0208 	add.w	r2, r2, #8
 80052b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052b8:	f003 0308 	and.w	r3, r3, #8
 80052bc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80052c0:	617b      	str	r3, [r7, #20]
						  ERU_EXOCON_PDR_Msk,ERU_EXOCON_PDR_Pos);

	return Status;
 80052c2:	697b      	ldr	r3, [r7, #20]

}
 80052c4:	4618      	mov	r0, r3
 80052c6:	f107 0718 	add.w	r7, r7, #24
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bc90      	pop	{r4, r7}
 80052ce:	4770      	bx	lr

080052d0 <ERU002_EnablePatternDetection>:

/*
 * Function to enable pattern result
 */
void ERU002_EnablePatternDetection(const ERU002_HandleType *Handle)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d011      	beq.n	8005302 <ERU002_EnablePatternDetection+0x32>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	6852      	ldr	r2, [r2, #4]
 80052e6:	6879      	ldr	r1, [r7, #4]
 80052e8:	6809      	ldr	r1, [r1, #0]
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	6840      	ldr	r0, [r0, #4]
 80052ee:	f100 0008 	add.w	r0, r0, #8
 80052f2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80052f6:	f041 0104 	orr.w	r1, r1, #4
 80052fa:	f102 0208 	add.w	r2, r2, #8
 80052fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 1);
	}
}
 8005302:	f107 070c 	add.w	r7, r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	bc80      	pop	{r7}
 800530a:	4770      	bx	lr

0800530c <ERU002_DisablePatternDetection>:

/*
 * Function to disable pattern result
 */
void ERU002_DisablePatternDetection(const ERU002_HandleType *Handle)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d011      	beq.n	800533e <ERU002_DisablePatternDetection+0x32>
	{	
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	6852      	ldr	r2, [r2, #4]
 8005322:	6879      	ldr	r1, [r7, #4]
 8005324:	6809      	ldr	r1, [r1, #0]
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	6840      	ldr	r0, [r0, #4]
 800532a:	f100 0008 	add.w	r0, r0, #8
 800532e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005332:	f021 0104 	bic.w	r1, r1, #4
 8005336:	f102 0208 	add.w	r2, r2, #8
 800533a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 0);
	}
}
 800533e:	f107 070c 	add.w	r7, r7, #12
 8005342:	46bd      	mov	sp, r7
 8005344:	bc80      	pop	{r7}
 8005346:	4770      	bx	lr

08005348 <ERU002_SelectServiceRequestMode>:
/*
 * Function to select service request mode
 */
void ERU002_SelectServiceRequestMode(const ERU002_HandleType *Handle, 
		                             ERU002_ServiceRequestMode_t scheme)
{
 8005348:	b490      	push	{r4, r7}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	460b      	mov	r3, r1
 8005352:	70fb      	strb	r3, [r7, #3]
	if( Handle != NULL )
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d017      	beq.n	800538a <ERU002_SelectServiceRequestMode+0x42>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	6852      	ldr	r2, [r2, #4]
 8005362:	78f9      	ldrb	r1, [r7, #3]
 8005364:	ea4f 1101 	mov.w	r1, r1, lsl #4
 8005368:	f001 0030 	and.w	r0, r1, #48	; 0x30
 800536c:	6879      	ldr	r1, [r7, #4]
 800536e:	6809      	ldr	r1, [r1, #0]
 8005370:	687c      	ldr	r4, [r7, #4]
 8005372:	6864      	ldr	r4, [r4, #4]
 8005374:	f104 0408 	add.w	r4, r4, #8
 8005378:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 800537c:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 8005380:	4301      	orrs	r1, r0
 8005382:	f102 0208 	add.w	r2, r2, #8
 8005386:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			   ERU_EXOCON_GP_Msk,ERU_EXOCON_GP_Pos,scheme);
	}
}
 800538a:	f107 0708 	add.w	r7, r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bc90      	pop	{r4, r7}
 8005392:	4770      	bx	lr

08005394 <ERU001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_lInit(const ERU001_HandleType *Handle)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Used to store the value that needs to be loaded to 
     Event Input Control register */
  uint32_t uRegValue = 0U;
 800539c:	f04f 0300 	mov.w	r3, #0
 80053a0:	60fb      	str	r3, [r7, #12]
  
#if (UC_FAMILY == XMC4)
  /* Check instantiated app resource is ERU1 kernel*/
  if (ERU1 == Handle->ERURegs)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80053aa:	f2c4 0304 	movt	r3, #16388	; 0x4004
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d10a      	bne.n	80053c8 <ERU001_lInit+0x34>
  {
    /* Get the reset status of the ERU1 peripheral */
    if (TRUE == RESET001_GetStatus(PER0_ERU1))
 80053b2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80053b6:	f7fd fac9 	bl	800294c <RESET001_GetStatus>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d103      	bne.n	80053c8 <ERU001_lInit+0x34>
	{ 
	  /* De-assert the ERU1 peripheral */
	  RESET001_DeassertReset(PER0_ERU1);
 80053c0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80053c4:	f7fd fa82 	bl	80028cc <RESET001_DeassertReset>
  }

#endif
  
  /* Rebuild Level Detection for Status Flag ETLx */
  uRegValue |= ( ( (uint32_t)Handle->LevelDetect   << ERU_EXICON_LD_Pos ) & \
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	795b      	ldrb	r3, [r3, #5]
 80053cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_LD_Msk );
  /* Rising Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->RiseEdgeDetEn << ERU_EXICON_RE_Pos ) & \
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	799b      	ldrb	r3, [r3, #6]
 80053de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80053e2:	f003 0304 	and.w	r3, r3, #4
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_RE_Msk );
  /* Falling Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->FallEdgeDetEn << ERU_EXICON_FE_Pos ) & \
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	79db      	ldrb	r3, [r3, #7]
 80053f0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80053f4:	f003 0308 	and.w	r3, r3, #8
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_FE_Msk );
  /* Input Source Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputSrcSel   << ERU_EXICON_SS_Pos ) & \
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	7a1b      	ldrb	r3, [r3, #8]
 8005402:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	4313      	orrs	r3, r2
 800540e:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_SS_Msk );
  /* Input A Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputANegSel  << ERU_EXICON_NA_Pos ) & \
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	7a5b      	ldrb	r3, [r3, #9]
 8005414:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8005418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	4313      	orrs	r3, r2
 8005420:	60fb      	str	r3, [r7, #12]
          ERU_EXICON_NA_Msk );
  /* Input B Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputBNegSel  << ERU_EXICON_NB_Pos ) & \
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	7a9b      	ldrb	r3, [r3, #10]
 8005426:	ea4f 23c3 	mov.w	r3, r3, lsl #11
 800542a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800542e:	68fa      	ldr	r2, [r7, #12]
 8005430:	4313      	orrs	r3, r2
 8005432:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_NB_Msk );
  /* Update of Event Input Control register*/
  Handle->ERURegs->EXICON[Handle->InputChannel] |= uRegValue;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	7912      	ldrb	r2, [r2, #4]
 800543c:	6879      	ldr	r1, [r7, #4]
 800543e:	6809      	ldr	r1, [r1, #0]
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	7900      	ldrb	r0, [r0, #4]
 8005444:	f100 0004 	add.w	r0, r0, #4
 8005448:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800544c:	68f9      	ldr	r1, [r7, #12]
 800544e:	4301      	orrs	r1, r0
 8005450:	f102 0204 	add.w	r2, r2, #4
 8005454:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
} 
 8005458:	f107 0710 	add.w	r7, r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <ERU001_Init>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_Init()
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 8005466:	f04f 0300 	mov.w	r3, #0
 800546a:	607b      	str	r3, [r7, #4]
 800546c:	e00d      	b.n	800548a <ERU001_Init+0x2a>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
 800546e:	f240 031c 	movw	r3, #28
 8005472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800547c:	4618      	mov	r0, r3
 800547e:	f7ff ff89 	bl	8005394 <ERU001_lInit>
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f103 0301 	add.w	r3, r3, #1
 8005488:	607b      	str	r3, [r7, #4]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2b01      	cmp	r3, #1
 800548e:	d9ee      	bls.n	800546e <ERU001_Init+0xe>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
  }	
}
 8005490:	f107 0708 	add.w	r7, r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <ERU001_ClearFlag>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
inline void ERU001_ClearFlag(ERU001_HandleType Handle)
{
 8005498:	b480      	push	{r7}
 800549a:	b085      	sub	sp, #20
 800549c:	af00      	add	r7, sp, #0
 800549e:	f107 0304 	add.w	r3, r7, #4
 80054a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  Handle.ERURegs->EXICON[Handle.InputChannel] &= ~( (uint32_t)1U << ERU_EXICON_FL_Pos);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	7a3a      	ldrb	r2, [r7, #8]
 80054aa:	6879      	ldr	r1, [r7, #4]
 80054ac:	7a38      	ldrb	r0, [r7, #8]
 80054ae:	f100 0004 	add.w	r0, r0, #4
 80054b2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80054b6:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80054ba:	f102 0204 	add.w	r2, r2, #4
 80054be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80054c2:	f107 0714 	add.w	r7, r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bc80      	pop	{r7}
 80054ca:	4770      	bx	lr

080054cc <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f003 0307 	and.w	r3, r3, #7
 80054da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054dc:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80054e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80054e8:	68ba      	ldr	r2, [r7, #8]
 80054ea:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054ee:	4013      	ands	r3, r2
 80054f0:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80054fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005504:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8005506:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800550a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800550e:	68ba      	ldr	r2, [r7, #8]
 8005510:	60da      	str	r2, [r3, #12]
}
 8005512:	f107 0714 	add.w	r7, r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	bc80      	pop	{r7}
 800551a:	4770      	bx	lr

0800551c <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8005520:	f04f 0001 	mov.w	r0, #1
 8005524:	f7ff ffd2 	bl	80054cc <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8005528:	f000 f914 	bl	8005754 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 800552c:	f000 ff10 	bl	8006350 <CLK001_Init>
	 
	//  Initialization of app 'CCU4GLOBAL'		     
	CCU4GLOBAL_Init();
 8005530:	f000 ff32 	bl	8006398 <CCU4GLOBAL_Init>
	 
	//  Initialization of app 'PWMSP001'		     
	PWMSP001_Init();
 8005534:	f7fd fa5c 	bl	80029f0 <PWMSP001_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8005538:	f7fe ffd4 	bl	80044e4 <IO004_Init>
	 
	//  Initialization of app 'CNT001'		     
	CNT001_Init();
 800553c:	f000 f91e 	bl	800577c <CNT001_Init>
	 
	//  Initialization of app 'SYSTM002'		     
	SYSTM002_Init();
 8005540:	f7fc ff8a 	bl	8002458 <SYSTM002_Init>
	 
	//  Initialization of app 'IO002'		     
	IO002_Init();
 8005544:	f7ff fd86 	bl	8005054 <IO002_Init>
	 
	//  Initialization of app 'ERU001'		     
	ERU001_Init();
 8005548:	f7ff ff8a 	bl	8005460 <ERU001_Init>
	 
	//  Initialization of app 'ERU002'		     
	ERU002_Init();
 800554c:	f7ff fe1e 	bl	800518c <ERU002_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 8005550:	f7fe ff86 	bl	8004460 <NVIC002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8005554:	f000 f808 	bl	8005568 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop

0800555c <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8005560:	f000 fef6 	bl	8006350 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop

08005568 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
   	 
            	         
                                            
/*        ERU0 Macro definitions:         */  

  WR_REG(ERU0->EXISEL, ERU_EXISEL_EXS2A_Msk, ERU_EXISEL_EXS2A_Pos, SIGNAL_ERU_xA1);                /*    ERU0_EXISEL_EXS2A */
 800556c:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8005570:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005574:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 8005578:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800557c:	6812      	ldr	r2, [r2, #0]
 800557e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005582:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005586:	601a      	str	r2, [r3, #0]

  WR_REG(ERU0->EXICON[2], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU0_EXICON[2]_PE */
 8005588:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800558c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005590:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 8005594:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005598:	6992      	ldr	r2, [r2, #24]
 800559a:	f042 0201 	orr.w	r2, r2, #1
 800559e:	619a      	str	r2, [r3, #24]

  WR_REG(ERU0->EXICON[2], ERU_EXICON_OCS_Msk, ERU_EXICON_OCS_Pos, SIGNAL_TRx3);                        /*    ERU0_EXICON[2]_OCS */  
 80055a0:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80055a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80055a8:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 80055ac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80055b0:	6992      	ldr	r2, [r2, #24]
 80055b2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80055b6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 80055ba:	619a      	str	r2, [r3, #24]
/*        ERU1 Macro definitions:         */  

  WR_REG(ERU1->EXICON[0], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU1_EXICON[0]_PE */    
 80055bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80055c0:	f2c4 0304 	movt	r3, #16388	; 0x4004
 80055c4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80055c8:	f2c4 0204 	movt	r2, #16388	; 0x4004
 80055cc:	6912      	ldr	r2, [r2, #16]
 80055ce:	f042 0201 	orr.w	r2, r2, #1
 80055d2:	611a      	str	r2, [r3, #16]
        //********* Capture/Compare Unit 4 (CAPCOM4) CONFIGURATIONS ************************* 
                       
    // Configuring CCU40 CC41INS - Input Selector Configuration

    WR_REG(CCU40_CC41->INS, CCU4_CC4_INS_EV0IS_Msk, CCU4_CC4_INS_EV0IS_Pos, CCU4xINyO);                   
 80055d4:	f44f 4342 	mov.w	r3, #49664	; 0xc200
 80055d8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80055dc:	f44f 4242 	mov.w	r2, #49664	; 0xc200
 80055e0:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80055e4:	6812      	ldr	r2, [r2, #0]
 80055e6:	f022 020f 	bic.w	r2, r2, #15
 80055ea:	f042 020e 	orr.w	r2, r2, #14
 80055ee:	601a      	str	r2, [r3, #0]
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                
              
  WR_REG(PORT0->HWSEL, PORT0_HWSEL_HW7_Msk, PORT0_HWSEL_HW7_Pos, PORT_HWSEL_SW);                    /*    P0.7 : PORT0_HWSEL_HW7 */                         
 80055f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055f4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80055f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80055fc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005600:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005602:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005606:	675a      	str	r2, [r3, #116]	; 0x74
  WR_REG(PORT0->IOCR4, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P0.7 : PORT0_IOCR4_PC7_OE */					   
 8005608:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800560c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005610:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005614:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005618:	6952      	ldr	r2, [r2, #20]
 800561a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800561e:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT0->IOCR12, 0xb8000000U, PORT_IOCR_PC3_PCR_Pos, 0x13U);                /*P0.15 : PORT0_IOCR12_PC15_PCR and PORT0_IOCR12_PC15_OE */					   
 8005620:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005624:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005628:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800562c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005630:	69d2      	ldr	r2, [r2, #28]
 8005632:	f022 4238 	bic.w	r2, r2, #3087007744	; 0xb8000000
 8005636:	f042 4218 	orr.w	r2, r2, #2550136832	; 0x98000000
 800563a:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 800563c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8005640:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005644:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8005648:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800564c:	6912      	ldr	r2, [r2, #16]
 800564e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005652:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x13U);                /*P1.1 : PORT1_IOCR0_PC1_PCR and PORT1_IOCR0_PC1_OE */					   
 8005654:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8005658:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800565c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8005660:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005664:	6912      	ldr	r2, [r2, #16]
 8005666:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 800566a:	f442 4218 	orr.w	r2, r2, #38912	; 0x9800
 800566e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P1.2 : PORT1_IOCR0_PC2_OE */					   
 8005670:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8005674:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005678:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800567c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005680:	6912      	ldr	r2, [r2, #16]
 8005682:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005686:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P1.3 : PORT1_IOCR0_PC3_OE */					   
 8005688:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800568c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005690:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8005694:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005698:	6912      	ldr	r2, [r2, #16]
 800569a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800569e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR8, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.8 : PORT1_IOCR8_PC8_OE */					   
 80056a0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80056a4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80056a8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80056ac:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80056b0:	6992      	ldr	r2, [r2, #24]
 80056b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80056b6:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT2->IOCR0, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P2.2 : PORT2_IOCR0_PC2_OE */					   
 80056b8:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80056bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80056c0:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80056c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80056c8:	6912      	ldr	r2, [r2, #16]
 80056ca:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80056ce:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR4, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P2.4 : PORT2_IOCR4_PC4_OE */					   
 80056d0:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80056d4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80056d8:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80056dc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80056e0:	6952      	ldr	r2, [r2, #20]
 80056e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80056e6:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR4, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P2.5 : PORT2_IOCR4_PC5_OE */					   
 80056e8:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80056ec:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80056f0:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80056f4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80056f8:	6952      	ldr	r2, [r2, #20]
 80056fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056fe:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR8, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P2.8 : PORT2_IOCR8_PC8_OE */					   
 8005700:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8005704:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005708:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 800570c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005710:	6992      	ldr	r2, [r2, #24]
 8005712:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005716:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P3.3 : PORT3_IOCR0_PC3_OE */					   
 8005718:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 800571c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005720:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8005724:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005728:	6912      	ldr	r2, [r2, #16]
 800572a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800572e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT3->IOCR4, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x13U);                /*P3.4 : PORT3_IOCR4_PC4_PCR and PORT3_IOCR4_PC4_OE */					   
 8005730:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8005734:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005738:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 800573c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005740:	6952      	ldr	r2, [r2, #20]
 8005742:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8005746:	f042 0298 	orr.w	r2, r2, #152	; 0x98
 800574a:	615a      	str	r2, [r3, #20]
					      
}
 800574c:	46bd      	mov	sp, r7
 800574e:	bc80      	pop	{r7}
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop

08005754 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */               
           
  WR_REG(PORT0->HWSEL, PORT0_HWSEL_HW8_Msk, PORT0_HWSEL_HW8_Pos, PORT_HWSEL_HW1);                    /*    P0.8 : PORT0_HWSEL_HW8 */      
 8005758:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800575c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005760:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005764:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005768:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800576a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800576e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005772:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005774:	46bd      	mov	sp, r7
 8005776:	bc80      	pop	{r7}
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop

0800577c <CNT001_Init>:
 */


/** This function initializes the app */
void CNT001_Init(void)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b082      	sub	sp, #8
 8005780:	af00      	add	r7, sp, #0
  status_t status = (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005782:	f04f 0301 	mov.w	r3, #1
 8005786:	607b      	str	r3, [r7, #4]


  CCU4GLOBAL_Init();
 8005788:	f000 fe06 	bl	8006398 <CCU4GLOBAL_Init>
  status = CNT001_lInit( &CNT001_Handle0);
 800578c:	f246 60a4 	movw	r0, #26276	; 0x66a4
 8005790:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005794:	f000 f816 	bl	80057c4 <CNT001_lInit>
 8005798:	6078      	str	r0, [r7, #4]
    
    /* Start the app if "Start after initialization" is selected */
  if(status == (uint32_t)DAVEApp_SUCCESS)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d10d      	bne.n	80057bc <CNT001_Init+0x40>
  {
	DBG002_N(status != DAVEApp_SUCCESS);
    if(CNT001_Handle0.StartControl == (uint8_t)SET)
 80057a0:	f246 63a4 	movw	r3, #26276	; 0x66a4
 80057a4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80057a8:	7e1b      	ldrb	r3, [r3, #24]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d106      	bne.n	80057bc <CNT001_Init+0x40>
    {
      status = CNT001_Start( &CNT001_Handle0);
 80057ae:	f246 60a4 	movw	r0, #26276	; 0x66a4
 80057b2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80057b6:	f000 f92b 	bl	8005a10 <CNT001_Start>
 80057ba:	6078      	str	r0, [r7, #4]
  }
  else
  {
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
  }
}
 80057bc:	f107 0708 	add.w	r7, r7, #8
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <CNT001_lInit>:

/* This Function initializes the CCU4_CCy slice and the App. Local function
 *  is used to initialize all the instances of the app.
 */
status_t CNT001_lInit(const CNT001_HandleType *HandlePtr )
{
 80057c4:	b480      	push	{r7}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]

  status_t status = (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 80057cc:	f04f 0301 	mov.w	r3, #1
 80057d0:	617b      	str	r3, [r7, #20]

  CCU4_CC4_TypeDef *CCU4Ptr;          /*Pointer to the CCU4 Structure */

  CCU4_GLOBAL_TypeDef *CCU4KernelPtr; /* Pointer to the CCU4 Kernel Structure */
  CCU4Ptr = HandlePtr->CC4Ptr;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	613b      	str	r3, [r7, #16]
  CCU4KernelPtr = HandlePtr->CC4KernalPtr;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_CNT001_API_1_1>>>*/

    if (HandlePtr->DynamicHandlePtr->State != CNT001_UNINITIALIZED)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	7a1b      	ldrb	r3, [r3, #8]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f040 80af 	bne.w	8005948 <CNT001_lInit+0x184>
    }/* End of "if(HandlePtr->DynamicHandlePtr->State != CNT001_UNINITIALIZED)"*/

    /*<<<DD_CNT001_API_1_2>>>*/
    /* Set the Input Selector Register */
    /* Step1: Clear the  EV0EM & LPF0M bit fields */
    CCU4Ptr->INS &= (uint32_t)~((CCU4_CC4_INS_EV0EM_Msk )| \
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80057f2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80057f6:	693a      	ldr	r2, [r7, #16]
 80057f8:	6013      	str	r3, [r2, #0]
        (uint32_t)(CCU4_CC4_INS_LPF0M_Msk ) \
    );
    /*Step2: Set the Bit */
    CCU4Ptr->INS |= (uint32_t)((((uint32_t)HandlePtr->CountingEventEdge <<
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	ea4f 4303 	mov.w	r3, r3, lsl #16
        CCU4_CC4_INS_EV0EM_Pos)& (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | \
 8005806:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
        (((uint32_t)HandlePtr->Lpf   << \
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	7a9b      	ldrb	r3, [r3, #10]
 800580e:	ea4f 6343 	mov.w	r3, r3, lsl #25
            CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk)
 8005812:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
    /* Step1: Clear the  EV0EM & LPF0M bit fields */
    CCU4Ptr->INS &= (uint32_t)~((CCU4_CC4_INS_EV0EM_Msk )| \
        (uint32_t)(CCU4_CC4_INS_LPF0M_Msk ) \
    );
    /*Step2: Set the Bit */
    CCU4Ptr->INS |= (uint32_t)((((uint32_t)HandlePtr->CountingEventEdge <<
 8005816:	430b      	orrs	r3, r1
 8005818:	431a      	orrs	r2, r3
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	601a      	str	r2, [r3, #0]
        (((uint32_t)HandlePtr->Lpf   << \
            CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk)
    );

    /* Set CNT001_EVENT0 as External Counting function in CMC Register*/
    WR_REG(CCU4Ptr->CMC, (uint32_t)CCU4_CC4_CMC_CNTS_Msk,\
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005826:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	605a      	str	r2, [r3, #4]
	                   (uint32_t)CCU4_CC4_CMC_CNTS_Pos,(uint32_t)CNT001_EVENT0);

    /* If Gating enabled , Set CNT001_EVENT1 as external gating signal*/
    if (HandlePtr->ExternalGatingSignal)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	7a1b      	ldrb	r3, [r3, #8]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d021      	beq.n	800587a <CNT001_lInit+0xb6>
    {
      CCU4Ptr->INS |= (((uint32_t)HandlePtr->GatingLevel  << CCU4_CC4_INS_EV1LM_Pos )\
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	7a5b      	ldrb	r3, [r3, #9]
 800583e:	ea4f 53c3 	mov.w	r3, r3, lsl #23
          & (uint32_t)CCU4_CC4_INS_EV1LM_Msk);
 8005842:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
	                   (uint32_t)CCU4_CC4_CMC_CNTS_Pos,(uint32_t)CNT001_EVENT0);

    /* If Gating enabled , Set CNT001_EVENT1 as external gating signal*/
    if (HandlePtr->ExternalGatingSignal)
    {
      CCU4Ptr->INS |= (((uint32_t)HandlePtr->GatingLevel  << CCU4_CC4_INS_EV1LM_Pos )\
 8005846:	431a      	orrs	r2, r3
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	601a      	str	r2, [r3, #0]
          & (uint32_t)CCU4_CC4_INS_EV1LM_Msk);
      CCU4Ptr->CMC |= (((uint32_t)CNT001_EVENT1  << CCU4_CC4_CMC_GATES_Pos)\
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	605a      	str	r2, [r3, #4]
          & (uint32_t)CCU4_CC4_CMC_GATES_Msk);
      if((uint32_t)HandlePtr->GatingLevel == (uint8_t)RESET)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	7a5b      	ldrb	r3, [r3, #9]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d106      	bne.n	800586e <CNT001_lInit+0xaa>
      {
        CCU4Ptr->INS |= (((uint32_t)0x01  << CCU4_CC4_INS_EV1EM_Pos )\
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	e005      	b.n	800587a <CNT001_lInit+0xb6>
            & (uint32_t)CCU4_CC4_INS_EV1EM_Msk);
      }
      else
      {
        CCU4Ptr->INS |= (((uint32_t)0x02  << CCU4_CC4_INS_EV1EM_Pos )\
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	601a      	str	r2, [r3, #0]
            & (uint32_t)CCU4_CC4_INS_EV1EM_Msk);
      }
    }/*End of "if( HandlePtr->ExternalGatingSignal)" */

    /* Clear the Timer Values( DITC, TCC, TRBC bit fields in TCCLR Register ) */
    CCU4Ptr->TCCLR |= CNT001_CCU4_TCCLR_CLEAR;
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	f043 0207 	orr.w	r2, r3, #7
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	611a      	str	r2, [r3, #16]

    /* Set edge-aligned mode in the TC Register */
    WR_REG(CCU4Ptr->TC,(uint32_t)CCU4_CC4_TC_TCM_Msk,\
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	f023 0201 	bic.w	r2, r3, #1
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	615a      	str	r2, [r3, #20]
	         (uint32_t)CCU4_CC4_TC_TCM_Pos,(uint32_t)CNT001_EDGE_ALIGNED_MODE );

    /*Set Compare register value with the user defined value */
    WR_REG(CCU4Ptr->CRS, (uint32_t)CCU4_CC4_CRS_CRS_Msk,\
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	ea4f 4203 	mov.w	r2, r3, lsl #16
 800589a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058a2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80058a6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80058aa:	431a      	orrs	r2, r3
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	63da      	str	r2, [r3, #60]	; 0x3c
	           (uint32_t)CCU4_CC4_CRS_CRS_Pos, (uint32_t)HandlePtr->CountMatch);

    /* Set Period register Value as maximum*/
    WR_REG(CCU4Ptr->PRS, (uint32_t)CCU4_CC4_PRS_PRS_Msk,\
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058b4:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 80058b8:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	6353      	str	r3, [r2, #52]	; 0x34
	               (uint32_t)CCU4_CC4_PRS_PRS_Pos, (uint32_t)CNT001_MAX_EVENTS);

    /* Request SW shadow transfer */
    CCU4KernelPtr->GCSS |=
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	691a      	ldr	r2, [r3, #16]
        (uint32_t)(((uint32_t)0x01 << ((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse)) |
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	7adb      	ldrb	r3, [r3, #11]
 80058c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80058cc:	f04f 0101 	mov.w	r1, #1
 80058d0:	fa01 f103 	lsl.w	r1, r1, r3
            ((uint32_t)0x01 << (((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse) + 1U)) |
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	7adb      	ldrb	r3, [r3, #11]
 80058d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80058dc:	f103 0301 	add.w	r3, r3, #1
 80058e0:	f04f 0001 	mov.w	r0, #1
 80058e4:	fa00 f303 	lsl.w	r3, r0, r3
    WR_REG(CCU4Ptr->PRS, (uint32_t)CCU4_CC4_PRS_PRS_Msk,\
	               (uint32_t)CCU4_CC4_PRS_PRS_Pos, (uint32_t)CNT001_MAX_EVENTS);

    /* Request SW shadow transfer */
    CCU4KernelPtr->GCSS |=
        (uint32_t)(((uint32_t)0x01 << ((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse)) |
 80058e8:	4319      	orrs	r1, r3
            ((uint32_t)0x01 << (((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse) + 1U)) |
            ((uint32_t)0x01 << (((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse) + 2U)));
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	7adb      	ldrb	r3, [r3, #11]
 80058ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80058f2:	f103 0302 	add.w	r3, r3, #2
 80058f6:	f04f 0001 	mov.w	r0, #1
 80058fa:	fa00 f303 	lsl.w	r3, r0, r3
    WR_REG(CCU4Ptr->PRS, (uint32_t)CCU4_CC4_PRS_PRS_Msk,\
	               (uint32_t)CCU4_CC4_PRS_PRS_Pos, (uint32_t)CNT001_MAX_EVENTS);

    /* Request SW shadow transfer */
    CCU4KernelPtr->GCSS |=
        (uint32_t)(((uint32_t)0x01 << ((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse)) |
 80058fe:	430b      	orrs	r3, r1
    /* Set Period register Value as maximum*/
    WR_REG(CCU4Ptr->PRS, (uint32_t)CCU4_CC4_PRS_PRS_Msk,\
	               (uint32_t)CCU4_CC4_PRS_PRS_Pos, (uint32_t)CNT001_MAX_EVENTS);

    /* Request SW shadow transfer */
    CCU4KernelPtr->GCSS |=
 8005900:	431a      	orrs	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	611a      	str	r2, [r3, #16]
        (uint32_t)(((uint32_t)0x01 << ((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse)) |
            ((uint32_t)0x01 << (((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse) + 1U)) |
            ((uint32_t)0x01 << (((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse) + 2U)));

    /* Clear all interrupts */
    CCU4Ptr->SWR = CNT001_ALL_CCU4_INTR_CLEAR;
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	f640 720f 	movw	r2, #3855	; 0xf0f
 800590c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    /* Enable configured interrupts */
    CCU4Ptr->INTE |= HandlePtr->InterruptControl;
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	431a      	orrs	r2, r3
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /*Initialize global variables */
    HandlePtr->DynamicHandlePtr->EvtCounterValue = 0x00U;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f04f 0200 	mov.w	r2, #0
 800592a:	601a      	str	r2, [r3, #0]
    HandlePtr->DynamicHandlePtr->NewCountMatch = HandlePtr->CountMatch;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6852      	ldr	r2, [r2, #4]
 8005934:	605a      	str	r2, [r3, #4]

    /* Set the App State to Initialized */
    HandlePtr->DynamicHandlePtr->State = CNT001_INITIALIZED;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	f04f 0201 	mov.w	r2, #1
 800593e:	721a      	strb	r2, [r3, #8]

    status = (uint32_t)DAVEApp_SUCCESS;
 8005940:	f04f 0300 	mov.w	r3, #0
 8005944:	617b      	str	r3, [r7, #20]
 8005946:	e000      	b.n	800594a <CNT001_lInit+0x186>
    /*<<<DD_CNT001_API_1_1>>>*/

    if (HandlePtr->DynamicHandlePtr->State != CNT001_UNINITIALIZED)
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
      break;
 8005948:	bf00      	nop
    HandlePtr->DynamicHandlePtr->State = CNT001_INITIALIZED;

    status = (uint32_t)DAVEApp_SUCCESS;
  }while(0);
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return status;
 800594a:	697b      	ldr	r3, [r7, #20]
}
 800594c:	4618      	mov	r0, r3
 800594e:	f107 071c 	add.w	r7, r7, #28
 8005952:	46bd      	mov	sp, r7
 8005954:	bc80      	pop	{r7}
 8005956:	4770      	bx	lr

08005958 <CNT001_Deinit>:


/* This Function resets the CCU4_CCy slice and the app */
status_t CNT001_Deinit(const CNT001_HandleType *HandlePtr )
{
 8005958:	b480      	push	{r7}
 800595a:	b087      	sub	sp, #28
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  status_t status = (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005960:	f04f 0301 	mov.w	r3, #1
 8005964:	617b      	str	r3, [r7, #20]
  CCU4_CC4_TypeDef *CCU4Ptr;              /* Pointer to the CCU4 Register Set  */
  CCU4_GLOBAL_TypeDef *CCU4KernelPtr; /* Pointer to the CCU4 Kernel Register Set */
  CCU4Ptr = HandlePtr->CC4Ptr;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	613b      	str	r3, [r7, #16]
  CCU4KernelPtr = HandlePtr->CC4KernalPtr;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	60fb      	str	r3, [r7, #12]

  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

    /*<<<DD_CNT001_API_2_1>>> */
    /* If current state is running, then stop the App first */
    if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	7a1b      	ldrb	r3, [r3, #8]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d042      	beq.n	8005a02 <CNT001_Deinit+0xaa>
    }
    /*End of "if( HandlePtr->DynamicHandlePtr->State == CNT001_RUNNING )" */
    else
    {
    /* Clear the Run Bit  in TCCLR register */
    CCU4Ptr->TCCLR |= CNT001_CCU4_TCCLR_CLEAR;
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	691b      	ldr	r3, [r3, #16]
 8005980:	f043 0207 	orr.w	r2, r3, #7
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	611a      	str	r2, [r3, #16]
    /* Clear  the Interrupts in SWR register */
    CCU4Ptr->SWR =  CNT001_ALL_CCU4_INTR_CLEAR ;
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	f640 720f 	movw	r2, #3855	; 0xf0f
 800598e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    /* Disable the Interrupts in INTE Register */
    CCU4Ptr->INTE = CNT001_CCUx_INTE_RESET;
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	f04f 0200 	mov.w	r2, #0
 8005998:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    /*<<<DD_CNT001_API_2_2>>> */
    /* Set the  IDLE mode */
    CCU4KernelPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << \
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	689a      	ldr	r2, [r3, #8]
	          ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->CCUInUse)));
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	7adb      	ldrb	r3, [r3, #11]
    CCU4Ptr->SWR =  CNT001_ALL_CCU4_INTR_CLEAR ;
    /* Disable the Interrupts in INTE Register */
    CCU4Ptr->INTE = CNT001_CCUx_INTE_RESET;
    /*<<<DD_CNT001_API_2_2>>> */
    /* Set the  IDLE mode */
    CCU4KernelPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << \
 80059a4:	f04f 0101 	mov.w	r1, #1
 80059a8:	fa01 f303 	lsl.w	r3, r1, r3
 80059ac:	431a      	orrs	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	609a      	str	r2, [r3, #8]
	          ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->CCUInUse)));
    /* Reset Input Selector Register */
    CCU4Ptr->INS = CNT001_CCUx_INS_RESET;
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	f04f 0300 	mov.w	r3, #0
 80059b8:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80059bc:	6013      	str	r3, [r2, #0]
    /* Reset CMC Register */
    CCU4Ptr->CMC = CNT001_CCUx_CMC_RESET;
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	f04f 0200 	mov.w	r2, #0
 80059c4:	605a      	str	r2, [r3, #4]
    /* Reset TC Register */
    CCU4Ptr->TC = CNT001_CCUx_TC_RESET;
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	615a      	str	r2, [r3, #20]
    /* Reset CRS Register */
    CCU4Ptr->CRS =  CNT001_CCUx_CRS_RESET;
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	f04f 0200 	mov.w	r2, #0
 80059d4:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Reset PRS Register */
    CCU4Ptr->PRS = CNT001_CCUx_PRS_RESET;
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	f04f 0200 	mov.w	r2, #0
 80059dc:	635a      	str	r2, [r3, #52]	; 0x34
    /*Clear dynamic structure variables.*/
    HandlePtr->DynamicHandlePtr->EvtCounterValue = 0x00U;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	f04f 0200 	mov.w	r2, #0
 80059e6:	601a      	str	r2, [r3, #0]
    HandlePtr->DynamicHandlePtr->NewCountMatch  = 0x00U;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	f04f 0200 	mov.w	r2, #0
 80059f0:	605a      	str	r2, [r3, #4]
    /* Set the state to Uninitialized */
    HandlePtr->DynamicHandlePtr->State = CNT001_UNINITIALIZED;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	f04f 0200 	mov.w	r2, #0
 80059fa:	721a      	strb	r2, [r3, #8]
    status = (uint32_t)DAVEApp_SUCCESS;
 80059fc:	f04f 0300 	mov.w	r3, #0
 8005a00:	617b      	str	r3, [r7, #20]
    }  
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return status;
 8005a02:	697b      	ldr	r3, [r7, #20]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	f107 071c 	add.w	r7, r7, #28
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bc80      	pop	{r7}
 8005a0e:	4770      	bx	lr

08005a10 <CNT001_Start>:

/* This Function starts the CCU4_CCy slice timer and starts the app. */
status_t  CNT001_Start(const CNT001_HandleType * HandlePtr )
{
 8005a10:	b480      	push	{r7}
 8005a12:	b087      	sub	sp, #28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  status_t status = (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005a18:	f04f 0301 	mov.w	r3, #1
 8005a1c:	617b      	str	r3, [r7, #20]
  CCU4_CC4_TypeDef *CCU4Ptr;              /* Pointer to the CCU4 Register set */

  CCU4_GLOBAL_TypeDef *CCU4KernelPtr; /* Pointer to the CCU4 Kernel Register set */
  CCU4Ptr = HandlePtr->CC4Ptr;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	613b      	str	r3, [r7, #16]
  CCU4KernelPtr = HandlePtr->CC4KernalPtr;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	60fb      	str	r3, [r7, #12]

  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

  /*<<<DD_CNT001_API_3_1>>> */
    if (HandlePtr->DynamicHandlePtr->State != CNT001_INITIALIZED)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	7a1b      	ldrb	r3, [r3, #8]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d118      	bne.n	8005a66 <CNT001_Start+0x56>
    }/*End of "if( HandlePtr->DynamicHandlePtr->State != CNT001_INITIALIZED )" */
    else
    {
    /*<<<DD_CNT001_API_3_2>>> */
    /* Clear IDLE mode. */
    SET_BIT(CCU4KernelPtr->GIDLC,
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	68da      	ldr	r2, [r3, #12]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	7adb      	ldrb	r3, [r3, #11]
 8005a3c:	f04f 0101 	mov.w	r1, #1
 8005a40:	fa01 f303 	lsl.w	r3, r1, r3
 8005a44:	431a      	orrs	r2, r3
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	60da      	str	r2, [r3, #12]
        ((uint32_t)CCU4_GIDLC_CS0I_Pos + (uint32_t)HandlePtr->CCUInUse));

    /* Set the Run bit of the Slice in TCSET Register */
    SET_BIT( CCU4Ptr->TCSET,CCU4_CC4_TCSET_TRBS_Pos );
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	f043 0201 	orr.w	r2, r3, #1
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	60da      	str	r2, [r3, #12]

    /* Set the App State to Running State */
    HandlePtr->DynamicHandlePtr->State = CNT001_RUNNING;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	f04f 0202 	mov.w	r2, #2
 8005a5e:	721a      	strb	r2, [r3, #8]
    status = (uint32_t)DAVEApp_SUCCESS;
 8005a60:	f04f 0300 	mov.w	r3, #0
 8005a64:	617b      	str	r3, [r7, #20]
    }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return status;
 8005a66:	697b      	ldr	r3, [r7, #20]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f107 071c 	add.w	r7, r7, #28
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bc80      	pop	{r7}
 8005a72:	4770      	bx	lr

08005a74 <CNT001_Stop>:

/* This Function stops the CCU4_CCy slice timer and stops the app*/
status_t CNT001_Stop(const CNT001_HandleType *HandlePtr )
{
 8005a74:	b480      	push	{r7}
 8005a76:	b087      	sub	sp, #28
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  status_t status = (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005a7c:	f04f 0301 	mov.w	r3, #1
 8005a80:	617b      	str	r3, [r7, #20]
  CCU4_CC4_TypeDef *CCU4Ptr;              /* Pointer to the CCU4 Register set */

  CCU4_GLOBAL_TypeDef *CCU4KernelPtr; /* Pointer to the CCU4 Kernel Register set */
  CCU4Ptr = HandlePtr->CC4Ptr;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	613b      	str	r3, [r7, #16]
  CCU4KernelPtr = HandlePtr->CC4KernalPtr;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	60fb      	str	r3, [r7, #12]
  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

    /*<<<DD_CNT001_API_4_1>>>*/
    if (HandlePtr->DynamicHandlePtr->State != CNT001_RUNNING)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	7a1b      	ldrb	r3, [r3, #8]
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d127      	bne.n	8005ae8 <CNT001_Stop+0x74>
    }
    else
    {
    /*<<<DD_CNT001_API_4_2>>>*/
    /* Clear the Run Bit  in TCCLR register */
    CCU4Ptr->TCCLR |= CNT001_CCU4_TCCLR_CLEAR;
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	691b      	ldr	r3, [r3, #16]
 8005a9c:	f043 0207 	orr.w	r2, r3, #7
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	611a      	str	r2, [r3, #16]
    /* Clear  the Interrupts in SWR register */
    CCU4Ptr->SWR =  CNT001_ALL_CCU4_INTR_CLEAR ;
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f640 720f 	movw	r2, #3855	; 0xf0f
 8005aaa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    /* Set the  IDLE mode in GIDLS Register */
    CCU4KernelPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << \
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	689a      	ldr	r2, [r3, #8]
	          ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->CCUInUse)));
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	7adb      	ldrb	r3, [r3, #11]
    CCU4Ptr->TCCLR |= CNT001_CCU4_TCCLR_CLEAR;
    /* Clear  the Interrupts in SWR register */
    CCU4Ptr->SWR =  CNT001_ALL_CCU4_INTR_CLEAR ;

    /* Set the  IDLE mode in GIDLS Register */
    CCU4KernelPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << \
 8005ab6:	f04f 0101 	mov.w	r1, #1
 8005aba:	fa01 f303 	lsl.w	r3, r1, r3
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	609a      	str	r2, [r3, #8]
	          ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->CCUInUse)));

    HandlePtr->DynamicHandlePtr->EvtCounterValue = 0x00U;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	f04f 0200 	mov.w	r2, #0
 8005acc:	601a      	str	r2, [r3, #0]
    HandlePtr->DynamicHandlePtr->NewCountMatch  = 0x00U;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	f04f 0200 	mov.w	r2, #0
 8005ad6:	605a      	str	r2, [r3, #4]
    HandlePtr->DynamicHandlePtr->State = CNT001_INITIALIZED;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f04f 0201 	mov.w	r2, #1
 8005ae0:	721a      	strb	r2, [r3, #8]
    status = (uint32_t)DAVEApp_SUCCESS;
 8005ae2:	f04f 0300 	mov.w	r3, #0
 8005ae6:	617b      	str	r3, [r7, #20]
    }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return status;
 8005ae8:	697b      	ldr	r3, [r7, #20]
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	f107 071c 	add.w	r7, r7, #28
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bc80      	pop	{r7}
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop

08005af8 <CNT001_GetEvtCountValue>:

/* This Function gets the timer count value which is the number of events counted till now */
status_t CNT001_GetEvtCountValue(const CNT001_HandleType *HandlePtr, uint32_t *NumEvents )
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
  status_t status = (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005b02:	f04f 0301 	mov.w	r3, #1
 8005b06:	60fb      	str	r3, [r7, #12]
  CCU4_CC4_TypeDef *CCU4Ptr;               /* Pointer to the CCU4 Register set */
  CCU4Ptr = HandlePtr->CC4Ptr;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	695b      	ldr	r3, [r3, #20]
 8005b0c:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);
  
    /*<<<DD_CNT001_API_5_1>>>*/
    if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	7a1b      	ldrb	r3, [r3, #8]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00a      	beq.n	8005b2e <CNT001_GetEvtCountValue+0x36>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
    }
    else
    {
    *NumEvents = RD_REG(CCU4Ptr->TIMER, (uint32_t)CCU4_CC4_TIMER_TVAL_Msk,\
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b1c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8005b20:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8005b24:	683a      	ldr	r2, [r7, #0]
 8005b26:	6013      	str	r3, [r2, #0]
	                                         (uint32_t)CCU4_CC4_TIMER_TVAL_Pos);
    status = (uint32_t)DAVEApp_SUCCESS;
 8005b28:	f04f 0300 	mov.w	r3, #0
 8005b2c:	60fb      	str	r3, [r7, #12]
    }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return status;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	f107 0714 	add.w	r7, r7, #20
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bc80      	pop	{r7}
 8005b3a:	4770      	bx	lr

08005b3c <CNT001_GetCountMatch>:


/* This Function reads the Count Match value. At this value, compare match interrupt is generated
 *  if it is enabled */
status_t CNT001_GetCountMatch(const CNT001_HandleType *HandlePtr, uint32_t* CompRegVal)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  status_t status = (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005b46:	f04f 0301 	mov.w	r3, #1
 8005b4a:	60fb      	str	r3, [r7, #12]
  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

    /*<<<DD_CNT001_API_6_1>>>  */
    if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	7a1b      	ldrb	r3, [r3, #8]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d007      	beq.n	8005b66 <CNT001_GetCountMatch+0x2a>
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
    }
    else
    {
    /*<<<DD_CNT001_API_6_2>>>  */
    *CompRegVal = HandlePtr->DynamicHandlePtr->NewCountMatch;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	685a      	ldr	r2, [r3, #4]
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	601a      	str	r2, [r3, #0]
    status = (uint32_t)DAVEApp_SUCCESS;
 8005b60:	f04f 0300 	mov.w	r3, #0
 8005b64:	60fb      	str	r3, [r7, #12]
    }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return status;
 8005b66:	68fb      	ldr	r3, [r7, #12]
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f107 0714 	add.w	r7, r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bc80      	pop	{r7}
 8005b72:	4770      	bx	lr

08005b74 <CNT001_SetCountMatch>:

/* This Function sets the event Count Match. This is the compare register value of the CCU4x_CCy slice */
status_t CNT001_SetCountMatch(const CNT001_HandleType *HandlePtr, uint32_t CountMatch)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b087      	sub	sp, #28
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
  status_t status = (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005b7e:	f04f 0301 	mov.w	r3, #1
 8005b82:	617b      	str	r3, [r7, #20]
  CCU4_CC4_TypeDef *CCU4Ptr;            /* Pointer to the CCU4 Register set */

  CCU4_GLOBAL_TypeDef *CCU4KernelPtr; /* Pointer to the CCU4 Kernel Register set */
  CCU4Ptr = HandlePtr->CC4Ptr;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	613b      	str	r3, [r7, #16]
  CCU4KernelPtr = HandlePtr->CC4KernalPtr;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	60fb      	str	r3, [r7, #12]

  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

    /*<<<DD_CNT001_API_7_1>>>*/
    if (HandlePtr->DynamicHandlePtr->State != CNT001_INITIALIZED)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	7a1b      	ldrb	r3, [r3, #8]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d12a      	bne.n	8005bf0 <CNT001_SetCountMatch+0x7c>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
    }
    else if( CountMatch > CNT001_EVENT_COUNT_MAX   )
 8005b9a:	683a      	ldr	r2, [r7, #0]
 8005b9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d903      	bls.n	8005bac <CNT001_SetCountMatch+0x38>
    {
      status = (uint32_t)CNT001_OUT_OF_RANGE_ERROR;
 8005ba4:	f04f 0303 	mov.w	r3, #3
 8005ba8:	617b      	str	r3, [r7, #20]
 8005baa:	e021      	b.n	8005bf0 <CNT001_SetCountMatch+0x7c>
    }
    else
    {
      /*<<<DD_CNT001_API_7_5>>>*/
      /* Update the Count match value in CRS Register */
      WR_REG(CCU4Ptr->CRS, (uint32_t)CCU4_CC4_CRS_CRS_Msk, \
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8005bb2:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bba:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8005bbe:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	63da      	str	r2, [r3, #60]	; 0x3c
	                                 (uint32_t)CCU4_CC4_CRS_CRS_Pos,CountMatch);
  
      /* Request SW Shadow Transfer */
      CCU4KernelPtr->GCSS |=
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	691a      	ldr	r2, [r3, #16]
          (uint32_t)((0x01UL << ((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse)));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	7adb      	ldrb	r3, [r3, #11]
 8005bd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005bd4:	f04f 0101 	mov.w	r1, #1
 8005bd8:	fa01 f303 	lsl.w	r3, r1, r3
      /* Update the Count match value in CRS Register */
      WR_REG(CCU4Ptr->CRS, (uint32_t)CCU4_CC4_CRS_CRS_Msk, \
	                                 (uint32_t)CCU4_CC4_CRS_CRS_Pos,CountMatch);
  
      /* Request SW Shadow Transfer */
      CCU4KernelPtr->GCSS |=
 8005bdc:	431a      	orrs	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	611a      	str	r2, [r3, #16]
          (uint32_t)((0x01UL << ((uint32_t)4 * (uint32_t)HandlePtr->CCUInUse)));
  
      /* Update the Dynamic HandlePtr */
      HandlePtr->DynamicHandlePtr ->NewCountMatch = CountMatch;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	605a      	str	r2, [r3, #4]
      status = (uint32_t)DAVEApp_SUCCESS;
 8005bea:	f04f 0300 	mov.w	r3, #0
 8005bee:	617b      	str	r3, [r7, #20]
    }

  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return status;
 8005bf0:	697b      	ldr	r3, [r7, #20]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f107 071c 	add.w	r7, r7, #28
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bc80      	pop	{r7}
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop

08005c00 <CNT001_GetTimerStatus>:

/* This Function reads the timer status */
status_t  CNT001_GetTimerStatus(const CNT001_HandleType *HandlePtr, uint32_t* Status)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b085      	sub	sp, #20
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  status_t status = (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005c0a:	f04f 0301 	mov.w	r3, #1
 8005c0e:	60fb      	str	r3, [r7, #12]
  CCU4_CC4_TypeDef *CCU4Ptr;                 /* Pointer to the CCU4 Register set */
  CCU4Ptr = HandlePtr->CC4Ptr;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	695b      	ldr	r3, [r3, #20]
 8005c14:	60bb      	str	r3, [r7, #8]

  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

    /*<<<DD_CNT001_API_8_1>>> */
    if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	7a1b      	ldrb	r3, [r3, #8]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d008      	beq.n	8005c32 <CNT001_GetTimerStatus+0x32>
    }
    else
    {
    /*<<<DD_CNT001_API_8_2>>> */
    /* Get the Status of the Timer */
    *Status = RD_REG( CCU4Ptr->TCST, (uint32_t)CCU4_CC4_TCST_TRB_Msk,\
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0201 	and.w	r2, r3, #1
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	601a      	str	r2, [r3, #0]
	                                           (uint32_t)CCU4_CC4_TCST_TRB_Pos);
    status = (uint32_t)DAVEApp_SUCCESS;
 8005c2c:	f04f 0300 	mov.w	r3, #0
 8005c30:	60fb      	str	r3, [r7, #12]
    }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return status;
 8005c32:	68fb      	ldr	r3, [r7, #12]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	f107 0714 	add.w	r7, r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr

08005c40 <CNT001_EnableEvent>:
status_t CNT001_EnableEvent
(
    const CNT001_HandleType * HandlePtr,
    const CNT001_EventNameType Event
)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b085      	sub	sp, #20
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	460b      	mov	r3, r1
 8005c4a:	70fb      	strb	r3, [r7, #3]
  status_t Status =  (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005c4c:	f04f 0301 	mov.w	r3, #1
 8005c50:	60fb      	str	r3, [r7, #12]
  CCU4_CC4_TypeDef* CC4yRegsPtr = HandlePtr->CC4Ptr;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	695b      	ldr	r3, [r3, #20]
 8005c56:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

  if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	7a1b      	ldrb	r3, [r3, #8]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00e      	beq.n	8005c80 <CNT001_EnableEvent+0x40>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
  }
  else
  {
    SET_BIT(CC4yRegsPtr->INTE, (uint8_t) Event);
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005c68:	78fb      	ldrb	r3, [r7, #3]
 8005c6a:	f04f 0101 	mov.w	r1, #1
 8005c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c72:	431a      	orrs	r2, r3
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    Status =  (uint32_t)DAVEApp_SUCCESS;
 8005c7a:	f04f 0300 	mov.w	r3, #0
 8005c7e:	60fb      	str	r3, [r7, #12]
  }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return (Status);
 8005c80:	68fb      	ldr	r3, [r7, #12]
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	f107 0714 	add.w	r7, r7, #20
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bc80      	pop	{r7}
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop

08005c90 <CNT001_DisableEvent>:
status_t CNT001_DisableEvent
(
    const CNT001_HandleType * HandlePtr,
    const CNT001_EventNameType Event
)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	460b      	mov	r3, r1
 8005c9a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t) CNT001_OPER_NOT_ALLOWED_ERROR;
 8005c9c:	f04f 0301 	mov.w	r3, #1
 8005ca0:	60fb      	str	r3, [r7, #12]
  CCU4_CC4_TypeDef* CC4yRegsPtr = HandlePtr->CC4Ptr;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

  if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	7a1b      	ldrb	r3, [r3, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d010      	beq.n	8005cd4 <CNT001_DisableEvent+0x44>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
  }
  else
  {
    CLR_BIT(CC4yRegsPtr->INTE, (uint8_t) Event);
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005cb8:	78fb      	ldrb	r3, [r7, #3]
 8005cba:	f04f 0101 	mov.w	r1, #1
 8005cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8005cc2:	ea6f 0303 	mvn.w	r3, r3
 8005cc6:	401a      	ands	r2, r3
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    Status = (uint32_t) DAVEApp_SUCCESS;
 8005cce:	f04f 0300 	mov.w	r3, #0
 8005cd2:	60fb      	str	r3, [r7, #12]
  }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return (Status);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f107 0714 	add.w	r7, r7, #20
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bc80      	pop	{r7}
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop

08005ce4 <CNT001_ClearPendingEvent>:
status_t CNT001_ClearPendingEvent
(
    const CNT001_HandleType * HandlePtr,
    const CNT001_EventNameType Event
)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	460b      	mov	r3, r1
 8005cee:	70fb      	strb	r3, [r7, #3]
  status_t Status =  (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005cf0:	f04f 0301 	mov.w	r3, #1
 8005cf4:	60fb      	str	r3, [r7, #12]
  CCU4_CC4_TypeDef* CC4yRegsPtr = HandlePtr->CC4Ptr;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

  if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	7a1b      	ldrb	r3, [r3, #8]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00e      	beq.n	8005d24 <CNT001_ClearPendingEvent+0x40>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
  }
  else
  {
    SET_BIT(CC4yRegsPtr->SWR,  (uint8_t)Event);
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005d0c:	78fb      	ldrb	r3, [r7, #3]
 8005d0e:	f04f 0101 	mov.w	r1, #1
 8005d12:	fa01 f303 	lsl.w	r3, r1, r3
 8005d16:	431a      	orrs	r2, r3
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    Status =  (uint32_t)DAVEApp_SUCCESS;
 8005d1e:	f04f 0300 	mov.w	r3, #0
 8005d22:	60fb      	str	r3, [r7, #12]
  }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return (Status);
 8005d24:	68fb      	ldr	r3, [r7, #12]
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	f107 0714 	add.w	r7, r7, #20
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bc80      	pop	{r7}
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop

08005d34 <CNT001_SetPendingEvent>:
status_t CNT001_SetPendingEvent
(
    const CNT001_HandleType * HandlePtr,
    const CNT001_EventNameType Event
)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b085      	sub	sp, #20
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	70fb      	strb	r3, [r7, #3]
  status_t Status =  (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005d40:	f04f 0301 	mov.w	r3, #1
 8005d44:	60fb      	str	r3, [r7, #12]
  CCU4_CC4_TypeDef* CC4yRegsPtr = HandlePtr->CC4Ptr;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

  if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	7a1b      	ldrb	r3, [r3, #8]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00e      	beq.n	8005d74 <CNT001_SetPendingEvent+0x40>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
  }
  else
  {
    SET_BIT(CC4yRegsPtr->SWS,  (uint8_t)Event);
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005d5c:	78fb      	ldrb	r3, [r7, #3]
 8005d5e:	f04f 0101 	mov.w	r1, #1
 8005d62:	fa01 f303 	lsl.w	r3, r1, r3
 8005d66:	431a      	orrs	r2, r3
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    Status =  (uint32_t)DAVEApp_SUCCESS;
 8005d6e:	f04f 0300 	mov.w	r3, #0
 8005d72:	60fb      	str	r3, [r7, #12]
  }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return (Status);
 8005d74:	68fb      	ldr	r3, [r7, #12]
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	f107 0714 	add.w	r7, r7, #20
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bc80      	pop	{r7}
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop

08005d84 <CNT001_GetPendingEvent>:
(
    const CNT001_HandleType * HandlePtr,
    const CNT001_EventNameType Event,
    uint8_t* EvtStatus
)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	72fb      	strb	r3, [r7, #11]
  status_t Status =  (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005d92:	f04f 0301 	mov.w	r3, #1
 8005d96:	617b      	str	r3, [r7, #20]
  CCU4_CC4_TypeDef* CC4yRegsPtr = HandlePtr->CC4Ptr;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	695b      	ldr	r3, [r3, #20]
 8005d9c:	613b      	str	r3, [r7, #16]
  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);

  if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	7a1b      	ldrb	r3, [r3, #8]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d019      	beq.n	8005ddc <CNT001_GetPendingEvent+0x58>
  {
	 DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
  }
  else
  {
    if(RD_REG(CC4yRegsPtr->INTS, ((uint32_t)0x01<<(uint8_t)Event),(uint8_t)Event))
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005dae:	7afb      	ldrb	r3, [r7, #11]
 8005db0:	f04f 0101 	mov.w	r1, #1
 8005db4:	fa01 f303 	lsl.w	r3, r1, r3
 8005db8:	401a      	ands	r2, r3
 8005dba:	7afb      	ldrb	r3, [r7, #11]
 8005dbc:	fa22 f303 	lsr.w	r3, r2, r3
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d004      	beq.n	8005dce <CNT001_GetPendingEvent+0x4a>
    {
      *EvtStatus = (uint8_t)SET;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f04f 0201 	mov.w	r2, #1
 8005dca:	701a      	strb	r2, [r3, #0]
 8005dcc:	e003      	b.n	8005dd6 <CNT001_GetPendingEvent+0x52>
    }
    else
    {
      *EvtStatus = (uint8_t)RESET;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f04f 0200 	mov.w	r2, #0
 8005dd4:	701a      	strb	r2, [r3, #0]
    }
    /* *EvtStatus = RD_REG(CC4yRegsPtr->INTS,  (0x01<<(uint8_t)Event),(uint8_t)Event) ?\
	 (uint8_t)SET : (uint8_t)RESET;	*/
    Status =  (uint32_t)DAVEApp_SUCCESS;
 8005dd6:	f04f 0300 	mov.w	r3, #0
 8005dda:	617b      	str	r3, [r7, #20]
  }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return (Status);
 8005ddc:	697b      	ldr	r3, [r7, #20]
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	f107 071c 	add.w	r7, r7, #28
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bc80      	pop	{r7}
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop

08005dec <CNT001_ResetCounter>:
 */
status_t CNT001_ResetCounter
(
    const CNT001_HandleType * HandlePtr
)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b085      	sub	sp, #20
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  status_t Status =  (uint32_t)CNT001_OPER_NOT_ALLOWED_ERROR;
 8005df4:	f04f 0301 	mov.w	r3, #1
 8005df8:	60fb      	str	r3, [r7, #12]
  CCU4_CC4_TypeDef* CC4yRegsPtr = HandlePtr->CC4Ptr;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(APP_GID, (uint32_t)CNT001_FUNCTION_ENTRY);
  /* This function is not allowed in the UNINITIALIZED state */
  if (HandlePtr->DynamicHandlePtr->State == CNT001_UNINITIALIZED)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	7a1b      	ldrb	r3, [r3, #8]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d008      	beq.n	8005e1c <CNT001_ResetCounter+0x30>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, CNT001_STATUS_LEN, &status);
  }
  /* Clear the timer in TCCLR register */
  else
  {
    CC4yRegsPtr->TCCLR |=  CNT001_CLEAR_COUNTER;
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	f043 0202 	orr.w	r2, r3, #2
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	611a      	str	r2, [r3, #16]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005e16:	f04f 0300 	mov.w	r3, #0
 8005e1a:	60fb      	str	r3, [r7, #12]
  }
  DBG002_FUNCTION_EXIT(APP_GID, (uint32_t)CNT001_FUNCTION_EXIT);
  return (Status);
 8005e1c:	68fb      	ldr	r3, [r7, #12]

}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f107 0714 	add.w	r7, r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bc80      	pop	{r7}
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop

08005e2c <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8005e34:	f04f 0300 	mov.w	r3, #0
 8005e38:	60fb      	str	r3, [r7, #12]
 8005e3a:	e007      	b.n	8005e4c <CLK001_Delay+0x20>
 8005e3c:	bf00      	nop
 8005e3e:	bf00      	nop
 8005e40:	bf00      	nop
 8005e42:	bf00      	nop
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f103 0301 	add.w	r3, r3, #1
 8005e4a:	60fb      	str	r3, [r7, #12]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d3f3      	bcc.n	8005e3c <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8005e54:	f107 0714 	add.w	r7, r7, #20
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bc80      	pop	{r7}
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop

08005e60 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8005e66:	f04f 0301 	mov.w	r3, #1
 8005e6a:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8005e6c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e74:	685a      	ldr	r2, [r3, #4]
 8005e76:	f04f 0302 	mov.w	r3, #2
 8005e7a:	f2c0 0301 	movt	r3, #1
 8005e7e:	4013      	ands	r3, r2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d002      	beq.n	8005e8a <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8005e84:	f04f 0300 	mov.w	r3, #0
 8005e88:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8005e8a:	687b      	ldr	r3, [r7, #4]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f107 070c 	add.w	r7, r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bc80      	pop	{r7}
 8005e96:	4770      	bx	lr

08005e98 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8005e9c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8005ea0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d10b      	bne.n	8005ec6 <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8005eae:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8005eb2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005eb6:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8005eba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ebe:	6852      	ldr	r2, [r2, #4]
 8005ec0:	f042 0201 	orr.w	r2, r2, #1
 8005ec4:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8005ec6:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005eca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00b      	beq.n	8005ef0 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8005ed8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005edc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ee0:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8005ee4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ee8:	6892      	ldr	r2, [r2, #8]
 8005eea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eee:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8005ef0:	f244 7310 	movw	r3, #18192	; 0x4710
 8005ef4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ef8:	f244 7210 	movw	r2, #18192	; 0x4710
 8005efc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f00:	6852      	ldr	r2, [r2, #4]
 8005f02:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8005f06:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8005f08:	f04f 0064 	mov.w	r0, #100	; 0x64
 8005f0c:	f7ff ff8e 	bl	8005e2c <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8005f10:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f14:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f18:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f1c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f20:	6852      	ldr	r2, [r2, #4]
 8005f22:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005f26:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop

08005f2c <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8005f32:	f04f 0301 	mov.w	r3, #1
 8005f36:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8005f38:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f40:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f44:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f48:	6852      	ldr	r2, [r2, #4]
 8005f4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005f4e:	f022 0202 	bic.w	r2, r2, #2
 8005f52:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8005f54:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005f58:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d054      	beq.n	8006010 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8005f66:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005f6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f6e:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005f72:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f76:	6852      	ldr	r2, [r2, #4]
 8005f78:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005f7c:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8005f7e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005f82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f86:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005f8a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f8e:	6852      	ldr	r2, [r2, #4]
 8005f90:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8005f94:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8005f96:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f9e:	f244 7210 	movw	r2, #18192	; 0x4710
 8005fa2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005fa6:	68d2      	ldr	r2, [r2, #12]
 8005fa8:	f022 0201 	bic.w	r2, r2, #1
 8005fac:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8005fae:	f244 7310 	movw	r3, #18192	; 0x4710
 8005fb2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005fb6:	f244 7210 	movw	r2, #18192	; 0x4710
 8005fba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005fbe:	6852      	ldr	r2, [r2, #4]
 8005fc0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005fc4:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8005fc6:	f244 6350 	movw	r3, #18000	; 0x4650
 8005fca:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8005fcc:	f04f 000a 	mov.w	r0, #10
 8005fd0:	f7ff ff2c 	bl	8005e2c <CLK001_Delay>
        timeout_count--;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005fda:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8005fdc:	f244 7310 	movw	r3, #18192	; 0x4710
 8005fe0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8005fea:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005fee:	d002      	beq.n	8005ff6 <CLK001_SetMainPLLClkSrc+0xca>
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1ea      	bne.n	8005fcc <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8005ff6:	f244 7310 	movw	r3, #18192	; 0x4710
 8005ffa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8006004:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006008:	d002      	beq.n	8006010 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 800600a:	f04f 0300 	mov.w	r3, #0
 800600e:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8006010:	687b      	ldr	r3, [r7, #4]
}
 8006012:	4618      	mov	r0, r3
 8006014:	f107 0708 	add.w	r7, r7, #8
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}

0800601c <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b082      	sub	sp, #8
 8006020:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8006022:	f04f 0301 	mov.w	r3, #1
 8006026:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8006028:	f244 7310 	movw	r3, #18192	; 0x4710
 800602c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0304 	and.w	r3, r3, #4
 8006036:	2b00      	cmp	r3, #0
 8006038:	f040 8097 	bne.w	800616a <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 800603c:	f240 0378 	movw	r3, #120	; 0x78
 8006040:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006044:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006048:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 800604c:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 800604e:	f240 0378 	movw	r3, #120	; 0x78
 8006052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	f649 7381 	movw	r3, #40833	; 0x9f81
 800605c:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8006060:	fba3 1302 	umull	r1, r3, r3, r2
 8006064:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8006068:	f103 32ff 	add.w	r2, r3, #4294967295
 800606c:	f240 037c 	movw	r3, #124	; 0x7c
 8006070:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006074:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8006076:	f244 7310 	movw	r3, #18192	; 0x4710
 800607a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800607e:	f244 7210 	movw	r2, #18192	; 0x4710
 8006082:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006086:	6852      	ldr	r2, [r2, #4]
 8006088:	f042 0201 	orr.w	r2, r2, #1
 800608c:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 800608e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006092:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006096:	f244 7210 	movw	r2, #18192	; 0x4710
 800609a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800609e:	6852      	ldr	r2, [r2, #4]
 80060a0:	f042 0210 	orr.w	r2, r2, #16
 80060a4:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80060a6:	f244 7310 	movw	r3, #18192	; 0x4710
 80060aa:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 80060ae:	f240 027c 	movw	r2, #124	; 0x7c
 80060b2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80060b6:	6812      	ldr	r2, [r2, #0]
 80060b8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80060bc:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80060c0:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80060c2:	f244 7310 	movw	r3, #18192	; 0x4710
 80060c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060ca:	f244 7210 	movw	r2, #18192	; 0x4710
 80060ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80060d2:	6852      	ldr	r2, [r2, #4]
 80060d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060d8:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 80060da:	f244 7310 	movw	r3, #18192	; 0x4710
 80060de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060e2:	f244 7210 	movw	r2, #18192	; 0x4710
 80060e6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80060ea:	6852      	ldr	r2, [r2, #4]
 80060ec:	f022 0210 	bic.w	r2, r2, #16
 80060f0:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 80060f2:	f244 7310 	movw	r3, #18192	; 0x4710
 80060f6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060fa:	f244 7210 	movw	r2, #18192	; 0x4710
 80060fe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006102:	6852      	ldr	r2, [r2, #4]
 8006104:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006108:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 800610a:	f244 6350 	movw	r3, #18000	; 0x4650
 800610e:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8006110:	f04f 000a 	mov.w	r0, #10
 8006114:	f7ff fe8a 	bl	8005e2c <CLK001_Delay>
        timeout_count--;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	f103 33ff 	add.w	r3, r3, #4294967295
 800611e:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8006120:	f244 7310 	movw	r3, #18192	; 0x4710
 8006124:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 800612e:	2b00      	cmp	r3, #0
 8006130:	d102      	bne.n	8006138 <CLK001_ConfigMainPLL+0x11c>
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d1eb      	bne.n	8006110 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8006138:	f244 7310 	movw	r3, #18192	; 0x4710
 800613c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0304 	and.w	r3, r3, #4
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00c      	beq.n	8006164 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800614a:	f244 7310 	movw	r3, #18192	; 0x4710
 800614e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006152:	f244 7210 	movw	r2, #18192	; 0x4710
 8006156:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800615a:	6852      	ldr	r2, [r2, #4]
 800615c:	f022 0201 	bic.w	r2, r2, #1
 8006160:	605a      	str	r2, [r3, #4]
 8006162:	e002      	b.n	800616a <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8006164:	f04f 0300 	mov.w	r3, #0
 8006168:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 800616a:	687b      	ldr	r3, [r7, #4]
}
 800616c:	4618      	mov	r0, r3
 800616e:	f107 0708 	add.w	r7, r7, #8
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop

08006178 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 800617e:	f04f 0301 	mov.w	r3, #1
 8006182:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006184:	f244 7310 	movw	r3, #18192	; 0x4710
 8006188:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800618c:	f244 7210 	movw	r2, #18192	; 0x4710
 8006190:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006194:	6852      	ldr	r2, [r2, #4]
 8006196:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800619a:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 800619c:	f240 0378 	movw	r3, #120	; 0x78
 80061a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80061a8:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80061ac:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 80061ae:	f04f 0064 	mov.w	r0, #100	; 0x64
 80061b2:	f7ff fe3b 	bl	8005e2c <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 80061b6:	f240 0378 	movw	r3, #120	; 0x78
 80061ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80061c4:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80061c8:	f2c0 131e 	movt	r3, #286	; 0x11e
 80061cc:	fba3 1302 	umull	r1, r3, r3, r2
 80061d0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80061d4:	f103 32ff 	add.w	r2, r3, #4294967295
 80061d8:	f240 037c 	movw	r3, #124	; 0x7c
 80061dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061e0:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80061e2:	f244 7310 	movw	r3, #18192	; 0x4710
 80061e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 80061ea:	f240 027c 	movw	r2, #124	; 0x7c
 80061ee:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80061f2:	6812      	ldr	r2, [r2, #0]
 80061f4:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80061f8:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80061fc:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 80061fe:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006202:	f7ff fe13 	bl	8005e2c <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8006206:	f240 0378 	movw	r3, #120	; 0x78
 800620a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8006214:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8006218:	f2c0 03be 	movt	r3, #190	; 0xbe
 800621c:	fba3 1302 	umull	r1, r3, r3, r2
 8006220:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006224:	f103 32ff 	add.w	r2, r3, #4294967295
 8006228:	f240 037c 	movw	r3, #124	; 0x7c
 800622c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006230:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8006232:	f244 7310 	movw	r3, #18192	; 0x4710
 8006236:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 800623a:	f240 027c 	movw	r2, #124	; 0x7c
 800623e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006242:	6812      	ldr	r2, [r2, #0]
 8006244:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8006248:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800624c:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 800624e:	f04f 0096 	mov.w	r0, #150	; 0x96
 8006252:	f7ff fdeb 	bl	8005e2c <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8006256:	f244 7310 	movw	r3, #18192	; 0x4710
 800625a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800625e:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8006262:	f2c0 0203 	movt	r2, #3
 8006266:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8006268:	f244 7310 	movw	r3, #18192	; 0x4710
 800626c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8006276:	ea4f 6313 	mov.w	r3, r3, lsr #24
 800627a:	2b00      	cmp	r3, #0
 800627c:	d11e      	bne.n	80062bc <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 800627e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006282:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800628c:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8006290:	2b27      	cmp	r3, #39	; 0x27
 8006292:	d113      	bne.n	80062bc <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8006294:	f244 7310 	movw	r3, #18192	; 0x4710
 8006298:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d10a      	bne.n	80062bc <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 80062a6:	f244 7310 	movw	r3, #18192	; 0x4710
 80062aa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80062b4:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80062b8:	2b03      	cmp	r3, #3
 80062ba:	d002      	beq.n	80062c2 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 80062bc:	f04f 0300 	mov.w	r3, #0
 80062c0:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 80062c2:	f244 1360 	movw	r3, #16736	; 0x4160
 80062c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80062ca:	f04f 0205 	mov.w	r2, #5
 80062ce:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 80062d0:	687b      	ldr	r3, [r7, #4]
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	f107 0708 	add.w	r7, r7, #8
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 80062e2:	f04f 0301 	mov.w	r3, #1
 80062e6:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 80062e8:	f7ff fdd6 	bl	8005e98 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 80062ec:	f04f 0064 	mov.w	r0, #100	; 0x64
 80062f0:	f7ff fd9c 	bl	8005e2c <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 80062f4:	f7ff fe1a 	bl	8005f2c <CLK001_SetMainPLLClkSrc>
 80062f8:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 80062fa:	f7ff fe8f 	bl	800601c <CLK001_ConfigMainPLL>
 80062fe:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8006300:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006304:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006308:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800630c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006310:	68d2      	ldr	r2, [r2, #12]
 8006312:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006316:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8006318:	f7ff ff2e 	bl	8006178 <CLK001_FreqStepupMainPLL>
 800631c:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 800631e:	687b      	ldr	r3, [r7, #4]
}
 8006320:	4618      	mov	r0, r3
 8006322:	f107 0708 	add.w	r7, r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop

0800632c <CLK001_CCUClk_Init>:
  * @brief  Function to enable the CCU4 and CCU8 clock 
  * @note   -  
  * @param  None
  * @retval None
  */
  static void CLK001_CCUClk_Init(void){
 800632c:	b480      	push	{r7}
 800632e:	af00      	add	r7, sp, #0
  /* Enable CCU Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_CCUCEN_Msk;
 8006330:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006334:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006338:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800633c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006340:	6852      	ldr	r2, [r2, #4]
 8006342:	f042 0210 	orr.w	r2, r2, #16
 8006346:	605a      	str	r2, [r3, #4]
}
 8006348:	46bd      	mov	sp, r7
 800634a:	bc80      	pop	{r7}
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop

08006350 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b082      	sub	sp, #8
 8006354:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8006356:	f04f 0300 	mov.w	r3, #0
 800635a:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 800635c:	f7ff fd80 	bl	8005e60 <CLK001_SysClk_Valid>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d105      	bne.n	8006372 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8006366:	f7ff ffb9 	bl	80062dc <CLK001_SysClk_Init>
 800636a:	4603      	mov	r3, r0
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	4313      	orrs	r3, r2
 8006370:	607b      	str	r3, [r7, #4]
  	CLK001_USBClk_Init();
  }
  #endif

  #ifdef CLK001_CCUCLK_EN
    if(SysClkinitialized == 1UL)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d101      	bne.n	800637c <CLK001_Init+0x2c>
    {
      /*  Function to enable the CCU Clock based on UI configuration */
      CLK001_CCUClk_Init();
 8006378:	f7ff ffd8 	bl	800632c <CLK001_CCUClk_Init>
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 800637c:	f7fa fc08 	bl	8000b90 <SystemCoreClockUpdate>
}
 8006380:	f107 0708 	add.w	r7, r7, #8
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8006388:	b480      	push	{r7}
 800638a:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 800638c:	f04f 0300 	mov.w	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	46bd      	mov	sp, r7
 8006394:	bc80      	pop	{r7}
 8006396:	4770      	bx	lr

08006398 <CCU4GLOBAL_Init>:
/**
 * @cond INTERNAL_DOCS
 */

void CCU4GLOBAL_Init(void)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
  static uint32_t CCU4InitCalled = (uint32_t)0U;
  uint32_t Count = 0U;
 800639e:	f04f 0300 	mov.w	r3, #0
 80063a2:	607b      	str	r3, [r7, #4]
  
  if(CCU4InitCalled == (uint32_t)0U)
 80063a4:	f240 0380 	movw	r3, #128	; 0x80
 80063a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d11b      	bne.n	80063ea <CCU4GLOBAL_Init+0x52>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 80063b2:	f04f 0300 	mov.w	r3, #0
 80063b6:	607b      	str	r3, [r7, #4]
 80063b8:	e00d      	b.n	80063d6 <CCU4GLOBAL_Init+0x3e>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
 80063ba:	f240 0324 	movw	r3, #36	; 0x24
 80063be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063c8:	4618      	mov	r0, r3
 80063ca:	f000 f813 	bl	80063f4 <CCU4Global_lInit>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f103 0301 	add.w	r3, r3, #1
 80063d4:	607b      	str	r3, [r7, #4]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d9ee      	bls.n	80063ba <CCU4GLOBAL_Init+0x22>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
    }

    CCU4InitCalled = (uint32_t)1;
 80063dc:	f240 0380 	movw	r3, #128	; 0x80
 80063e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063e4:	f04f 0201 	mov.w	r2, #1
 80063e8:	601a      	str	r2, [r3, #0]
  }
}
 80063ea:	f107 0708 	add.w	r7, r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop

080063f4 <CCU4Global_lInit>:

static void CCU4Global_lInit(const CCU4Global_HandleType * Handle)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
	#endif
	
	#if (UC_FAMILY == XMC4)
		/* Deassert the peripheral */
		/*This is applicable for XMC4500, XMC4400 and XMC4200 Devices*/
		RESET001_DeassertReset(Handle->PeripheralReset);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	4618      	mov	r0, r3
 8006402:	f7fc fa63 	bl	80028cc <RESET001_DeassertReset>
	#endif    

		
    /* Sets Run bit of the Prescalar */
    SET_BIT(Handle->CC4yKernRegsPtr->GIDLC,CCU4_GIDLC_SPRB_Pos);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	6812      	ldr	r2, [r2, #0]
 800640e:	68d2      	ldr	r2, [r2, #12]
 8006410:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006414:	60da      	str	r2, [r3, #12]

}
 8006416:	f107 0708 	add.w	r7, r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop

08006420 <__libc_init_array>:
 8006420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006422:	4f20      	ldr	r7, [pc, #128]	; (80064a4 <__libc_init_array+0x84>)
 8006424:	4c20      	ldr	r4, [pc, #128]	; (80064a8 <__libc_init_array+0x88>)
 8006426:	1b38      	subs	r0, r7, r4
 8006428:	1087      	asrs	r7, r0, #2
 800642a:	d017      	beq.n	800645c <__libc_init_array+0x3c>
 800642c:	1e7a      	subs	r2, r7, #1
 800642e:	6823      	ldr	r3, [r4, #0]
 8006430:	2501      	movs	r5, #1
 8006432:	f002 0601 	and.w	r6, r2, #1
 8006436:	4798      	blx	r3
 8006438:	42af      	cmp	r7, r5
 800643a:	d00f      	beq.n	800645c <__libc_init_array+0x3c>
 800643c:	b12e      	cbz	r6, 800644a <__libc_init_array+0x2a>
 800643e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8006442:	2502      	movs	r5, #2
 8006444:	4788      	blx	r1
 8006446:	42af      	cmp	r7, r5
 8006448:	d008      	beq.n	800645c <__libc_init_array+0x3c>
 800644a:	6860      	ldr	r0, [r4, #4]
 800644c:	4780      	blx	r0
 800644e:	3502      	adds	r5, #2
 8006450:	68a2      	ldr	r2, [r4, #8]
 8006452:	1d26      	adds	r6, r4, #4
 8006454:	4790      	blx	r2
 8006456:	3408      	adds	r4, #8
 8006458:	42af      	cmp	r7, r5
 800645a:	d1f6      	bne.n	800644a <__libc_init_array+0x2a>
 800645c:	4f13      	ldr	r7, [pc, #76]	; (80064ac <__libc_init_array+0x8c>)
 800645e:	4c14      	ldr	r4, [pc, #80]	; (80064b0 <__libc_init_array+0x90>)
 8006460:	f7fb fd4e 	bl	8001f00 <_init>
 8006464:	1b3b      	subs	r3, r7, r4
 8006466:	109f      	asrs	r7, r3, #2
 8006468:	d018      	beq.n	800649c <__libc_init_array+0x7c>
 800646a:	1e7d      	subs	r5, r7, #1
 800646c:	6821      	ldr	r1, [r4, #0]
 800646e:	f005 0601 	and.w	r6, r5, #1
 8006472:	2501      	movs	r5, #1
 8006474:	4788      	blx	r1
 8006476:	42af      	cmp	r7, r5
 8006478:	d011      	beq.n	800649e <__libc_init_array+0x7e>
 800647a:	b12e      	cbz	r6, 8006488 <__libc_init_array+0x68>
 800647c:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8006480:	2502      	movs	r5, #2
 8006482:	4780      	blx	r0
 8006484:	42af      	cmp	r7, r5
 8006486:	d00b      	beq.n	80064a0 <__libc_init_array+0x80>
 8006488:	6862      	ldr	r2, [r4, #4]
 800648a:	4790      	blx	r2
 800648c:	3502      	adds	r5, #2
 800648e:	68a3      	ldr	r3, [r4, #8]
 8006490:	1d26      	adds	r6, r4, #4
 8006492:	4798      	blx	r3
 8006494:	3408      	adds	r4, #8
 8006496:	42af      	cmp	r7, r5
 8006498:	d1f6      	bne.n	8006488 <__libc_init_array+0x68>
 800649a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800649c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800649e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064a2:	bf00      	nop
 80064a4:	080064b4 	.word	0x080064b4
 80064a8:	080064b4 	.word	0x080064b4
 80064ac:	080064b4 	.word	0x080064b4
 80064b0:	080064b4 	.word	0x080064b4
