;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 855, 9
	JMP 855, 9
	JMP 855, 9
	SUB @121, 106
	SLT 12, @10
	ADD 210, 60
	SUB @121, 106
	SUB @121, 106
	JMP 855, 9
	SUB 855, 9
	SUB @0, @2
	SUB @121, 106
	SUB @121, 106
	SLT 121, 10
	CMP @121, 600
	SLT 121, 10
	ADD 210, 60
	MOV -7, <-20
	SUB @0, @2
	MOV -7, <-20
	SPL 5, @2
	SUB @812, @201
	SLT 12, @60
	SUB @121, 106
	SPL 5, #2
	CMP @-127, 100
	SPL 550, 90
	SUB <121, 106
	ADD 855, 9
	SUB @121, 133
	SUB @121, 106
	ADD 55, <21
	SUB @121, <600
	SLT 855, 9
	SLT 855, 9
	MOV -1, <-70
	SUB @121, 106
	SPL -207, @-120
	SUB @812, @201
	SPL -207, @-120
	CMP #0, <-0
	SPL 9, <501
	SUB <121, 106
	DJN -1, @-20
	SPL 5, #2
