Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Thu Nov 18 11:49:25 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ModuloAlarmaTP2_impl_1.tws ModuloAlarmaTP2_impl_1_syn.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i442_4_lut/A	->	i442_4_lut/Z

++++ Loop2
i1_4_lut_adj_36/Z	->	i1_4_lut_adj_37/Z

++++ Loop3
i444_4_lut/A	->	i444_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 68.9401%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/j__i1/SR                       |99968.246 ns 
STATE_OUT/j__i0/SR                       |99968.246 ns 
STATE_OUT/j__i24/D                       |99968.550 ns 
STATE_OUT/j__i25/D                       |99968.550 ns 
STATE_OUT/j__i26/D                       |99968.550 ns 
STATE_OUT/j__i27/D                       |99968.550 ns 
STATE_OUT/j__i28/D                       |99968.550 ns 
STATE_OUT/j__i29/D                       |99968.550 ns 
STATE_OUT/j__i30/D                       |99968.550 ns 
STATE_OUT/j__i31/D                       |99968.550 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/status_send/DO0         |    1.671 ns 
STATE_OUT/serial/temp_data_out_i0_i0/D   |    1.671 ns 
mainTimer/clkCont_i12/D                  |    4.196 ns 
mainTimer/clkCont_i13/D                  |    4.196 ns 
mainTimer/clkCont_i14/D                  |    4.196 ns 
mainTimer/clkCont_i15/D                  |    4.196 ns 
mainTimer/clkCont_i16/D                  |    4.196 ns 
mainTimer/clkCont_i17/D                  |    4.196 ns 
mainTimer/state/D                        |    4.196 ns 
Sreg_i2/D                                |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
STATE_OUT/serial/status_send/PADDO      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
Keyboard/counter_115__i1/D              |    No arrival or required
Keyboard/counter_115__i1/SR             |    No arrival or required
Keyboard/valid_i0_i1/D                  |    No arrival or required
Keyboard/valid_i0_i2/D                  |    No arrival or required
Keyboard/valid_i0_i2/SR                 |    No arrival or required
Keyboard/actualKey[3]__i8/D             |    No arrival or required
Keyboard/actualKey[3]__i7/D             |    No arrival or required
Keyboard/actualKey[3]__i6/D             |    No arrival or required
Keyboard/actualKey[3]__i5/D             |    No arrival or required
Keyboard/actualKey[3]__i4/D             |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        77
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
SIREN_OUT                               |                    output
STATUS_OUT                              |                    output
STATUS_SEND                             |                    output
SERCLK_OUT                              |                    output
Sreg[1]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i1/SR  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.246 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
STATE_OUT/i118_2_lut_2_lut/B->STATE_OUT/i118_2_lut_2_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.450        33.299  2       
STATE_OUT/n144_c ( SR )                                   NET DELAY         2.075        35.374  2       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.530    100003.620  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.620  
Arrival Time                                                                         -35.374  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.246  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i0/SR  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.246 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
STATE_OUT/i118_2_lut_2_lut/B->STATE_OUT/i118_2_lut_2_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.450        33.299  2       
STATE_OUT/n144_c ( SR )                                   NET DELAY         2.075        35.374  2       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.530    100003.620  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.620  
Arrival Time                                                                         -35.374  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.246  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i24/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
i362_4_lut_4_lut/B->i362_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n479 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i25/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
i360_4_lut_4_lut/B->i360_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n477 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i26/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
i358_4_lut_4_lut/B->i358_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n475 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i27/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
i356_4_lut_4_lut/B->i356_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n473 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i28/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
i354_4_lut_4_lut/B->i354_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n471 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i29/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
i352_4_lut_4_lut/B->i352_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n469 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i30/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
i350_4_lut_4_lut/B->i350_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n467 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i31/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         7.616  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         7.974  2       
STATE_OUT/n848                                            NET DELAY         0.280         8.254  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.532  2       
STATE_OUT/n2790                                           NET DELAY         0.280         8.812  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.090  2       
STATE_OUT/n850                                            NET DELAY         0.280         9.370  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.648  2       
STATE_OUT/n2793                                           NET DELAY         0.280         9.928  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.206  2       
STATE_OUT/n852                                            NET DELAY         0.280        10.486  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.764  2       
STATE_OUT/n2796                                           NET DELAY         0.280        11.044  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.322  2       
STATE_OUT/n854                                            NET DELAY         0.280        11.602  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.880  2       
STATE_OUT/n2799                                           NET DELAY         0.280        12.160  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.438  2       
STATE_OUT/n856                                            NET DELAY         0.280        12.718  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.996  2       
STATE_OUT/n2802                                           NET DELAY         0.280        13.276  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.554  2       
STATE_OUT/n858                                            NET DELAY         0.280        13.834  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.112  2       
STATE_OUT/n2805                                           NET DELAY         0.280        14.392  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.670  2       
STATE_OUT/n860                                            NET DELAY         0.280        14.950  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.228  2       
STATE_OUT/n2808                                           NET DELAY         0.280        15.508  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.786  2       
STATE_OUT/n862                                            NET DELAY         0.280        16.066  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.344  2       
STATE_OUT/n2811                                           NET DELAY         0.280        16.624  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.902  2       
STATE_OUT/n864                                            NET DELAY         0.280        17.182  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.460  2       
STATE_OUT/n2814                                           NET DELAY         0.280        17.740  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.018  2       
STATE_OUT/n866                                            NET DELAY         0.280        18.298  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.576  2       
STATE_OUT/n2817                                           NET DELAY         0.280        18.856  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.134  2       
STATE_OUT/n868                                            NET DELAY         0.280        19.414  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.692  2       
STATE_OUT/n2820                                           NET DELAY         0.280        19.972  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.250  2       
STATE_OUT/n870                                            NET DELAY         0.280        20.530  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.808  2       
STATE_OUT/n2823                                           NET DELAY         0.280        21.088  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.366  2       
STATE_OUT/n872                                            NET DELAY         0.280        21.646  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.924  2       
STATE_OUT/n2826                                           NET DELAY         0.280        22.204  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.482  2       
STATE_OUT/n874                                            NET DELAY         0.280        22.762  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.040  2       
STATE_OUT/n2829                                           NET DELAY         0.280        23.320  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.598  2       
STATE_OUT/n876                                            NET DELAY         0.280        23.878  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.156  2       
STATE_OUT/n2832                                           NET DELAY         0.280        24.436  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.913  2       
waiting_N_140[30]                                         NET DELAY         0.280        25.193  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.670  1       
STATE_OUT/n50                                             NET DELAY         2.075        27.745  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        28.222  1       
STATE_OUT/n56                                             NET DELAY         2.075        30.297  1       
STATE_OUT/i545_4_lut/C->STATE_OUT/i545_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.774  32      
waiting_N_139                                             NET DELAY         2.075        32.849  32      
i348_4_lut_4_lut/B->i348_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        33.326  1       
n465 ( D )                                                NET DELAY         2.075        35.401  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  99      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -35.401  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/status_send/DO0  (IOL_B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  4       
init ( DO0 )                                              NET DELAY      0.280         5.821  4       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( OUTCLK )                                   NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           5.821  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Sreg_i2/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/temp_data_out_i0_i0/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



Sreg_i2/CK->Sreg_i2/Q                     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  8       
Sreg_c_1 ( D )                                            NET DELAY      0.280         5.821  8       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           5.821  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i12/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i531_2_lut/B->mainTimer/i531_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_19[12] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i13/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i539_2_lut/B->mainTimer/i539_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_19[13] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i14/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i538_2_lut/B->mainTimer/i538_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_19[14] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i15/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i537_2_lut/B->mainTimer/i537_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_19[15] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i16/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i536_2_lut/B->mainTimer/i536_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_19[16] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i17/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i535_2_lut/B->mainTimer/i535_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_19[17] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/clkCont_i2/Q  (FD1P3XZ)
Path End         : mainTimer/state/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



mainTimer/clkCont_i2/CK->mainTimer/clkCont_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  2       
mainTimer/clkCont[2]                                      NET DELAY      0.280         5.821  2       
mainTimer/i4_4_lut/B->mainTimer/i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/n2501 ( D )                                     NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : Sreg_i2/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  99      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
i1_4_lut_adj_36/A->i1_4_lut_adj_36/Z      LUT4            A_TO_Z_DELAY   0.450         6.271  2       
Snext[1] ( D )                                            NET DELAY      2.075         8.346  2       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  99      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  99      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

