;redcode
;assert 1
	SPL 0, <107
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT <200, 10
	JMZ -1, @-20
	JMZ -1, @-20
	ADD 3, 70
	SUB @0, @2
	SUB @121, @106
	SUB @121, @106
	SUB @0, @2
	SPL 31, 810
	SUB 600, 9
	SPL <186, 123
	SUB @30, -9
	SUB @30, -9
	JMZ -1, @-20
	DJN <-6, -20
	JMZ -101, <-120
	SUB 210, 60
	ADD 600, 9
	CMP 600, @70
	SUB @0, @2
	SUB @0, @2
	SUB 210, 10
	SUB #0, 23
	CMP @-127, 100
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	SPL 700, <20
	SPL 0, #2
	SLT 600, 9
	ADD 3, @81
	SUB @121, 106
	ADD 3, @81
	SUB @0, @2
	MOV -1, <-20
	MOV 1, <-20
	JMZ <121, 106
	SPL 0, <107
	MOV -1, <-20
	SPL 0, <107
	SPL 0, <107
	MOV -11, <-20
	DJN -1, @-20
	MOV -11, <-20
	DJN -1, @-20
