{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575530680480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575530680485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 01:24:40 2019 " "Processing started: Thu Dec 05 01:24:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575530680485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530680485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530680485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575530681040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575530681040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/migue/documents/github/vlsi/practica_03/temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/migue/documents/github/vlsi/practica_03/temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "../Practica_03/temporizador.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_03/temporizador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690935 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../Practica_03/temporizador.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_03/temporizador.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/migue/documents/github/vlsi/practica_05/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/migue/documents/github/vlsi/practica_05/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "../Practica_05/divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_05/divisor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690941 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "../Practica_05/divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_05/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-behavioral " "Found design unit 1: RX-behavioral" {  } { { "RX_lab.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/RX_lab.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690947 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX_lab.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/RX_lab.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado-behavioral " "Found design unit 1: Teclado-behavioral" {  } { { "Teclado.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Teclado.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690953 ""} { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "Teclado.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Teclado.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Digits-rtl " "Found design unit 1: Digits-rtl" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digits " "Found entity 1: Digits" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafetera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cafetera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cafetera-behavioral " "Found design unit 1: Cafetera-behavioral" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690965 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cafetera " "Found entity 1: Cafetera" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin-Behavioral " "Found design unit 1: bcd_to_bin-Behavioral" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690970 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin " "Found entity 1: bcd_to_bin" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_ram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_ram_controller-Behavioral " "Found design unit 1: memory_ram_controller-Behavioral" {  } { { "memory_ram_controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690976 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_ram_controller " "Found entity 1: memory_ram_controller" {  } { { "memory_ram_controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "single_port_ram.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690982 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/single_port_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin_test-Behavioral " "Found design unit 1: bcd_to_bin_test-Behavioral" {  } { { "bcd_to_bin_test.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690988 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin_test " "Found entity 1: bcd_to_bin_test" {  } { { "bcd_to_bin_test.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "push_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file push_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_driver-Behavioral " "Found design unit 1: data_driver-Behavioral" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690994 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_driver " "Found entity 1: data_driver" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prueba1 " "Found entity 1: Prueba1" {  } { { "Prueba1.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Prueba1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530690999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530690999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input-behavioral " "Found design unit 1: Input-behavioral" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530691005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input " "Found entity 1: Input" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530691005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691005 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575530691134 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575530691134 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575530691134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cafetera " "Elaborating entity \"Cafetera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575530691140 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset Cafetera.vhd(79) " "VHDL Signal Declaration warning at Cafetera.vhd(79): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575530691141 "|Cafetera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exeption Cafetera.vhd(83) " "Verilog HDL or VHDL warning at Cafetera.vhd(83): object \"exeption\" assigned a value but never read" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575530691141 "|Cafetera"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "we_rom Cafetera.vhd(141) " "VHDL Signal Declaration warning at Cafetera.vhd(141): used explicit default value for signal \"we_rom\" because signal was never assigned a value" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575530691141 "|Cafetera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_mc Cafetera.vhd(142) " "Verilog HDL or VHDL warning at Cafetera.vhd(142): object \"data_out_mc\" assigned a value but never read" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575530691141 "|Cafetera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rom_o Cafetera.vhd(144) " "Verilog HDL or VHDL warning at Cafetera.vhd(144): object \"is_rom_o\" assigned a value but never read" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575530691142 "|Cafetera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:R1 " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:R1\"" {  } { { "Cafetera.vhd" "R1" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input Input:RX " "Elaborating entity \"Input\" for hierarchy \"Input:RX\"" {  } { { "Cafetera.vhd" "RX" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691148 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "baud Input.vhd(39) " "VHDL Signal Declaration warning at Input.vhd(39): used explicit default value for signal \"baud\" because signal was never assigned a value" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575530691153 "|Cafetera|Input:RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX Input:RX\|RX:Receptor " "Elaborating entity \"RX\" for hierarchy \"Input:RX\|RX:Receptor\"" {  } { { "Input.vhd" "Receptor" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Input:RX\|Divisor:R1 " "Elaborating entity \"Divisor\" for hierarchy \"Input:RX\|Divisor:R1\"" {  } { { "Input.vhd" "R1" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digits Digits:Dig " "Elaborating entity \"Digits\" for hierarchy \"Digits:Dig\"" {  } { { "Cafetera.vhd" "Dig" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_zero2 Digits.vhd(47) " "Verilog HDL or VHDL warning at Digits.vhd(47): object \"is_zero2\" assigned a value but never read" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575530691163 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato_input Digits.vhd(57) " "VHDL Process Statement warning at Digits.vhd(57): signal \"dato_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691163 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(127) " "VHDL Process Statement warning at Digits.vhd(127): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691164 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(136) " "VHDL Process Statement warning at Digits.vhd(136): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691164 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(139) " "VHDL Process Statement warning at Digits.vhd(139): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691164 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(140) " "VHDL Process Statement warning at Digits.vhd(140): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691164 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(153) " "VHDL Process Statement warning at Digits.vhd(153): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691164 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(156) " "VHDL Process Statement warning at Digits.vhd(156): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691164 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidades Digits.vhd(157) " "VHDL Process Statement warning at Digits.vhd(157): signal \"unidades\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691164 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidades Digits.vhd(158) " "VHDL Process Statement warning at Digits.vhd(158): signal \"unidades\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691165 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(162) " "VHDL Process Statement warning at Digits.vhd(162): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691165 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(183) " "VHDL Process Statement warning at Digits.vhd(183): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691165 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "is_zero1 Digits.vhd(184) " "VHDL Process Statement warning at Digits.vhd(184): signal \"is_zero1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691165 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decenas Digits.vhd(185) " "VHDL Process Statement warning at Digits.vhd(185): signal \"decenas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691165 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidades Digits.vhd(186) " "VHDL Process Statement warning at Digits.vhd(186): signal \"unidades\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691165 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(187) " "VHDL Process Statement warning at Digits.vhd(187): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691165 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(198) " "VHDL Process Statement warning at Digits.vhd(198): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691165 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(217) " "VHDL Process Statement warning at Digits.vhd(217): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691165 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "is_zero1 Digits.vhd(125) " "VHDL Process Statement warning at Digits.vhd(125): inferring latch(es) for signal or variable \"is_zero1\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691166 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal0 Digits.vhd(125) " "VHDL Process Statement warning at Digits.vhd(125): inferring latch(es) for signal or variable \"Sal0\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691166 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "unidades Digits.vhd(125) " "VHDL Process Statement warning at Digits.vhd(125): inferring latch(es) for signal or variable \"unidades\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691166 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal1 Digits.vhd(125) " "VHDL Process Statement warning at Digits.vhd(125): inferring latch(es) for signal or variable \"Sal1\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691166 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal2 Digits.vhd(125) " "VHDL Process Statement warning at Digits.vhd(125): inferring latch(es) for signal or variable \"Sal2\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691166 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decenas Digits.vhd(125) " "VHDL Process Statement warning at Digits.vhd(125): inferring latch(es) for signal or variable \"decenas\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691166 "|Cafetera|Digits:Dig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exception Digits.vhd(125) " "VHDL Process Statement warning at Digits.vhd(125): inferring latch(es) for signal or variable \"exception\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691166 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exception Digits.vhd(125) " "Inferred latch for \"exception\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691167 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[0\] Digits.vhd(125) " "Inferred latch for \"decenas\[0\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691167 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[1\] Digits.vhd(125) " "Inferred latch for \"decenas\[1\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691167 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[2\] Digits.vhd(125) " "Inferred latch for \"decenas\[2\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691168 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[3\] Digits.vhd(125) " "Inferred latch for \"decenas\[3\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691168 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[0\] Digits.vhd(125) " "Inferred latch for \"Sal2\[0\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691168 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[1\] Digits.vhd(125) " "Inferred latch for \"Sal2\[1\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691168 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[2\] Digits.vhd(125) " "Inferred latch for \"Sal2\[2\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691168 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[3\] Digits.vhd(125) " "Inferred latch for \"Sal2\[3\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691168 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[0\] Digits.vhd(125) " "Inferred latch for \"Sal1\[0\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691168 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[1\] Digits.vhd(125) " "Inferred latch for \"Sal1\[1\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691168 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[2\] Digits.vhd(125) " "Inferred latch for \"Sal1\[2\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691168 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[3\] Digits.vhd(125) " "Inferred latch for \"Sal1\[3\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691169 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[0\] Digits.vhd(125) " "Inferred latch for \"unidades\[0\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691169 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[1\] Digits.vhd(125) " "Inferred latch for \"unidades\[1\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691169 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[2\] Digits.vhd(125) " "Inferred latch for \"unidades\[2\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691169 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[3\] Digits.vhd(125) " "Inferred latch for \"unidades\[3\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691169 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[0\] Digits.vhd(125) " "Inferred latch for \"Sal0\[0\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691169 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[1\] Digits.vhd(125) " "Inferred latch for \"Sal0\[1\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691169 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[2\] Digits.vhd(125) " "Inferred latch for \"Sal0\[2\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691169 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[3\] Digits.vhd(125) " "Inferred latch for \"Sal0\[3\]\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691169 "|Cafetera|Digits:Dig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_zero1 Digits.vhd(125) " "Inferred latch for \"is_zero1\" at Digits.vhd(125)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691170 "|Cafetera|Digits:Dig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_bin bcd_to_bin:bcd " "Elaborating entity \"bcd_to_bin\" for hierarchy \"bcd_to_bin:bcd\"" {  } { { "Cafetera.vhd" "bcd" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691196 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dat0 bcd_to_bin.vhd(27) " "VHDL Process Statement warning at bcd_to_bin.vhd(27): signal \"Dat0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dat1 bcd_to_bin.vhd(27) " "VHDL Process Statement warning at bcd_to_bin.vhd(27): signal \"Dat1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dat2 bcd_to_bin.vhd(27) " "VHDL Process Statement warning at bcd_to_bin.vhd(27): signal \"Dat2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin bcd_to_bin.vhd(28) " "VHDL Process Statement warning at bcd_to_bin.vhd(28): signal \"bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bin bcd_to_bin.vhd(24) " "VHDL Process Statement warning at bcd_to_bin.vhd(24): inferring latch(es) for signal or variable \"bin\", which holds its previous value in one or more paths through the process" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[0\] bcd_to_bin.vhd(24) " "Inferred latch for \"bin\[0\]\" at bcd_to_bin.vhd(24)" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[1\] bcd_to_bin.vhd(24) " "Inferred latch for \"bin\[1\]\" at bcd_to_bin.vhd(24)" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[2\] bcd_to_bin.vhd(24) " "Inferred latch for \"bin\[2\]\" at bcd_to_bin.vhd(24)" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[3\] bcd_to_bin.vhd(24) " "Inferred latch for \"bin\[3\]\" at bcd_to_bin.vhd(24)" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[4\] bcd_to_bin.vhd(24) " "Inferred latch for \"bin\[4\]\" at bcd_to_bin.vhd(24)" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[5\] bcd_to_bin.vhd(24) " "Inferred latch for \"bin\[5\]\" at bcd_to_bin.vhd(24)" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[6\] bcd_to_bin.vhd(24) " "Inferred latch for \"bin\[6\]\" at bcd_to_bin.vhd(24)" {  } { { "bcd_to_bin.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691197 "|bcd_to_bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ram_controller memory_ram_controller:mc " "Elaborating entity \"memory_ram_controller\" for hierarchy \"memory_ram_controller:mc\"" {  } { { "Cafetera.vhd" "mc" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691200 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_ram_o memory_ram_controller.vhd(26) " "VHDL Signal Declaration warning at memory_ram_controller.vhd(26): used implicit default value for signal \"is_ram_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory_ram_controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575530691201 "|Cafetera|memory_ram_controller:mc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_rom_o memory_ram_controller.vhd(27) " "VHDL Signal Declaration warning at memory_ram_controller.vhd(27): used implicit default value for signal \"is_rom_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory_ram_controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575530691201 "|Cafetera|memory_ram_controller:mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram memory_ram_controller:mc\|single_port_ram:RAM " "Elaborating entity \"single_port_ram\" for hierarchy \"memory_ram_controller:mc\|single_port_ram:RAM\"" {  } { { "memory_ram_controller.vhd" "RAM" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_driver data_driver:dd " "Elaborating entity \"data_driver\" for hierarchy \"data_driver:dd\"" {  } { { "Cafetera.vhd" "dd" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691208 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "we_ram push_driver.vhd(19) " "VHDL Signal Declaration warning at push_driver.vhd(19): used implicit default value for signal \"we_ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575530691210 "|Cafetera|data_driver:dd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_m push_driver.vhd(62) " "VHDL Process Statement warning at push_driver.vhd(62): signal \"data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691210 "|Cafetera|data_driver:dd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tipo push_driver.vhd(63) " "VHDL Process Statement warning at push_driver.vhd(63): signal \"tipo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691210 "|Cafetera|data_driver:dd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "porcentaje push_driver.vhd(64) " "VHDL Process Statement warning at push_driver.vhd(64): signal \"porcentaje\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "porcentaje push_driver.vhd(65) " "VHDL Process Statement warning at push_driver.vhd(65): signal \"porcentaje\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "porcentaje push_driver.vhd(69) " "VHDL Process Statement warning at push_driver.vhd(69): signal \"porcentaje\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "porcentaje push_driver.vhd(70) " "VHDL Process Statement warning at push_driver.vhd(70): signal \"porcentaje\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "porcentaje push_driver.vhd(59) " "VHDL Process Statement warning at push_driver.vhd(59): inferring latch(es) for signal or variable \"porcentaje\", which holds its previous value in one or more paths through the process" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Tms1 push_driver.vhd(59) " "VHDL Process Statement warning at push_driver.vhd(59): inferring latch(es) for signal or variable \"Tms1\", which holds its previous value in one or more paths through the process" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Tms2 push_driver.vhd(59) " "VHDL Process Statement warning at push_driver.vhd(59): inferring latch(es) for signal or variable \"Tms2\", which holds its previous value in one or more paths through the process" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[0\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[0\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[1\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[1\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[2\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[2\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[3\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[3\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[4\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[4\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[5\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[5\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[6\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[6\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[7\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[7\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[8\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[8\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[9\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[9\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[10\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[10\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[11\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[11\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[12\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[12\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[13\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[13\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[14\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[14\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[15\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[15\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[16\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[16\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691211 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[17\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[17\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[18\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[18\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms2\[19\] push_driver.vhd(59) " "Inferred latch for \"Tms2\[19\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[0\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[0\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[1\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[1\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[2\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[2\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[3\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[3\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[4\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[4\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[5\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[5\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[6\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[6\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[7\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[7\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[8\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[8\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[9\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[9\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[10\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[10\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[11\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[11\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[12\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[12\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[13\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[13\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[14\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[14\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[15\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[15\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[16\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[16\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[17\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[17\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[18\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[18\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tms1\[19\] push_driver.vhd(59) " "Inferred latch for \"Tms1\[19\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[0\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[0\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[1\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[1\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[2\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[2\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[3\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[3\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691212 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[4\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[4\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[5\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[5\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[6\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[6\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[7\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[7\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[8\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[8\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[9\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[9\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[10\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[10\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[11\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[11\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[12\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[12\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[13\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[13\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[14\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[14\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[15\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[15\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[16\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[16\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[17\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[17\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[18\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[18\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[19\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[19\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[20\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[20\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[21\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[21\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[22\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[22\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[23\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[23\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[24\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[24\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[25\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[25\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[26\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[26\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[27\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[27\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[28\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[28\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[29\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[29\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[30\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[30\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691213 "|Cafetera|data_driver:dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "porcentaje\[31\] push_driver.vhd(59) " "Inferred latch for \"porcentaje\[31\]\" at push_driver.vhd(59)" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530691214 "|Cafetera|data_driver:dd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer data_driver:dd\|Timer:T1 " "Elaborating entity \"Timer\" for hierarchy \"data_driver:dd\|Timer:T1\"" {  } { { "push_driver.vhd" "T1" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691216 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "bcd_to_bin:bcd\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bcd_to_bin:bcd\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "d:/programas/quartus181/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575530691886 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_driver:dd\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_driver:dd\|Mult0\"" {  } { { "push_driver.vhd" "Mult0" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575530691886 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575530691886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_to_bin:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcd_to_bin:bcd\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programas/quartus181/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530691960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_to_bin:bcd\|lpm_mult:Mult0 " "Instantiated megafunction \"bcd_to_bin:bcd\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530691960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530691960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530691960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530691960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530691960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530691960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530691960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530691960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530691960 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programas/quartus181/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575530691960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcd_to_bin:bcd\|lpm_mult:Mult0\|multcore:mult_core bcd_to_bin:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcd_to_bin:bcd\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"bcd_to_bin:bcd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/programas/quartus181/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programas/quartus181/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530692042 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcd_to_bin:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder bcd_to_bin:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcd_to_bin:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"bcd_to_bin:bcd\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/programas/quartus181/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programas/quartus181/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530692090 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcd_to_bin:bcd\|lpm_mult:Mult0\|altshift:external_latency_ffs bcd_to_bin:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcd_to_bin:bcd\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"bcd_to_bin:bcd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/programas/quartus181/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programas/quartus181/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530692125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_driver:dd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_driver:dd\|lpm_mult:Mult0\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530692137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_driver:dd\|lpm_mult:Mult0 " "Instantiated megafunction \"data_driver:dd\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692137 ""}  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575530692137 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_driver:dd\|lpm_mult:Mult0\|multcore:mult_core data_driver:dd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_driver:dd\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"data_driver:dd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/programas/quartus181/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530692145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_driver:dd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder data_driver:dd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_driver:dd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"data_driver:dd\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/programas/quartus181/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530692156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_driver:dd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] data_driver:dd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_driver:dd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"data_driver:dd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/programas/quartus181/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530692222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575530692295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530692295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_driver:dd\|lpm_mult:Mult0\|altshift:external_latency_ffs data_driver:dd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_driver:dd\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"data_driver:dd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/programas/quartus181/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530692306 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575530692481 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575530692481 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575530692481 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "data_driver:dd\|Tms1\[15\] data_driver:dd\|Tms1\[19\] " "Duplicate LATCH primitive \"data_driver:dd\|Tms1\[15\]\" merged with LATCH primitive \"data_driver:dd\|Tms1\[19\]\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692564 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "data_driver:dd\|Tms1\[16\] data_driver:dd\|Tms1\[19\] " "Duplicate LATCH primitive \"data_driver:dd\|Tms1\[16\]\" merged with LATCH primitive \"data_driver:dd\|Tms1\[19\]\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692564 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "data_driver:dd\|Tms1\[17\] data_driver:dd\|Tms1\[19\] " "Duplicate LATCH primitive \"data_driver:dd\|Tms1\[17\]\" merged with LATCH primitive \"data_driver:dd\|Tms1\[19\]\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692564 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "data_driver:dd\|Tms1\[18\] data_driver:dd\|Tms1\[19\] " "Duplicate LATCH primitive \"data_driver:dd\|Tms1\[18\]\" merged with LATCH primitive \"data_driver:dd\|Tms1\[19\]\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692564 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "data_driver:dd\|Tms2\[2\] data_driver:dd\|Tms1\[2\] " "Duplicate LATCH primitive \"data_driver:dd\|Tms2\[2\]\" merged with LATCH primitive \"data_driver:dd\|Tms1\[2\]\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692564 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "data_driver:dd\|Tms2\[15\] data_driver:dd\|Tms2\[19\] " "Duplicate LATCH primitive \"data_driver:dd\|Tms2\[15\]\" merged with LATCH primitive \"data_driver:dd\|Tms2\[19\]\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692564 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "data_driver:dd\|Tms2\[16\] data_driver:dd\|Tms2\[19\] " "Duplicate LATCH primitive \"data_driver:dd\|Tms2\[16\]\" merged with LATCH primitive \"data_driver:dd\|Tms2\[19\]\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692564 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "data_driver:dd\|Tms2\[17\] data_driver:dd\|Tms2\[19\] " "Duplicate LATCH primitive \"data_driver:dd\|Tms2\[17\]\" merged with LATCH primitive \"data_driver:dd\|Tms2\[19\]\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692564 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "data_driver:dd\|Tms2\[18\] data_driver:dd\|Tms2\[19\] " "Duplicate LATCH primitive \"data_driver:dd\|Tms2\[18\]\" merged with LATCH primitive \"data_driver:dd\|Tms2\[19\]\"" {  } { { "push_driver.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/push_driver.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1575530692564 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1575530692564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal0\[0\] " "Latch Digits:Dig\|Sal0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal Input:RX\|data\[0\]" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692565 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal0\[1\] " "Latch Digits:Dig\|Sal0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|data\[1\] " "Ports D and ENA on the latch are fed by the same signal Input:RX\|data\[1\]" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692565 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal0\[2\] " "Latch Digits:Dig\|Sal0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|data\[2\] " "Ports D and ENA on the latch are fed by the same signal Input:RX\|data\[2\]" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692565 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal0\[3\] " "Latch Digits:Dig\|Sal0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|data\[3\] " "Ports D and ENA on the latch are fed by the same signal Input:RX\|data\[3\]" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692565 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal1\[0\] " "Latch Digits:Dig\|Sal1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|is_digit " "Ports D and ENA on the latch are fed by the same signal Input:RX\|is_digit" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692565 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal1\[1\] " "Latch Digits:Dig\|Sal1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|is_digit " "Ports D and ENA on the latch are fed by the same signal Input:RX\|is_digit" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692565 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal1\[2\] " "Latch Digits:Dig\|Sal1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|is_digit " "Ports D and ENA on the latch are fed by the same signal Input:RX\|is_digit" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692565 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal1\[3\] " "Latch Digits:Dig\|Sal1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|is_digit " "Ports D and ENA on the latch are fed by the same signal Input:RX\|is_digit" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692565 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal2\[0\] " "Latch Digits:Dig\|Sal2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|is_digit " "Ports D and ENA on the latch are fed by the same signal Input:RX\|is_digit" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal2\[1\] " "Latch Digits:Dig\|Sal2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|is_digit " "Ports D and ENA on the latch are fed by the same signal Input:RX\|is_digit" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal2\[2\] " "Latch Digits:Dig\|Sal2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|is_digit " "Ports D and ENA on the latch are fed by the same signal Input:RX\|is_digit" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|Sal2\[3\] " "Latch Digits:Dig\|Sal2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|is_digit " "Ports D and ENA on the latch are fed by the same signal Input:RX\|is_digit" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|unidades\[0\] " "Latch Digits:Dig\|unidades\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal Input:RX\|data\[0\]" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|unidades\[1\] " "Latch Digits:Dig\|unidades\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|data\[1\] " "Ports D and ENA on the latch are fed by the same signal Input:RX\|data\[1\]" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|unidades\[2\] " "Latch Digits:Dig\|unidades\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|data\[2\] " "Ports D and ENA on the latch are fed by the same signal Input:RX\|data\[2\]" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|unidades\[3\] " "Latch Digits:Dig\|unidades\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input:RX\|data\[3\] " "Ports D and ENA on the latch are fed by the same signal Input:RX\|data\[3\]" {  } { { "Input.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Input.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|decenas\[0\] " "Latch Digits:Dig\|decenas\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:Dig\|state.D2 " "Ports D and ENA on the latch are fed by the same signal Digits:Dig\|state.D2" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|decenas\[1\] " "Latch Digits:Dig\|decenas\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:Dig\|state.D2 " "Ports D and ENA on the latch are fed by the same signal Digits:Dig\|state.D2" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|decenas\[2\] " "Latch Digits:Dig\|decenas\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:Dig\|state.D2 " "Ports D and ENA on the latch are fed by the same signal Digits:Dig\|state.D2" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692566 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:Dig\|decenas\[3\] " "Latch Digits:Dig\|decenas\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Digits:Dig\|state.D2 " "Ports D and ENA on the latch are fed by the same signal Digits:Dig\|state.D2" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575530692567 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 125 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575530692567 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp_tipo\[0\] GND " "Pin \"disp_tipo\[0\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575530692711 "|Cafetera|disp_tipo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_tipo\[1\] GND " "Pin \"disp_tipo\[1\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575530692711 "|Cafetera|disp_tipo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_tipo\[2\] GND " "Pin \"disp_tipo\[2\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575530692711 "|Cafetera|disp_tipo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_tipo\[4\] GND " "Pin \"disp_tipo\[4\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575530692711 "|Cafetera|disp_tipo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_tipo\[5\] GND " "Pin \"disp_tipo\[5\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575530692711 "|Cafetera|disp_tipo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_state\[3\] GND " "Pin \"debug_state\[3\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Cafetera.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575530692711 "|Cafetera|debug_state[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575530692711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575530692792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575530693342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575530693645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575530693645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "543 " "Implemented 543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575530693763 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575530693763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "495 " "Implemented 495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575530693763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575530693763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575530693811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 01:24:53 2019 " "Processing ended: Thu Dec 05 01:24:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575530693811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575530693811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575530693811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575530693811 ""}
