[{"commit":{"message":"Added comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"de72bf9a3a0a6055f293896d991fbe82d74235b8"},{"commit":{"message":"Rename"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"f5091612cd6ddf234c518fff3b1d647098d309fd"},{"commit":{"message":"Rename"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"b331b8afc50ab41c30923438ac3476f204862ef3"},{"commit":{"message":"Non inclusive positive side"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"80d9088d238e85d908c06e5f302e3ba53a4f9df7"},{"commit":{"message":"Correct calc"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"c65c2dbd29b906b9e5940ab4136a8c3764b11388"},{"commit":{"message":"Check true range"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"5308f81ce8dbb0ee6b9658890de01b3d08b153f3"}]