{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669826162530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669826162542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 13:36:02 2022 " "Processing started: Wed Nov 30 13:36:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669826162542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669826162542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sumador_restador_completo -c sumador_restador_completo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sumador_restador_completo -c sumador_restador_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669826162542 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669826163285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_restador_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sumador_restador_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_restador_completo " "Found entity 1: sumador_restador_completo" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669826163376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669826163376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo-Behavioral " "Found design unit 1: sumador_completo-Behavioral" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_completo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669826164491 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669826164491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669826164491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavioral " "Found design unit 1: D_FF-behavioral" {  } { { "D_FF.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/D_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669826164497 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/D_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669826164497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669826164497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumador_restador_completo " "Elaborating entity \"sumador_restador_completo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669826164552 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin BANDERA V " "Illegal wire or bus name \"BANDERA V\" of type pin " {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 400 -232 -56 416 "BANDERA V" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1669826164554 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin BANDERA S " "Illegal wire or bus name \"BANDERA S\" of type pin " {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 504 -176 0 520 "BANDERA S" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1669826164554 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin BANDERA Z " "Illegal wire or bus name \"BANDERA Z\" of type pin " {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 584 -176 0 600 "BANDERA Z" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1669826164554 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "XOR inst " "Logic function of type XOR and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 256 72 136 304 "inst" "" } { 240 712 840 352 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1669826164558 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "OR2 inst19 " "Logic function of type OR2 and instance \"inst19\" is already defined as a signal name or another logic function" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 384 -56 8 432 "inst19" "" } { -16 64 208 64 "inst19" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1669826164558 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND3 inst18 " "Logic function of type AND3 and instance \"inst18\" is already defined as a signal name or another logic function" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 360 32 96 408 "inst18" "" } { 360 936 1000 408 "inst18" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1669826164558 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND3 inst20 " "Logic function of type AND3 and instance \"inst20\" is already defined as a signal name or another logic function" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 424 32 96 472 "inst20" "" } { 64 64 208 144 "inst20" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1669826164558 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "NOT inst17 " "Logic function of type NOT and instance \"inst17\" is already defined as a signal name or another logic function" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 328 104 152 360 "inst17" "" } { 408 936 1000 456 "inst17" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1669826164559 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "NOT inst21 " "Logic function of type NOT and instance \"inst21\" is already defined as a signal name or another logic function" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 352 160 208 384 "inst21" "" } { 136 64 208 216 "inst21" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1669826164560 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "NOR4 inst22 " "Logic function of type NOR4 and instance \"inst22\" is already defined as a signal name or another logic function" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 552 0 64 632 "inst22" "" } { 416 128 176 448 "inst22" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1669826164560 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "D_FF inst20 " "Block or symbol \"D_FF\" of instance \"inst20\" overlaps another block or symbol" {  } { { "sumador_restador_completo.bdf" "" { Schematic "C:/Users/Nico/Desktop/TRABAJO DE LABORATORIO FPGA/PARTE C/sumador_restador_completo.bdf" { { 64 64 208 144 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1669826164560 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1669826164561 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669826164715 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 30 13:36:04 2022 " "Processing ended: Wed Nov 30 13:36:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669826164715 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669826164715 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669826164715 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669826164715 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 2 s " "Quartus II Full Compilation was unsuccessful. 13 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669826165300 ""}
