

================================================================
== Vitis HLS Report for 'doitgenTriple_Pipeline_loop_0_loop_1'
================================================================
* Date:           Sun Jun 23 03:28:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393233|   393233|  1.966 ms|  1.966 ms|  393233|  393233|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_0_loop_1  |   393231|   393231|        22|          6|          1|  65536|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     312|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     219|    -|
|Register             |        -|     -|      787|     160|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      787|     691|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U3  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_308_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln19_fu_166_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln22_fu_279_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln24_fu_214_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln32_fu_251_p2       |         +|   0|  0|  24|          17|           9|
    |and_ln25_fu_330_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_160_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln22_1_fu_284_p2    |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln22_fu_175_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln25_1_fu_245_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln25_fu_239_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln25_fu_326_p2        |        or|   0|  0|   2|           1|           1|
    |s_2_fu_335_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln19_1_fu_298_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln19_2_fu_314_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln19_3_fu_200_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln19_fu_181_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 312|         142|         133|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_j_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_s_load               |   9|          2|   32|         64|
    |grp_fu_119_p0                         |  14|          3|   32|         96|
    |grp_fu_119_p1                         |  14|          3|   32|         96|
    |grp_fu_123_p0                         |  14|          3|   32|         96|
    |grp_fu_123_p1                         |  14|          3|   32|         96|
    |i_fu_72                               |   9|          2|    9|         18|
    |indvar_flatten_fu_76                  |   9|          2|   17|         34|
    |j_fu_60                               |   9|          2|    9|         18|
    |p_fu_68                               |   9|          2|   17|         34|
    |s_fu_56                               |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 219|         47|  277|        687|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_reg_424                    |  32|   0|   32|          0|
    |a_reg_449                         |  32|   0|   32|          0|
    |a_reg_449_pp0_iter1_reg           |  32|   0|   32|          0|
    |add_ln19_reg_401                  |  17|   0|   17|          0|
    |add_ln321_fu_64                   |  17|   0|   17|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |b_reg_466                         |  32|   0|   32|          0|
    |c_reg_471                         |  32|   0|   32|          0|
    |d_reg_487                         |  32|   0|   32|          0|
    |i_fu_72                           |   9|   0|    9|          0|
    |icmp_ln19_reg_397                 |   1|   0|    1|          0|
    |icmp_ln22_1_reg_462               |   1|   0|    1|          0|
    |icmp_ln22_reg_406                 |   1|   0|    1|          0|
    |icmp_ln25_1_reg_439               |   1|   0|    1|          0|
    |icmp_ln25_reg_434                 |   1|   0|    1|          0|
    |indvar_flatten_fu_76              |  17|   0|   17|          0|
    |j_fu_60                           |   9|   0|    9|          0|
    |p_fu_68                           |  17|   0|   17|          0|
    |s_1_reg_492                       |  32|   0|   32|          0|
    |s_fu_56                           |  32|   0|   32|          0|
    |select_ln19_1_reg_481             |  32|   0|   32|          0|
    |select_ln19_reg_413               |   9|   0|    9|          0|
    |tmp_1_reg_476                     |   1|   0|    1|          0|
    |tmp_1_reg_476_pp0_iter3_reg       |   1|   0|    1|          0|
    |w_load_reg_444                    |  32|   0|   32|          0|
    |wt_reg_456                        |  32|   0|   32|          0|
    |icmp_ln19_reg_397                 |  64|  32|    1|          0|
    |icmp_ln22_1_reg_462               |  64|  32|    1|          0|
    |icmp_ln22_reg_406                 |  64|  32|    1|          0|
    |icmp_ln25_1_reg_439               |  64|  32|    1|          0|
    |icmp_ln25_reg_434                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 787| 160|  472|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|grp_fu_80_p_din0    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|grp_fu_80_p_din1    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|grp_fu_80_p_opcode  |  out|    2|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|grp_fu_80_p_dout0   |   in|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|grp_fu_80_p_ce      |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|grp_fu_84_p_din0    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|grp_fu_84_p_din1    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|grp_fu_84_p_dout0   |   in|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|grp_fu_84_p_ce      |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_0_loop_1|  return value|
|A_address0          |  out|    8|   ap_memory|                                     A|         array|
|A_ce0               |  out|    1|   ap_memory|                                     A|         array|
|A_q0                |   in|   32|   ap_memory|                                     A|         array|
|w_address0          |  out|   16|   ap_memory|                                     w|         array|
|w_ce0               |  out|    1|   ap_memory|                                     w|         array|
|w_q0                |   in|   32|   ap_memory|                                     w|         array|
|sum_address0        |  out|    8|   ap_memory|                                   sum|         array|
|sum_ce0             |  out|    1|   ap_memory|                                   sum|         array|
|sum_we0             |  out|    1|   ap_memory|                                   sum|         array|
|sum_d0              |  out|   32|   ap_memory|                                   sum|         array|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 6, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:20]   --->   Operation 25 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add_ln321 = alloca i32 1"   --->   Operation 27 'alloca' 'add_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:16]   --->   Operation 28 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln19 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 35 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln16 = store i17 0, i17 %p" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:16]   --->   Operation 36 'store' 'store_ln16' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln22 = store i9 0, i9 %j" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 37 'store' 'store_ln22' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln20 = store i32 0, i32 %s" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:20]   --->   Operation 38 'store' 'store_ln20' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.12ns)   --->   "%icmp_ln19 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 41 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.12ns)   --->   "%add_ln19 = add i17 %indvar_flatten_load, i17 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 42 'add' 'add_ln19' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc14, void %loop_2.exitStub" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 43 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.90ns)   --->   "%icmp_ln22 = icmp_eq  i9 %j_load, i9 256" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 45 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%select_ln19 = select i1 %icmp_ln22, i9 0, i9 %j_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 46 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i9 %select_ln19" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 47 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln22" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23]   --->   Operation 48 'getelementptr' 'A_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.29ns)   --->   "%A_load = load i8 %A_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23]   --->   Operation 49 'load' 'A_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%add_ln321_load = load i17 %add_ln321" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 50 'load' 'add_ln321_load' <Predicate = (!icmp_ln19 & icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_load = load i17 %p" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 51 'load' 'p_load' <Predicate = (!icmp_ln19 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.32ns)   --->   "%select_ln19_3 = select i1 %icmp_ln22, i17 %add_ln321_load, i17 %p_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 52 'select' 'select_ln19_3' <Predicate = (!icmp_ln19)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i17 %select_ln19_3" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 53 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i9 %select_ln19" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 54 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%A_load = load i8 %A_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23]   --->   Operation 55 'load' 'A_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (1.12ns)   --->   "%add_ln24 = add i16 %zext_ln22_1, i16 %trunc_ln19" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 56 'add' 'add_ln24' <Predicate = (!icmp_ln19)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %add_ln24" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 57 'zext' 'zext_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln24" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 58 'getelementptr' 'w_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.29ns)   --->   "%w_load = load i16 %w_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 59 'load' 'w_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %A_load, i32 23, i32 30" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 60 'partselect' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %A_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 61 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.87ns)   --->   "%icmp_ln25 = icmp_ne  i8 %tmp, i8 255" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 62 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.13ns)   --->   "%icmp_ln25_1 = icmp_eq  i23 %trunc_ln25, i23 0" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 63 'icmp' 'icmp_ln25_1' <Predicate = (!icmp_ln19)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.12ns)   --->   "%add_ln32 = add i17 %select_ln19_3, i17 256" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:32]   --->   Operation 64 'add' 'add_ln32' <Predicate = (!icmp_ln19)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln19 = store i17 %add_ln19, i17 %indvar_flatten" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 65 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_2 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln16 = store i17 %select_ln19_3, i17 %p" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:16]   --->   Operation 66 'store' 'store_ln16' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln32 = store i17 %add_ln32, i17 %add_ln321" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:32]   --->   Operation 67 'store' 'store_ln32' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 68 [1/2] (1.29ns)   --->   "%w_load = load i16 %w_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 68 'load' 'w_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%a = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:23]   --->   Operation 69 'bitcast' 'a' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%wt = bitcast i32 %w_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:24]   --->   Operation 70 'bitcast' 'wt' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 71 [4/4] (2.78ns)   --->   "%b = fmul i32 %a, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26]   --->   Operation 71 'fmul' 'b' <Predicate = (!icmp_ln19)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 72 [3/4] (2.78ns)   --->   "%b = fmul i32 %a, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26]   --->   Operation 72 'fmul' 'b' <Predicate = (!icmp_ln19)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 73 [2/4] (2.78ns)   --->   "%b = fmul i32 %a, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26]   --->   Operation 73 'fmul' 'b' <Predicate = (!icmp_ln19)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.90ns)   --->   "%add_ln22 = add i9 %select_ln19, i9 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 74 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.90ns)   --->   "%icmp_ln22_1 = icmp_eq  i9 %add_ln22, i9 256" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 75 'icmp' 'icmp_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %new.latch.for.body4.split_ifconv, void %last.iter.for.body4.split_ifconv" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 76 'br' 'br_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln22 = store i9 %add_ln22, i9 %j" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 77 'store' 'store_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.46>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 78 [1/4] (2.78ns)   --->   "%b = fmul i32 %a, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:26]   --->   Operation 78 'fmul' 'b' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 79 [5/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 79 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 80 [4/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 80 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 81 [3/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 81 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 82 [2/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 82 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 83 [1/5] (3.57ns)   --->   "%c = fadd i32 %b, i32 %wt" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:27]   --->   Operation 83 'fadd' 'c' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 84 [2/2] (1.91ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 84 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [4/4] (2.78ns)   --->   "%d = fmul i32 %c, i32 %a" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28]   --->   Operation 85 'fmul' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.78>
ST_14 : Operation 86 [1/2] (1.91ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 86 'fcmp' 'tmp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [3/4] (2.78ns)   --->   "%d = fmul i32 %c, i32 %a" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28]   --->   Operation 87 'fmul' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.78>
ST_15 : Operation 88 [2/4] (2.78ns)   --->   "%d = fmul i32 %c, i32 %a" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28]   --->   Operation 88 'fmul' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.78>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%s_load = load i32 %s" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 89 'load' 's_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.28ns)   --->   "%select_ln19_1 = select i1 %icmp_ln22, i32 0, i32 %s_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 90 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 91 [1/4] (2.78ns)   --->   "%d = fmul i32 %c, i32 %a" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:28]   --->   Operation 91 'fmul' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 92 [5/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 92 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 93 [4/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 93 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 94 [3/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 94 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 95 [2/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 95 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 96 [1/5] (3.57ns)   --->   "%s_1 = fadd i32 %select_ln19_1, i32 %d" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:29]   --->   Operation 96 'fadd' 's_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.58>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 97 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_0_loop_1_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.90ns)   --->   "%add_ln19_1 = add i9 %i_load, i9 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 100 'add' 'add_ln19_1' <Predicate = (icmp_ln22)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 101 [1/1] (0.38ns)   --->   "%select_ln19_2 = select i1 %icmp_ln22, i9 %add_ln19_1, i9 %i_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 101 'select' 'select_ln19_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %select_ln19_2" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 102 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:20]   --->   Operation 103 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%or_ln25 = or i1 %icmp_ln25_1, i1 %icmp_ln25" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 104 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%and_ln25 = and i1 %or_ln25, i1 %tmp_1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 105 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 106 [1/1] (0.28ns) (out node of the LUT)   --->   "%s_2 = select i1 %and_ln25, i32 %s_1, i32 %select_ln19_1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:25]   --->   Operation 106 'select' 's_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %s_2" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:33]   --->   Operation 107 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 %zext_ln19" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:33]   --->   Operation 108 'getelementptr' 'sum_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (1.29ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i8 %sum_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:33]   --->   Operation 109 'store' 'store_ln33' <Predicate = (icmp_ln22_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln22 = br void %new.latch.for.body4.split_ifconv" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 110 'br' 'br_ln22' <Predicate = (icmp_ln22_1)> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln19 = store i9 %select_ln19_2, i9 %i" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:19]   --->   Operation 111 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_22 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln20 = store i32 %s_2, i32 %s" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:20]   --->   Operation 112 'store' 'store_ln20' <Predicate = true> <Delay = 0.46>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body4" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:22]   --->   Operation 113 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                     (alloca           ) [ 01111111111111111111111]
j                     (alloca           ) [ 01111110000000000000000]
add_ln321             (alloca           ) [ 00100000000000000000000]
p                     (alloca           ) [ 01100000000000000000000]
i                     (alloca           ) [ 01111111111111111111111]
indvar_flatten        (alloca           ) [ 01100000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln19            (store            ) [ 00000000000000000000000]
store_ln16            (store            ) [ 00000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000]
store_ln20            (store            ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
indvar_flatten_load   (load             ) [ 00000000000000000000000]
icmp_ln19             (icmp             ) [ 01111111111111111000000]
add_ln19              (add              ) [ 00100000000000000000000]
br_ln19               (br               ) [ 00000000000000000000000]
j_load                (load             ) [ 00000000000000000000000]
icmp_ln22             (icmp             ) [ 01111111111111111111111]
select_ln19           (select           ) [ 00111110000000000000000]
zext_ln22             (zext             ) [ 00000000000000000000000]
A_addr                (getelementptr    ) [ 00100000000000000000000]
add_ln321_load        (load             ) [ 00000000000000000000000]
p_load                (load             ) [ 00000000000000000000000]
select_ln19_3         (select           ) [ 00000000000000000000000]
trunc_ln19            (trunc            ) [ 00000000000000000000000]
zext_ln22_1           (zext             ) [ 00000000000000000000000]
A_load                (load             ) [ 00011000000000000000000]
add_ln24              (add              ) [ 00000000000000000000000]
zext_ln24             (zext             ) [ 00000000000000000000000]
w_addr                (getelementptr    ) [ 00010000000000000000000]
tmp                   (partselect       ) [ 00000000000000000000000]
trunc_ln25            (trunc            ) [ 00000000000000000000000]
icmp_ln25             (icmp             ) [ 01111111111111111111111]
icmp_ln25_1           (icmp             ) [ 01111111111111111111111]
add_ln32              (add              ) [ 00000000000000000000000]
store_ln19            (store            ) [ 00000000000000000000000]
store_ln16            (store            ) [ 00000000000000000000000]
store_ln32            (store            ) [ 00000000000000000000000]
w_load                (load             ) [ 00001000000000000000000]
a                     (bitcast          ) [ 01111111111111111000000]
wt                    (bitcast          ) [ 01111111111110000000000]
add_ln22              (add              ) [ 00000000000000000000000]
icmp_ln22_1           (icmp             ) [ 01111111111111111111111]
br_ln22               (br               ) [ 00000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000]
b                     (fmul             ) [ 00111110111110000000000]
c                     (fadd             ) [ 01111000000001111000000]
tmp_1                 (fcmp             ) [ 01111110000000011111111]
s_load                (load             ) [ 00000000000000000000000]
select_ln19_1         (select           ) [ 01111110000000000111111]
d                     (fmul             ) [ 01110110000000000111110]
s_1                   (fadd             ) [ 00001000000000000000001]
i_load                (load             ) [ 00000000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000]
add_ln19_1            (add              ) [ 00000000000000000000000]
select_ln19_2         (select           ) [ 00000000000000000000000]
zext_ln19             (zext             ) [ 00000000000000000000000]
specpipeline_ln20     (specpipeline     ) [ 00000000000000000000000]
or_ln25               (or               ) [ 00000000000000000000000]
and_ln25              (and              ) [ 00000000000000000000000]
s_2                   (select           ) [ 00000000000000000000000]
bitcast_ln33          (bitcast          ) [ 00000000000000000000000]
sum_addr              (getelementptr    ) [ 00000000000000000000000]
store_ln33            (store            ) [ 00000000000000000000000]
br_ln22               (br               ) [ 00000000000000000000000]
store_ln19            (store            ) [ 00000000000000000000000]
store_ln20            (store            ) [ 00000000000000000000000]
br_ln22               (br               ) [ 00000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_0_loop_1_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="s_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="add_ln321_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln321/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="w_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="16" slack="0"/>
<pin id="97" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sum_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr/22 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln33_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/22 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="c/8 s_1/17 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="b/4 d/13 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="9"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="17" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln19_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="9" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln16_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln22_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="9" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln20_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="0"/>
<pin id="159" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln19_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="17" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln19_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln22_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln19_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="9" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln22_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln321_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="1"/>
<pin id="196" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln321_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="1"/>
<pin id="199" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln19_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="17" slack="0"/>
<pin id="203" dir="0" index="2" bw="17" slack="0"/>
<pin id="204" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_3/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln19_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="17" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln22_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="1"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln24_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln24_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln25_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln25_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln25_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="23" slack="0"/>
<pin id="247" dir="0" index="1" bw="23" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln32_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="17" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln19_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="17" slack="1"/>
<pin id="259" dir="0" index="1" bw="17" slack="1"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln16_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="17" slack="0"/>
<pin id="263" dir="0" index="1" bw="17" slack="1"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln32_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="17" slack="0"/>
<pin id="268" dir="0" index="1" bw="17" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="a_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="wt_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="wt/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln22_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="5"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln22_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="0" index="1" bw="9" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln22_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="5"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="s_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="15"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/16 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln19_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="15"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/16 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="21"/>
<pin id="307" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/22 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln19_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/22 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln19_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="21"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="0" index="2" bw="9" slack="0"/>
<pin id="318" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/22 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln19_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/22 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln25_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="20"/>
<pin id="328" dir="0" index="1" bw="1" slack="20"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/22 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln25_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="8"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/22 "/>
</bind>
</comp>

<comp id="335" class="1004" name="s_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="0" index="2" bw="32" slack="6"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_2/22 "/>
</bind>
</comp>

<comp id="341" class="1004" name="bitcast_ln33_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/22 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln19_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="9" slack="21"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/22 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln20_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="21"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/22 "/>
</bind>
</comp>

<comp id="356" class="1005" name="s_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="363" class="1005" name="j_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="370" class="1005" name="add_ln321_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="17" slack="1"/>
<pin id="372" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="376" class="1005" name="p_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="17" slack="0"/>
<pin id="378" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="390" class="1005" name="indvar_flatten_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="0"/>
<pin id="392" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="397" class="1005" name="icmp_ln19_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="401" class="1005" name="add_ln19_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="17" slack="1"/>
<pin id="403" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="406" class="1005" name="icmp_ln22_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="413" class="1005" name="select_ln19_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="1"/>
<pin id="415" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="419" class="1005" name="A_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="A_load_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2"/>
<pin id="426" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="429" class="1005" name="w_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="1"/>
<pin id="431" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="icmp_ln25_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="20"/>
<pin id="436" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln25_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="20"/>
<pin id="441" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="icmp_ln25_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="w_load_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="449" class="1005" name="a_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="456" class="1005" name="wt_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wt "/>
</bind>
</comp>

<comp id="462" class="1005" name="icmp_ln22_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="16"/>
<pin id="464" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="b_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="471" class="1005" name="c_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="8"/>
<pin id="478" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="select_ln19_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="d_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="492" class="1005" name="s_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="172" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="205"><net_src comp="194" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="207" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="87" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="87" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="225" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="235" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="200" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="265"><net_src comp="200" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="251" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="279" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="305" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="334"><net_src comp="326" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="335" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="350"><net_src comp="314" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="335" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="56" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="366"><net_src comp="60" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="373"><net_src comp="64" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="379"><net_src comp="68" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="386"><net_src comp="72" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="393"><net_src comp="76" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="400"><net_src comp="160" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="166" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="409"><net_src comp="175" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="416"><net_src comp="181" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="422"><net_src comp="80" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="427"><net_src comp="87" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="432"><net_src comp="93" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="437"><net_src comp="239" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="442"><net_src comp="245" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="447"><net_src comp="100" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="452"><net_src comp="271" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="459"><net_src comp="275" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="465"><net_src comp="284" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="123" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="474"><net_src comp="119" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="479"><net_src comp="127" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="484"><net_src comp="298" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="490"><net_src comp="123" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="495"><net_src comp="119" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="335" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: w | {}
	Port: sum | {22 }
 - Input state : 
	Port: doitgenTriple_Pipeline_loop_0_loop_1 : A | {1 2 }
	Port: doitgenTriple_Pipeline_loop_0_loop_1 : w | {2 3 }
	Port: doitgenTriple_Pipeline_loop_0_loop_1 : sum | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln19 : 1
		store_ln16 : 1
		store_ln22 : 1
		store_ln20 : 1
		indvar_flatten_load : 1
		icmp_ln19 : 2
		add_ln19 : 2
		br_ln19 : 3
		j_load : 1
		icmp_ln22 : 2
		select_ln19 : 3
		zext_ln22 : 4
		A_addr : 5
		A_load : 6
	State 2
		select_ln19_3 : 1
		trunc_ln19 : 2
		add_ln24 : 3
		zext_ln24 : 4
		w_addr : 5
		w_load : 6
		tmp : 1
		trunc_ln25 : 1
		icmp_ln25 : 2
		icmp_ln25_1 : 2
		add_ln32 : 2
		store_ln16 : 2
		store_ln32 : 3
	State 3
	State 4
		b : 1
	State 5
	State 6
		icmp_ln22_1 : 1
		br_ln22 : 2
		store_ln22 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		select_ln19_1 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		add_ln19_1 : 1
		select_ln19_2 : 2
		zext_ln19 : 3
		bitcast_ln33 : 1
		sum_addr : 4
		store_ln33 : 5
		store_ln19 : 3
		store_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_119      |    2    |   205   |   219   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_123      |    3    |   143   |    78   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln19_fu_166   |    0    |    0    |    24   |
|          |    add_ln24_fu_214   |    0    |    0    |    23   |
|    add   |    add_ln32_fu_251   |    0    |    0    |    24   |
|          |    add_ln22_fu_279   |    0    |    0    |    16   |
|          |   add_ln19_1_fu_308  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln19_fu_160   |    0    |    0    |    24   |
|          |   icmp_ln22_fu_175   |    0    |    0    |    16   |
|   icmp   |   icmp_ln25_fu_239   |    0    |    0    |    15   |
|          |  icmp_ln25_1_fu_245  |    0    |    0    |    30   |
|          |  icmp_ln22_1_fu_284  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln19_fu_181  |    0    |    0    |    9    |
|          | select_ln19_3_fu_200 |    0    |    0    |    17   |
|  select  | select_ln19_1_fu_298 |    0    |    0    |    32   |
|          | select_ln19_2_fu_314 |    0    |    0    |    9    |
|          |      s_2_fu_335      |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln25_fu_326    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln25_fu_330   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_127      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln22_fu_189   |    0    |    0    |    0    |
|   zext   |  zext_ln22_1_fu_211  |    0    |    0    |    0    |
|          |   zext_ln24_fu_220   |    0    |    0    |    0    |
|          |   zext_ln19_fu_321   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln19_fu_207  |    0    |    0    |    0    |
|          |   trunc_ln25_fu_235  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_225      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   604   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_419    |    8   |
|    A_load_reg_424    |   32   |
|       a_reg_449      |   32   |
|   add_ln19_reg_401   |   17   |
|   add_ln321_reg_370  |   17   |
|       b_reg_466      |   32   |
|       c_reg_471      |   32   |
|       d_reg_487      |   32   |
|       i_reg_383      |    9   |
|   icmp_ln19_reg_397  |    1   |
|  icmp_ln22_1_reg_462 |    1   |
|   icmp_ln22_reg_406  |    1   |
|  icmp_ln25_1_reg_439 |    1   |
|   icmp_ln25_reg_434  |    1   |
|indvar_flatten_reg_390|   17   |
|       j_reg_363      |    9   |
|       p_reg_376      |   17   |
|      s_1_reg_492     |   32   |
|       s_reg_356      |   32   |
| select_ln19_1_reg_481|   32   |
|  select_ln19_reg_413 |    9   |
|     tmp_1_reg_476    |    1   |
|    w_addr_reg_429    |   16   |
|    w_load_reg_444    |   32   |
|      wt_reg_456      |   32   |
+----------------------+--------+
|         Total        |   445  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_119    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_119    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_123    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_123    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   368  || 2.84429 ||    64   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   604  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   64   |
|  Register |    -   |    -   |   445  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   793  |   668  |
+-----------+--------+--------+--------+--------+
