set a(0-6144) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-32 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-7178 {}}} SUCCS {{66 0 0 0-6147 {}} {258 0 0 0-6126 {}} {256 0 0 0-7178 {}}} CYCLES {}}
set a(0-6145) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-33 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-7175 {}}} SUCCS {{66 0 0 0-6147 {}} {130 0 0 0-6126 {}} {256 0 0 0-7175 {}}} CYCLES {}}
set a(0-6146) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-34 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-6126 {}}} CYCLES {}}
set a(0-6147) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-35 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-6145 {}} {66 0 0 0-6144 {}}} SUCCS {{66 0 0 0-7169 {}} {66 0 0 0-7172 {}} {66 0 0 0-7175 {}} {66 0 0 0-7178 {}} {66 0 0 0-7181 {}}} CYCLES {}}
set a(0-6148) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-36 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-6149 {}} {130 0 0 0-6126 {}}} CYCLES {}}
set a(0-6149) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-37 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-6148 {}}} SUCCS {{131 0 0 0-6150 {}} {130 0 0 0-6126 {}} {130 0 0 0-7165 {}} {130 0 0 0-7166 {}} {146 0 0 0-7167 {}}} CYCLES {}}
set a(0-6150) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-38 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-6149 {}} {772 0 0 0-6126 {}}} SUCCS {{259 0 0 0-6126 {}}} CYCLES {}}
set a(0-6151) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-39 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-7164 {}}} SUCCS {{259 0 0 0-6152 {}} {130 0 0 0-6127 {}} {256 0 0 0-7164 {}}} CYCLES {}}
set a(0-6152) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,13) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-40 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-6151 {}}} SUCCS {{258 0 0 0-6127 {}}} CYCLES {}}
set a(0-6153) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(12:4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-41 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-6127 {}}} SUCCS {{258 0 0 0-6127 {}}} CYCLES {}}
set a(0-6154) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-42 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-6127 {}}} SUCCS {{259 0 0 0-6127 {}}} CYCLES {}}
set a(0-6155) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-43 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-7155 {}}} SUCCS {{259 0 0 0-6156 {}} {256 0 0 0-7155 {}}} CYCLES {}}
set a(0-6156) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-44 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-6155 {}}} SUCCS {{128 0 0 0-6168 {}} {64 0 0 0-6128 {}}} CYCLES {}}
set a(0-6157) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-45 LOC {0 1.0 1 0.0102536 1 0.0102536 1 0.0102536 1 0.0102536} PREDS {} SUCCS {{259 0 0 0-6158 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6158) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-46 LOC {0 1.0 1 0.0102536 1 0.0102536 1 0.0102536} PREDS {{259 0 0 0-6157 {}}} SUCCS {{259 0 0 0-6159 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6159) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-47 LOC {1 0.0 1 0.0102536 1 0.0102536 1 0.128378475 1 0.128378475} PREDS {{259 0 0 0-6158 {}}} SUCCS {{259 0 0 0-6160 {}} {130 0 0 0-6128 {}} {258 0 0 0-6225 {}} {258 0 0 0-6284 {}} {258 0 0 0-6409 {}} {258 0 0 0-6658 {}}} CYCLES {}}
set a(0-6160) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-48 LOC {1 0.118125 1 0.12837859999999998 1 0.12837859999999998 1 0.19712847499999997 1 0.19712847499999997} PREDS {{259 0 0 0-6159 {}}} SUCCS {{258 0 0 0-6163 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6161) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.1971286} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6162 {}} {130 0 0 0-6128 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6162) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-50 LOC {0 1.0 1 0.0 1 0.0 1 0.1971286} PREDS {{259 0 0 0-6161 {}}} SUCCS {{259 0 0 0-6163 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6163) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.67 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-51 LOC {1 0.18687499999999999 1 0.1971286 1 0.1971286 1 0.656249936 1 0.656249936} PREDS {{259 0 0 0-6162 {}} {258 0 0 0-6160 {}}} SUCCS {{259 0 0 0-6164 {}} {258 0 0 0-6166 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6164) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-52 LOC {1 0.6459964499999999 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-6163 {}}} SUCCS {{259 0 2.250 0-6165 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6165) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-53 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-6164 {}}} SUCCS {{258 0 0 0-6128 {}}} CYCLES {}}
set a(0-6166) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-54 LOC {1 0.6459964499999999 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{258 0 0 0-6163 {}}} SUCCS {{259 0 2.250 0-6167 {}} {130 0 0 0-6128 {}}} CYCLES {}}
set a(0-6167) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-55 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-6166 {}}} SUCCS {{258 0 0 0-6128 {}}} CYCLES {}}
set a(0-6168) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-56 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-6156 {}} {772 0 0 0-6128 {}}} SUCCS {{259 0 0 0-6128 {}}} CYCLES {}}
set a(0-6169) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-57 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {{774 0 0 0-6214 {}}} SUCCS {{259 0 0 0-6170 {}} {130 0 0 0-6213 {}} {256 0 0 0-6214 {}}} CYCLES {}}
set a(0-6170) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(11-4) TYPE READSLICE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-58 LOC {0 1.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {{259 0 0 0-6169 {}}} SUCCS {{258 0 0 0-6173 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6171) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-59 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {} SUCCS {{259 0 0 0-6172 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6172) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#1 TYPE READSLICE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-60 LOC {0 1.0 1 0.0 1 0.0 1 0.43687499999999996} PREDS {{259 0 0 0-6171 {}}} SUCCS {{259 0 0 0-6173 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6173) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-61 LOC {1 0.0 1 0.43687499999999996 1 0.43687499999999996 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6172 {}} {258 0 0 0-6170 {}}} SUCCS {{258 0 0 0-6176 {}} {258 0 0 0-6194 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6174) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-62 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6214 {}}} SUCCS {{259 0 0 0-6175 {}} {130 0 0 0-6213 {}} {256 0 0 0-6214 {}}} CYCLES {}}
set a(0-6175) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(3-0)#1 TYPE READSLICE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-63 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6174 {}}} SUCCS {{259 0 0 0-6176 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6176) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-64 LOC {1 0.125625 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6175 {}} {258 0 0 0-6173 {}}} SUCCS {{259 0 3.000 0-6177 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6177) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-65 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6176 {}} {774 0 3.000 0-6208 {}} {774 0 3.000 0-6195 {}}} SUCCS {{258 0 0 0-6187 {}} {256 0 0 0-6195 {}} {258 0 0 0-6197 {}} {256 0 0 0-6208 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6178) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-66 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6179 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6179) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#2 TYPE READSLICE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-67 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6178 {}}} SUCCS {{259 0 0 0-6180 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6180) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-68 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6179 {}}} SUCCS {{258 0 0 0-6182 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6181) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-69 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6182 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6182) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.07 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-70 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6181 {}} {258 0 0 0-6180 {}}} SUCCS {{258 0 0 0-6185 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6183) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-71 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6214 {}}} SUCCS {{259 0 0 0-6184 {}} {130 0 0 0-6213 {}} {256 0 0 0-6214 {}}} CYCLES {}}
set a(0-6184) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-72 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6183 {}}} SUCCS {{259 0 0 0-6185 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6185) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-73 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6184 {}} {258 0 0 0-6182 {}}} SUCCS {{259 0 3.000 0-6186 {}} {258 0 3.000 0-6208 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6186) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-74 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6185 {}} {774 0 3.000 0-6208 {}} {774 0 3.000 0-6195 {}}} SUCCS {{259 0 0 0-6187 {}} {256 0 0 0-6195 {}} {258 0 0 0-6196 {}} {256 0 0 0-6208 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6187) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-75 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6186 {}} {258 0 0 0-6177 {}}} SUCCS {{259 0 0 0-6188 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6188) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-76 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6187 {}} {128 0 0 0-6190 {}}} SUCCS {{258 0 0 0-6190 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6189) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-77 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6190 {}}} SUCCS {{259 0 0 0-6190 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6190) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-78 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6189 {}} {258 0 0 0-6188 {}}} SUCCS {{128 0 0 0-6188 {}} {128 0 0 0-6189 {}} {259 0 0 0-6191 {}}} CYCLES {}}
set a(0-6191) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-79 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6190 {}}} SUCCS {{258 0 3.000 0-6195 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6192) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-80 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6214 {}}} SUCCS {{259 0 0 0-6193 {}} {130 0 0 0-6213 {}} {256 0 0 0-6214 {}}} CYCLES {}}
set a(0-6193) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(3-0) TYPE READSLICE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-81 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6192 {}}} SUCCS {{259 0 0 0-6194 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6194) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-82 LOC {1 0.125625 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6193 {}} {258 0 0 0-6173 {}}} SUCCS {{259 0 3.000 0-6195 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6195) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-83 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6195 {}} {259 0 3.000 0-6194 {}} {258 0 3.000 0-6191 {}} {256 0 0 0-6186 {}} {256 0 0 0-6177 {}} {774 0 0 0-6208 {}}} SUCCS {{774 0 3.000 0-6177 {}} {774 0 3.000 0-6186 {}} {774 0 0 0-6195 {}} {258 0 0 0-6208 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6196) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-84 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6186 {}}} SUCCS {{259 0 0 0-6197 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6197) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-85 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6196 {}} {258 0 0 0-6177 {}}} SUCCS {{259 0 0 0-6198 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6198) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-86 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6197 {}} {128 0 0 0-6200 {}}} SUCCS {{258 0 0 0-6200 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6199) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-87 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6200 {}}} SUCCS {{259 0 0 0-6200 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6200) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-88 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6199 {}} {258 0 0 0-6198 {}}} SUCCS {{128 0 0 0-6198 {}} {128 0 0 0-6199 {}} {259 0 0 0-6201 {}}} CYCLES {}}
set a(0-6201) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-89 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6200 {}}} SUCCS {{259 0 0 0-6202 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6202) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-90 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6201 {}} {128 0 0 0-6206 {}}} SUCCS {{258 0 0 0-6206 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6203) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-91 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6206 {}}} SUCCS {{258 0 0 0-6206 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6204) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-92 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6206 {}}} SUCCS {{258 0 0 0-6206 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6205) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-93 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6206 {}}} SUCCS {{259 0 0 0-6206 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6206) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-94 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6205 {}} {258 0 0 0-6204 {}} {258 0 0 0-6203 {}} {258 0 0 0-6202 {}}} SUCCS {{128 0 0 0-6202 {}} {128 0 0 0-6203 {}} {128 0 0 0-6204 {}} {128 0 0 0-6205 {}} {259 0 0 0-6207 {}}} CYCLES {}}
set a(0-6207) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-95 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6206 {}}} SUCCS {{259 0 3.000 0-6208 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6208) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-96 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6208 {}} {259 0 3.000 0-6207 {}} {258 0 0 0-6195 {}} {256 0 0 0-6186 {}} {258 0 3.000 0-6185 {}} {256 0 0 0-6177 {}}} SUCCS {{774 0 3.000 0-6177 {}} {774 0 3.000 0-6186 {}} {774 0 0 0-6195 {}} {774 0 0 0-6208 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6209) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-97 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6214 {}}} SUCCS {{259 0 0 0-6210 {}} {130 0 0 0-6213 {}} {256 0 0 0-6214 {}}} CYCLES {}}
set a(0-6210) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-98 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6209 {}}} SUCCS {{259 0 0 0-6211 {}} {130 0 0 0-6213 {}}} CYCLES {}}
set a(0-6211) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-99 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6210 {}}} SUCCS {{259 0 0 0-6212 {}} {130 0 0 0-6213 {}} {258 0 0 0-6214 {}}} CYCLES {}}
set a(0-6212) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-100 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6211 {}}} SUCCS {{259 0 0 0-6213 {}}} CYCLES {}}
set a(0-6213) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6128 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-101 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6212 {}} {130 0 0 0-6211 {}} {130 0 0 0-6210 {}} {130 0 0 0-6209 {}} {130 0 0 0-6208 {}} {130 0 0 0-6207 {}} {130 0 0 0-6205 {}} {130 0 0 0-6204 {}} {130 0 0 0-6203 {}} {130 0 0 0-6202 {}} {130 0 0 0-6201 {}} {130 0 0 0-6199 {}} {130 0 0 0-6198 {}} {130 0 0 0-6197 {}} {130 0 0 0-6196 {}} {130 0 0 0-6195 {}} {130 0 0 0-6194 {}} {130 0 0 0-6193 {}} {130 0 0 0-6192 {}} {130 0 0 0-6191 {}} {130 0 0 0-6189 {}} {130 0 0 0-6188 {}} {130 0 0 0-6187 {}} {130 0 0 0-6186 {}} {130 0 0 0-6185 {}} {130 0 0 0-6184 {}} {130 0 0 0-6183 {}} {130 0 0 0-6182 {}} {130 0 0 0-6181 {}} {130 0 0 0-6180 {}} {130 0 0 0-6179 {}} {130 0 0 0-6178 {}} {130 0 0 0-6177 {}} {130 0 0 0-6176 {}} {130 0 0 0-6175 {}} {130 0 0 0-6174 {}} {130 0 0 0-6173 {}} {130 0 0 0-6172 {}} {130 0 0 0-6171 {}} {130 0 0 0-6170 {}} {130 0 0 0-6169 {}}} SUCCS {{129 0 0 0-6214 {}}} CYCLES {}}
set a(0-6214) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6128 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6214 {}} {129 0 0 0-6213 {}} {258 0 0 0-6211 {}} {256 0 0 0-6209 {}} {256 0 0 0-6192 {}} {256 0 0 0-6183 {}} {256 0 0 0-6174 {}} {256 0 0 0-6169 {}}} SUCCS {{774 0 0 0-6169 {}} {774 0 0 0-6174 {}} {774 0 0 0-6183 {}} {774 0 0 0-6192 {}} {774 0 0 0-6209 {}} {772 0 0 0-6214 {}}} CYCLES {}}
set a(0-6128) {CHI {0-6169 0-6170 0-6171 0-6172 0-6173 0-6174 0-6175 0-6176 0-6177 0-6178 0-6179 0-6180 0-6181 0-6182 0-6183 0-6184 0-6185 0-6186 0-6187 0-6188 0-6189 0-6190 0-6191 0-6192 0-6193 0-6194 0-6195 0-6196 0-6197 0-6198 0-6199 0-6200 0-6201 0-6202 0-6203 0-6204 0-6205 0-6206 0-6207 0-6208 0-6209 0-6210 0-6211 0-6212 0-6213 0-6214} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-102 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6168 {}} {258 0 0 0-6167 {}} {130 0 0 0-6166 {}} {258 0 0 0-6165 {}} {130 0 0 0-6164 {}} {130 0 0 0-6163 {}} {130 0 0 0-6162 {}} {130 0 0 0-6161 {}} {130 0 0 0-6160 {}} {130 0 0 0-6159 {}} {130 0 0 0-6158 {}} {130 0 0 0-6157 {}} {64 0 0 0-6156 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6168 {}} {131 0 0 0-6215 {}} {130 0 0 0-6216 {}} {130 0 0 0-6217 {}} {130 0 0 0-6218 {}} {130 0 0 0-6219 {}} {130 0 0 0-6220 {}} {130 0 0 0-6221 {}} {130 0 0 0-6222 {}} {130 0 0 0-6223 {}} {130 0 0 0-6224 {}} {64 0 0 0-6129 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6215) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-103 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{131 0 0 0-6128 {}}} SUCCS {{259 0 0 0-6216 {}} {130 0 0 0-6224 {}}} CYCLES {}}
set a(0-6216) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-104 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-6215 {}} {130 0 0 0-6128 {}}} SUCCS {{259 0 0 0-6217 {}} {130 0 0 0-6224 {}}} CYCLES {}}
set a(0-6217) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-105 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-6216 {}} {130 0 0 0-6128 {}}} SUCCS {{258 0 0 0-6221 {}} {130 0 0 0-6224 {}}} CYCLES {}}
set a(0-6218) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-106 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8650000499999999} PREDS {{130 0 0 0-6128 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6219 {}} {130 0 0 0-6224 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6219) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#4 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-107 LOC {2 1.0 3 0.0 3 0.0 3 0.8650000499999999} PREDS {{259 0 0 0-6218 {}} {130 0 0 0-6128 {}}} SUCCS {{259 0 0 0-6220 {}} {130 0 0 0-6224 {}}} CYCLES {}}
set a(0-6220) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-108 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-6219 {}} {130 0 0 0-6128 {}}} SUCCS {{259 0 0 0-6221 {}} {130 0 0 0-6224 {}}} CYCLES {}}
set a(0-6221) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-109 LOC {3 0.0 3 0.8650000499999999 3 0.8650000499999999 3 0.9999999249999999 3 0.9999999249999999} PREDS {{259 0 0 0-6220 {}} {258 0 0 0-6217 {}} {130 0 0 0-6128 {}}} SUCCS {{259 0 0 0-6222 {}} {130 0 0 0-6224 {}}} CYCLES {}}
set a(0-6222) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-110 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6221 {}} {130 0 0 0-6128 {}}} SUCCS {{259 0 0 0-6223 {}} {130 0 0 0-6224 {}}} CYCLES {}}
set a(0-6223) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-111 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6222 {}} {130 0 0 0-6128 {}}} SUCCS {{259 0 0 0-6224 {}}} CYCLES {}}
set a(0-6224) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-112 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6223 {}} {130 0 0 0-6222 {}} {130 0 0 0-6221 {}} {130 0 0 0-6220 {}} {130 0 0 0-6219 {}} {130 0 0 0-6218 {}} {130 0 0 0-6217 {}} {130 0 0 0-6216 {}} {130 0 0 0-6215 {}} {130 0 0 0-6128 {}}} SUCCS {{128 0 0 0-6232 {}} {64 0 0 0-6129 {}}} CYCLES {}}
set a(0-6225) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-113 LOC {1 0.118125 2 0.1135462 2 0.1135462 2 0.182296075 2 0.182296075} PREDS {{258 0 0 0-6159 {}}} SUCCS {{258 0 0 0-6229 {}} {130 0 0 0-6129 {}} {258 0 0 0-6354 {}} {258 0 0 0-6479 {}} {258 0 0 0-6603 {}} {258 0 0 0-6728 {}} {258 0 0 0-6852 {}} {258 0 0 0-6976 {}} {258 0 0 0-7099 {}}} CYCLES {}}
set a(0-6226) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-114 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6227 {}} {130 0 0 0-6129 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6227) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#5 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-115 LOC {0 1.0 2 0.0 2 0.0 2 0.1822962} PREDS {{259 0 0 0-6226 {}}} SUCCS {{259 0 0 0-6228 {}} {130 0 0 0-6129 {}}} CYCLES {}}
set a(0-6228) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-116 LOC {0 1.0 2 0.1822962 2 0.1822962 2 0.1822962} PREDS {{259 0 0 0-6227 {}}} SUCCS {{259 0 0 0-6229 {}} {130 0 0 0-6129 {}}} CYCLES {}}
set a(0-6229) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-117 LOC {1 0.18687499999999999 2 0.1822962 2 0.1822962 2 0.6562499605 2 0.6562499605} PREDS {{259 0 0 0-6228 {}} {258 0 0 0-6225 {}}} SUCCS {{259 0 2.250 0-6230 {}} {258 0 2.250 0-6231 {}} {130 0 0 0-6129 {}}} CYCLES {}}
set a(0-6230) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-118 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 2.250 0-6229 {}}} SUCCS {{258 0 0 0-6129 {}}} CYCLES {}}
set a(0-6231) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-119 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 2.250 0-6229 {}}} SUCCS {{258 0 0 0-6129 {}}} CYCLES {}}
set a(0-6232) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-120 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-6224 {}} {772 0 0 0-6129 {}}} SUCCS {{259 0 0 0-6129 {}}} CYCLES {}}
set a(0-6233) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-121 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6273 {}}} SUCCS {{259 0 0 0-6234 {}} {130 0 0 0-6272 {}} {256 0 0 0-6273 {}}} CYCLES {}}
set a(0-6234) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-122 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6233 {}}} SUCCS {{258 0 0 0-6238 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6235) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-123 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {} SUCCS {{259 0 0 0-6236 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6236) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#6 TYPE READSLICE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-124 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6235 {}}} SUCCS {{259 0 0 0-6237 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6237) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-125 LOC {0 1.0 1 0.429375 1 0.429375 1 0.429375} PREDS {{259 0 0 0-6236 {}}} SUCCS {{259 0 0 0-6238 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6238) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-126 LOC {1 0.0 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6237 {}} {258 0 0 0-6234 {}}} SUCCS {{259 0 3.000 0-6239 {}} {258 0 3.000 0-6254 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6239) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-127 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6238 {}} {774 0 3.000 0-6267 {}} {774 0 3.000 0-6254 {}}} SUCCS {{258 0 0 0-6249 {}} {256 0 0 0-6254 {}} {258 0 0 0-6256 {}} {256 0 0 0-6267 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6240) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-128 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6241 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6241) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#7 TYPE READSLICE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-129 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6240 {}}} SUCCS {{259 0 0 0-6242 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6242) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-130 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6241 {}}} SUCCS {{258 0 0 0-6244 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6243) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-131 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6244 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6244) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.07 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-132 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6243 {}} {258 0 0 0-6242 {}}} SUCCS {{258 0 0 0-6247 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6245) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6273 {}}} SUCCS {{259 0 0 0-6246 {}} {130 0 0 0-6272 {}} {256 0 0 0-6273 {}}} CYCLES {}}
set a(0-6246) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-134 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6245 {}}} SUCCS {{259 0 0 0-6247 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6247) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-135 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6246 {}} {258 0 0 0-6244 {}}} SUCCS {{259 0 3.000 0-6248 {}} {258 0 3.000 0-6267 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6248) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-136 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6247 {}} {774 0 3.000 0-6267 {}} {774 0 3.000 0-6254 {}}} SUCCS {{259 0 0 0-6249 {}} {256 0 0 0-6254 {}} {258 0 0 0-6255 {}} {256 0 0 0-6267 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6249) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-137 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6248 {}} {258 0 0 0-6239 {}}} SUCCS {{259 0 0 0-6250 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6250) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-138 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6249 {}} {128 0 0 0-6252 {}}} SUCCS {{258 0 0 0-6252 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6251) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-139 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6252 {}}} SUCCS {{259 0 0 0-6252 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6252) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-140 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6251 {}} {258 0 0 0-6250 {}}} SUCCS {{128 0 0 0-6250 {}} {128 0 0 0-6251 {}} {259 0 0 0-6253 {}}} CYCLES {}}
set a(0-6253) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-141 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6252 {}}} SUCCS {{259 0 3.000 0-6254 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6254) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-142 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6254 {}} {259 0 3.000 0-6253 {}} {256 0 0 0-6248 {}} {256 0 0 0-6239 {}} {258 0 3.000 0-6238 {}} {774 0 0 0-6267 {}}} SUCCS {{774 0 3.000 0-6239 {}} {774 0 3.000 0-6248 {}} {774 0 0 0-6254 {}} {258 0 0 0-6267 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6255) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-143 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6248 {}}} SUCCS {{259 0 0 0-6256 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6256) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-144 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6255 {}} {258 0 0 0-6239 {}}} SUCCS {{259 0 0 0-6257 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6257) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-145 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6256 {}} {128 0 0 0-6259 {}}} SUCCS {{258 0 0 0-6259 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6258) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-146 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6259 {}}} SUCCS {{259 0 0 0-6259 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6259) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-147 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6258 {}} {258 0 0 0-6257 {}}} SUCCS {{128 0 0 0-6257 {}} {128 0 0 0-6258 {}} {259 0 0 0-6260 {}}} CYCLES {}}
set a(0-6260) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-148 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6259 {}}} SUCCS {{259 0 0 0-6261 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6261) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-149 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6260 {}} {128 0 0 0-6265 {}}} SUCCS {{258 0 0 0-6265 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6262) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-150 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6265 {}}} SUCCS {{258 0 0 0-6265 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6263) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-151 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6265 {}}} SUCCS {{258 0 0 0-6265 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6264) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-152 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6265 {}}} SUCCS {{259 0 0 0-6265 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6265) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-153 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6264 {}} {258 0 0 0-6263 {}} {258 0 0 0-6262 {}} {258 0 0 0-6261 {}}} SUCCS {{128 0 0 0-6261 {}} {128 0 0 0-6262 {}} {128 0 0 0-6263 {}} {128 0 0 0-6264 {}} {259 0 0 0-6266 {}}} CYCLES {}}
set a(0-6266) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-154 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6265 {}}} SUCCS {{259 0 3.000 0-6267 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6267) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-155 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6267 {}} {259 0 3.000 0-6266 {}} {258 0 0 0-6254 {}} {256 0 0 0-6248 {}} {258 0 3.000 0-6247 {}} {256 0 0 0-6239 {}}} SUCCS {{774 0 3.000 0-6239 {}} {774 0 3.000 0-6248 {}} {774 0 0 0-6254 {}} {774 0 0 0-6267 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6268) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-156 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6273 {}}} SUCCS {{259 0 0 0-6269 {}} {130 0 0 0-6272 {}} {256 0 0 0-6273 {}}} CYCLES {}}
set a(0-6269) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-157 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6268 {}}} SUCCS {{259 0 0 0-6270 {}} {130 0 0 0-6272 {}}} CYCLES {}}
set a(0-6270) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-158 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6269 {}}} SUCCS {{259 0 0 0-6271 {}} {130 0 0 0-6272 {}} {258 0 0 0-6273 {}}} CYCLES {}}
set a(0-6271) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-159 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6270 {}}} SUCCS {{259 0 0 0-6272 {}}} CYCLES {}}
set a(0-6272) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6129 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-160 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6271 {}} {130 0 0 0-6270 {}} {130 0 0 0-6269 {}} {130 0 0 0-6268 {}} {130 0 0 0-6267 {}} {130 0 0 0-6266 {}} {130 0 0 0-6264 {}} {130 0 0 0-6263 {}} {130 0 0 0-6262 {}} {130 0 0 0-6261 {}} {130 0 0 0-6260 {}} {130 0 0 0-6258 {}} {130 0 0 0-6257 {}} {130 0 0 0-6256 {}} {130 0 0 0-6255 {}} {130 0 0 0-6254 {}} {130 0 0 0-6253 {}} {130 0 0 0-6251 {}} {130 0 0 0-6250 {}} {130 0 0 0-6249 {}} {130 0 0 0-6248 {}} {130 0 0 0-6247 {}} {130 0 0 0-6246 {}} {130 0 0 0-6245 {}} {130 0 0 0-6244 {}} {130 0 0 0-6243 {}} {130 0 0 0-6242 {}} {130 0 0 0-6241 {}} {130 0 0 0-6240 {}} {130 0 0 0-6239 {}} {130 0 0 0-6238 {}} {130 0 0 0-6237 {}} {130 0 0 0-6236 {}} {130 0 0 0-6235 {}} {130 0 0 0-6234 {}} {130 0 0 0-6233 {}}} SUCCS {{129 0 0 0-6273 {}}} CYCLES {}}
set a(0-6273) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6129 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6273 {}} {129 0 0 0-6272 {}} {258 0 0 0-6270 {}} {256 0 0 0-6268 {}} {256 0 0 0-6245 {}} {256 0 0 0-6233 {}}} SUCCS {{774 0 0 0-6233 {}} {774 0 0 0-6245 {}} {774 0 0 0-6268 {}} {772 0 0 0-6273 {}}} CYCLES {}}
set a(0-6129) {CHI {0-6233 0-6234 0-6235 0-6236 0-6237 0-6238 0-6239 0-6240 0-6241 0-6242 0-6243 0-6244 0-6245 0-6246 0-6247 0-6248 0-6249 0-6250 0-6251 0-6252 0-6253 0-6254 0-6255 0-6256 0-6257 0-6258 0-6259 0-6260 0-6261 0-6262 0-6263 0-6264 0-6265 0-6266 0-6267 0-6268 0-6269 0-6270 0-6271 0-6272 0-6273} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-161 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-6232 {}} {258 0 0 0-6231 {}} {258 0 0 0-6230 {}} {130 0 0 0-6229 {}} {130 0 0 0-6228 {}} {130 0 0 0-6227 {}} {130 0 0 0-6226 {}} {130 0 0 0-6225 {}} {64 0 0 0-6224 {}} {64 0 0 0-6128 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6232 {}} {131 0 0 0-6274 {}} {130 0 0 0-6275 {}} {130 0 0 0-6276 {}} {130 0 0 0-6277 {}} {130 0 0 0-6278 {}} {130 0 0 0-6279 {}} {130 0 0 0-6280 {}} {130 0 0 0-6281 {}} {130 0 0 0-6282 {}} {130 0 0 0-6283 {}} {64 0 0 0-6130 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6274) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-162 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{131 0 0 0-6129 {}}} SUCCS {{259 0 0 0-6275 {}} {130 0 0 0-6283 {}}} CYCLES {}}
set a(0-6275) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-163 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-6274 {}} {130 0 0 0-6129 {}}} SUCCS {{259 0 0 0-6276 {}} {130 0 0 0-6283 {}}} CYCLES {}}
set a(0-6276) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-164 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-6275 {}} {130 0 0 0-6129 {}}} SUCCS {{258 0 0 0-6280 {}} {130 0 0 0-6283 {}}} CYCLES {}}
set a(0-6277) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-165 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{130 0 0 0-6129 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6278 {}} {130 0 0 0-6283 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6278) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#8 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-166 LOC {3 1.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{259 0 0 0-6277 {}} {130 0 0 0-6129 {}}} SUCCS {{259 0 0 0-6279 {}} {130 0 0 0-6283 {}}} CYCLES {}}
set a(0-6279) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-167 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-6278 {}} {130 0 0 0-6129 {}}} SUCCS {{259 0 0 0-6280 {}} {130 0 0 0-6283 {}}} CYCLES {}}
set a(0-6280) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-168 LOC {4 0.0 4 0.8650000499999999 4 0.8650000499999999 4 0.9999999249999999 4 0.9999999249999999} PREDS {{259 0 0 0-6279 {}} {258 0 0 0-6276 {}} {130 0 0 0-6129 {}}} SUCCS {{259 0 0 0-6281 {}} {130 0 0 0-6283 {}}} CYCLES {}}
set a(0-6281) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-169 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-6280 {}} {130 0 0 0-6129 {}}} SUCCS {{259 0 0 0-6282 {}} {130 0 0 0-6283 {}}} CYCLES {}}
set a(0-6282) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-170 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-6281 {}} {130 0 0 0-6129 {}}} SUCCS {{259 0 0 0-6283 {}}} CYCLES {}}
set a(0-6283) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-171 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-6282 {}} {130 0 0 0-6281 {}} {130 0 0 0-6280 {}} {130 0 0 0-6279 {}} {130 0 0 0-6278 {}} {130 0 0 0-6277 {}} {130 0 0 0-6276 {}} {130 0 0 0-6275 {}} {130 0 0 0-6274 {}} {130 0 0 0-6129 {}}} SUCCS {{128 0 0 0-6293 {}} {64 0 0 0-6130 {}}} CYCLES {}}
set a(0-6284) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-172 LOC {1 0.118125 3 0.1135462 3 0.1135462 3 0.182296075 3 0.182296075} PREDS {{258 0 0 0-6159 {}}} SUCCS {{258 0 0 0-6288 {}} {130 0 0 0-6130 {}} {258 0 0 0-6537 {}} {258 0 0 0-6786 {}} {258 0 0 0-7034 {}}} CYCLES {}}
set a(0-6285) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-173 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6286 {}} {130 0 0 0-6130 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6286) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#9 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-174 LOC {0 1.0 3 0.0 3 0.0 3 0.1822962} PREDS {{259 0 0 0-6285 {}}} SUCCS {{259 0 0 0-6287 {}} {130 0 0 0-6130 {}}} CYCLES {}}
set a(0-6287) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-175 LOC {0 1.0 3 0.1822962 3 0.1822962 3 0.1822962} PREDS {{259 0 0 0-6286 {}}} SUCCS {{259 0 0 0-6288 {}} {130 0 0 0-6130 {}}} CYCLES {}}
set a(0-6288) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-176 LOC {1 0.18687499999999999 3 0.1822962 3 0.1822962 3 0.6562499605 3 0.6562499605} PREDS {{259 0 0 0-6287 {}} {258 0 0 0-6284 {}}} SUCCS {{259 0 0 0-6289 {}} {258 0 0 0-6291 {}} {130 0 0 0-6130 {}}} CYCLES {}}
set a(0-6289) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-177 LOC {1 0.66082885 3 0.6562500499999999 3 0.6562500499999999 3 0.6562500499999999} PREDS {{259 0 0 0-6288 {}}} SUCCS {{259 0 2.250 0-6290 {}} {130 0 0 0-6130 {}}} CYCLES {}}
set a(0-6290) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-178 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-6289 {}}} SUCCS {{258 0 0 0-6130 {}}} CYCLES {}}
set a(0-6291) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-179 LOC {1 0.66082885 3 0.6562500499999999 3 0.6562500499999999 3 0.6562500499999999} PREDS {{258 0 0 0-6288 {}}} SUCCS {{259 0 2.250 0-6292 {}} {130 0 0 0-6130 {}}} CYCLES {}}
set a(0-6292) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-180 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 2.250 0-6291 {}}} SUCCS {{258 0 0 0-6130 {}}} CYCLES {}}
set a(0-6293) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-181 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-6283 {}} {772 0 0 0-6130 {}}} SUCCS {{259 0 0 0-6130 {}}} CYCLES {}}
set a(0-6294) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-182 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{774 0 0 0-6340 {}}} SUCCS {{259 0 0 0-6295 {}} {130 0 0 0-6339 {}} {256 0 0 0-6340 {}}} CYCLES {}}
set a(0-6295) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(11-1) TYPE READSLICE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-183 LOC {0 1.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{259 0 0 0-6294 {}}} SUCCS {{258 0 0 0-6299 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6296) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-184 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {} SUCCS {{259 0 0 0-6297 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6297) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#10 TYPE READSLICE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-185 LOC {0 1.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{259 0 0 0-6296 {}}} SUCCS {{259 0 0 0-6298 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6298) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-186 LOC {0 1.0 1 0.43124999999999997 1 0.43124999999999997 1 0.43124999999999997} PREDS {{259 0 0 0-6297 {}}} SUCCS {{259 0 0 0-6299 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6299) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.05 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-187 LOC {1 0.0 1 0.43124999999999997 1 0.43124999999999997 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6298 {}} {258 0 0 0-6295 {}}} SUCCS {{258 0 0 0-6302 {}} {258 0 0 0-6320 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6300) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-188 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6340 {}}} SUCCS {{259 0 0 0-6301 {}} {130 0 0 0-6339 {}} {256 0 0 0-6340 {}}} CYCLES {}}
set a(0-6301) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(0)#1 TYPE READSLICE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-189 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6300 {}}} SUCCS {{259 0 0 0-6302 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6302) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-190 LOC {1 0.13125 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6301 {}} {258 0 0 0-6299 {}}} SUCCS {{259 0 3.000 0-6303 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6303) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-191 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6302 {}} {774 0 3.000 0-6334 {}} {774 0 3.000 0-6321 {}}} SUCCS {{258 0 0 0-6313 {}} {256 0 0 0-6321 {}} {258 0 0 0-6323 {}} {256 0 0 0-6334 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6304) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-192 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6305 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6305) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#11 TYPE READSLICE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-193 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6304 {}}} SUCCS {{259 0 0 0-6306 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6306) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-194 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6305 {}}} SUCCS {{258 0 0 0-6308 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6307) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-195 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6308 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6308) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.07 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-196 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6307 {}} {258 0 0 0-6306 {}}} SUCCS {{258 0 0 0-6311 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6309) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-197 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6340 {}}} SUCCS {{259 0 0 0-6310 {}} {130 0 0 0-6339 {}} {256 0 0 0-6340 {}}} CYCLES {}}
set a(0-6310) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-198 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6309 {}}} SUCCS {{259 0 0 0-6311 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6311) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-199 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6310 {}} {258 0 0 0-6308 {}}} SUCCS {{259 0 3.000 0-6312 {}} {258 0 3.000 0-6334 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6312) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-200 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6311 {}} {774 0 3.000 0-6334 {}} {774 0 3.000 0-6321 {}}} SUCCS {{259 0 0 0-6313 {}} {256 0 0 0-6321 {}} {258 0 0 0-6322 {}} {256 0 0 0-6334 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6313) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-201 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6312 {}} {258 0 0 0-6303 {}}} SUCCS {{259 0 0 0-6314 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6314) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-202 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6313 {}} {128 0 0 0-6316 {}}} SUCCS {{258 0 0 0-6316 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6315) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-203 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6316 {}}} SUCCS {{259 0 0 0-6316 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6316) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-204 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6315 {}} {258 0 0 0-6314 {}}} SUCCS {{128 0 0 0-6314 {}} {128 0 0 0-6315 {}} {259 0 0 0-6317 {}}} CYCLES {}}
set a(0-6317) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-205 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6316 {}}} SUCCS {{258 0 3.000 0-6321 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6318) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-206 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6340 {}}} SUCCS {{259 0 0 0-6319 {}} {130 0 0 0-6339 {}} {256 0 0 0-6340 {}}} CYCLES {}}
set a(0-6319) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(0) TYPE READSLICE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-207 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6318 {}}} SUCCS {{259 0 0 0-6320 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6320) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-208 LOC {1 0.13125 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6319 {}} {258 0 0 0-6299 {}}} SUCCS {{259 0 3.000 0-6321 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6321) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-209 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6321 {}} {259 0 3.000 0-6320 {}} {258 0 3.000 0-6317 {}} {256 0 0 0-6312 {}} {256 0 0 0-6303 {}} {774 0 0 0-6334 {}}} SUCCS {{774 0 3.000 0-6303 {}} {774 0 3.000 0-6312 {}} {774 0 0 0-6321 {}} {258 0 0 0-6334 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6322) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-210 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6312 {}}} SUCCS {{259 0 0 0-6323 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6323) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-211 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6322 {}} {258 0 0 0-6303 {}}} SUCCS {{259 0 0 0-6324 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6324) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-212 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6323 {}} {128 0 0 0-6326 {}}} SUCCS {{258 0 0 0-6326 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6325) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-213 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6326 {}}} SUCCS {{259 0 0 0-6326 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6326) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-214 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6325 {}} {258 0 0 0-6324 {}}} SUCCS {{128 0 0 0-6324 {}} {128 0 0 0-6325 {}} {259 0 0 0-6327 {}}} CYCLES {}}
set a(0-6327) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-215 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6326 {}}} SUCCS {{259 0 0 0-6328 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6328) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-216 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6327 {}} {128 0 0 0-6332 {}}} SUCCS {{258 0 0 0-6332 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6329) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-217 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6332 {}}} SUCCS {{258 0 0 0-6332 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6330) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-218 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6332 {}}} SUCCS {{258 0 0 0-6332 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6331) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-219 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6332 {}}} SUCCS {{259 0 0 0-6332 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6332) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-220 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6331 {}} {258 0 0 0-6330 {}} {258 0 0 0-6329 {}} {258 0 0 0-6328 {}}} SUCCS {{128 0 0 0-6328 {}} {128 0 0 0-6329 {}} {128 0 0 0-6330 {}} {128 0 0 0-6331 {}} {259 0 0 0-6333 {}}} CYCLES {}}
set a(0-6333) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-221 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6332 {}}} SUCCS {{259 0 3.000 0-6334 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6334) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-222 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6334 {}} {259 0 3.000 0-6333 {}} {258 0 0 0-6321 {}} {256 0 0 0-6312 {}} {258 0 3.000 0-6311 {}} {256 0 0 0-6303 {}}} SUCCS {{774 0 3.000 0-6303 {}} {774 0 3.000 0-6312 {}} {774 0 0 0-6321 {}} {774 0 0 0-6334 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6335) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-223 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6340 {}}} SUCCS {{259 0 0 0-6336 {}} {130 0 0 0-6339 {}} {256 0 0 0-6340 {}}} CYCLES {}}
set a(0-6336) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-224 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6335 {}}} SUCCS {{259 0 0 0-6337 {}} {130 0 0 0-6339 {}}} CYCLES {}}
set a(0-6337) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-225 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6336 {}}} SUCCS {{259 0 0 0-6338 {}} {130 0 0 0-6339 {}} {258 0 0 0-6340 {}}} CYCLES {}}
set a(0-6338) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-226 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6337 {}}} SUCCS {{259 0 0 0-6339 {}}} CYCLES {}}
set a(0-6339) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6130 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-227 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6338 {}} {130 0 0 0-6337 {}} {130 0 0 0-6336 {}} {130 0 0 0-6335 {}} {130 0 0 0-6334 {}} {130 0 0 0-6333 {}} {130 0 0 0-6331 {}} {130 0 0 0-6330 {}} {130 0 0 0-6329 {}} {130 0 0 0-6328 {}} {130 0 0 0-6327 {}} {130 0 0 0-6325 {}} {130 0 0 0-6324 {}} {130 0 0 0-6323 {}} {130 0 0 0-6322 {}} {130 0 0 0-6321 {}} {130 0 0 0-6320 {}} {130 0 0 0-6319 {}} {130 0 0 0-6318 {}} {130 0 0 0-6317 {}} {130 0 0 0-6315 {}} {130 0 0 0-6314 {}} {130 0 0 0-6313 {}} {130 0 0 0-6312 {}} {130 0 0 0-6311 {}} {130 0 0 0-6310 {}} {130 0 0 0-6309 {}} {130 0 0 0-6308 {}} {130 0 0 0-6307 {}} {130 0 0 0-6306 {}} {130 0 0 0-6305 {}} {130 0 0 0-6304 {}} {130 0 0 0-6303 {}} {130 0 0 0-6302 {}} {130 0 0 0-6301 {}} {130 0 0 0-6300 {}} {130 0 0 0-6299 {}} {130 0 0 0-6298 {}} {130 0 0 0-6297 {}} {130 0 0 0-6296 {}} {130 0 0 0-6295 {}} {130 0 0 0-6294 {}}} SUCCS {{129 0 0 0-6340 {}}} CYCLES {}}
set a(0-6340) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6130 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6340 {}} {129 0 0 0-6339 {}} {258 0 0 0-6337 {}} {256 0 0 0-6335 {}} {256 0 0 0-6318 {}} {256 0 0 0-6309 {}} {256 0 0 0-6300 {}} {256 0 0 0-6294 {}}} SUCCS {{774 0 0 0-6294 {}} {774 0 0 0-6300 {}} {774 0 0 0-6309 {}} {774 0 0 0-6318 {}} {774 0 0 0-6335 {}} {772 0 0 0-6340 {}}} CYCLES {}}
set a(0-6130) {CHI {0-6294 0-6295 0-6296 0-6297 0-6298 0-6299 0-6300 0-6301 0-6302 0-6303 0-6304 0-6305 0-6306 0-6307 0-6308 0-6309 0-6310 0-6311 0-6312 0-6313 0-6314 0-6315 0-6316 0-6317 0-6318 0-6319 0-6320 0-6321 0-6322 0-6323 0-6324 0-6325 0-6326 0-6327 0-6328 0-6329 0-6330 0-6331 0-6332 0-6333 0-6334 0-6335 0-6336 0-6337 0-6338 0-6339 0-6340} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-228 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-6293 {}} {258 0 0 0-6292 {}} {130 0 0 0-6291 {}} {258 0 0 0-6290 {}} {130 0 0 0-6289 {}} {130 0 0 0-6288 {}} {130 0 0 0-6287 {}} {130 0 0 0-6286 {}} {130 0 0 0-6285 {}} {130 0 0 0-6284 {}} {64 0 0 0-6283 {}} {64 0 0 0-6129 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6293 {}} {131 0 0 0-6341 {}} {130 0 0 0-6342 {}} {130 0 0 0-6343 {}} {130 0 0 0-6344 {}} {130 0 0 0-6345 {}} {130 0 0 0-6346 {}} {130 0 0 0-6347 {}} {130 0 0 0-6348 {}} {130 0 0 0-6349 {}} {130 0 0 0-6350 {}} {64 0 0 0-6131 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6341) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-229 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{131 0 0 0-6130 {}}} SUCCS {{259 0 0 0-6342 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6342) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-230 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-6341 {}} {130 0 0 0-6130 {}}} SUCCS {{259 0 0 0-6343 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6343) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-231 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-6342 {}} {130 0 0 0-6130 {}}} SUCCS {{258 0 0 0-6347 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6344) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-232 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{130 0 0 0-6130 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6345 {}} {130 0 0 0-6350 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6345) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#13 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-233 LOC {4 1.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{259 0 0 0-6344 {}} {130 0 0 0-6130 {}}} SUCCS {{259 0 0 0-6346 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6346) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-234 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-6345 {}} {130 0 0 0-6130 {}}} SUCCS {{259 0 0 0-6347 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6347) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 2 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.05 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-235 LOC {5 0.0 5 0.8687499999999999 5 0.8687499999999999 5 0.9999998749999999 5 0.9999998749999999} PREDS {{259 0 0 0-6346 {}} {258 0 0 0-6343 {}} {130 0 0 0-6130 {}}} SUCCS {{259 0 0 0-6348 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6348) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-236 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-6347 {}} {130 0 0 0-6130 {}}} SUCCS {{259 0 0 0-6349 {}} {130 0 0 0-6350 {}}} CYCLES {}}
set a(0-6349) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-237 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-6348 {}} {130 0 0 0-6130 {}}} SUCCS {{259 0 0 0-6350 {}}} CYCLES {}}
set a(0-6350) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-238 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-6349 {}} {130 0 0 0-6348 {}} {130 0 0 0-6347 {}} {130 0 0 0-6346 {}} {130 0 0 0-6345 {}} {130 0 0 0-6344 {}} {130 0 0 0-6343 {}} {130 0 0 0-6342 {}} {130 0 0 0-6341 {}} {130 0 0 0-6130 {}}} SUCCS {{128 0 0 0-6357 {}} {64 0 0 0-6131 {}}} CYCLES {}}
set a(0-6351) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-239 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6352 {}} {130 0 0 0-6131 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6352) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#3 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-240 LOC {0 1.0 4 0.0 4 0.0 4 0.1822962} PREDS {{259 0 0 0-6351 {}}} SUCCS {{259 0 0 0-6353 {}} {130 0 0 0-6131 {}}} CYCLES {}}
set a(0-6353) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-241 LOC {0 1.0 4 0.1822962 4 0.1822962 4 0.1822962} PREDS {{259 0 0 0-6352 {}}} SUCCS {{259 0 0 0-6354 {}} {130 0 0 0-6131 {}}} CYCLES {}}
set a(0-6354) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-242 LOC {1 0.18687499999999999 4 0.1822962 4 0.1822962 4 0.6562499605 4 0.6562499605} PREDS {{259 0 0 0-6353 {}} {258 0 0 0-6225 {}}} SUCCS {{259 0 2.250 0-6355 {}} {258 0 2.250 0-6356 {}} {130 0 0 0-6131 {}}} CYCLES {}}
set a(0-6355) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-243 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 2.250 0-6354 {}}} SUCCS {{258 0 0 0-6131 {}}} CYCLES {}}
set a(0-6356) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-244 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 2.250 0-6354 {}}} SUCCS {{258 0 0 0-6131 {}}} CYCLES {}}
set a(0-6357) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-245 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-6350 {}} {772 0 0 0-6131 {}}} SUCCS {{259 0 0 0-6131 {}}} CYCLES {}}
set a(0-6358) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-246 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6398 {}}} SUCCS {{259 0 0 0-6359 {}} {130 0 0 0-6397 {}} {256 0 0 0-6398 {}}} CYCLES {}}
set a(0-6359) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-247 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6358 {}}} SUCCS {{258 0 0 0-6363 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6360) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-248 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {} SUCCS {{259 0 0 0-6361 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6361) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#14 TYPE READSLICE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-249 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6360 {}}} SUCCS {{259 0 0 0-6362 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6362) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-250 LOC {0 1.0 1 0.429375 1 0.429375 1 0.429375} PREDS {{259 0 0 0-6361 {}}} SUCCS {{259 0 0 0-6363 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6363) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-251 LOC {1 0.0 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6362 {}} {258 0 0 0-6359 {}}} SUCCS {{259 0 3.000 0-6364 {}} {258 0 3.000 0-6379 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6364) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-252 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6363 {}} {774 0 3.000 0-6392 {}} {774 0 3.000 0-6379 {}}} SUCCS {{258 0 0 0-6374 {}} {256 0 0 0-6379 {}} {258 0 0 0-6381 {}} {256 0 0 0-6392 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6365) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-253 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6366 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6366) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#15 TYPE READSLICE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-254 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6365 {}}} SUCCS {{259 0 0 0-6367 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6367) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-255 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6366 {}}} SUCCS {{258 0 0 0-6369 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6368) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-256 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6369 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6369) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {1.07 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-257 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6368 {}} {258 0 0 0-6367 {}}} SUCCS {{258 0 0 0-6372 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6370) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-258 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6398 {}}} SUCCS {{259 0 0 0-6371 {}} {130 0 0 0-6397 {}} {256 0 0 0-6398 {}}} CYCLES {}}
set a(0-6371) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-259 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6370 {}}} SUCCS {{259 0 0 0-6372 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6372) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-260 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6371 {}} {258 0 0 0-6369 {}}} SUCCS {{259 0 3.000 0-6373 {}} {258 0 3.000 0-6392 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6373) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-261 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6372 {}} {774 0 3.000 0-6392 {}} {774 0 3.000 0-6379 {}}} SUCCS {{259 0 0 0-6374 {}} {256 0 0 0-6379 {}} {258 0 0 0-6380 {}} {256 0 0 0-6392 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6374) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-262 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6373 {}} {258 0 0 0-6364 {}}} SUCCS {{259 0 0 0-6375 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6375) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-263 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6374 {}} {128 0 0 0-6377 {}}} SUCCS {{258 0 0 0-6377 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6376) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-264 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6377 {}}} SUCCS {{259 0 0 0-6377 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6377) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-265 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6376 {}} {258 0 0 0-6375 {}}} SUCCS {{128 0 0 0-6375 {}} {128 0 0 0-6376 {}} {259 0 0 0-6378 {}}} CYCLES {}}
set a(0-6378) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-266 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6377 {}}} SUCCS {{259 0 3.000 0-6379 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6379) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-267 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6379 {}} {259 0 3.000 0-6378 {}} {256 0 0 0-6373 {}} {256 0 0 0-6364 {}} {258 0 3.000 0-6363 {}} {774 0 0 0-6392 {}}} SUCCS {{774 0 3.000 0-6364 {}} {774 0 3.000 0-6373 {}} {774 0 0 0-6379 {}} {258 0 0 0-6392 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6380) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-268 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6373 {}}} SUCCS {{259 0 0 0-6381 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6381) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-269 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6380 {}} {258 0 0 0-6364 {}}} SUCCS {{259 0 0 0-6382 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6382) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-270 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6381 {}} {128 0 0 0-6384 {}}} SUCCS {{258 0 0 0-6384 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6383) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-271 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6384 {}}} SUCCS {{259 0 0 0-6384 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6384) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-272 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6383 {}} {258 0 0 0-6382 {}}} SUCCS {{128 0 0 0-6382 {}} {128 0 0 0-6383 {}} {259 0 0 0-6385 {}}} CYCLES {}}
set a(0-6385) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-273 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6384 {}}} SUCCS {{259 0 0 0-6386 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6386) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-274 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6385 {}} {128 0 0 0-6390 {}}} SUCCS {{258 0 0 0-6390 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6387) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-275 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6390 {}}} SUCCS {{258 0 0 0-6390 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6388) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-276 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6390 {}}} SUCCS {{258 0 0 0-6390 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6389) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-277 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6390 {}}} SUCCS {{259 0 0 0-6390 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6390) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-278 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6389 {}} {258 0 0 0-6388 {}} {258 0 0 0-6387 {}} {258 0 0 0-6386 {}}} SUCCS {{128 0 0 0-6386 {}} {128 0 0 0-6387 {}} {128 0 0 0-6388 {}} {128 0 0 0-6389 {}} {259 0 0 0-6391 {}}} CYCLES {}}
set a(0-6391) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-279 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6390 {}}} SUCCS {{259 0 3.000 0-6392 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-280 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6392 {}} {259 0 3.000 0-6391 {}} {258 0 0 0-6379 {}} {256 0 0 0-6373 {}} {258 0 3.000 0-6372 {}} {256 0 0 0-6364 {}}} SUCCS {{774 0 3.000 0-6364 {}} {774 0 3.000 0-6373 {}} {774 0 0 0-6379 {}} {774 0 0 0-6392 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6393) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-281 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6398 {}}} SUCCS {{259 0 0 0-6394 {}} {130 0 0 0-6397 {}} {256 0 0 0-6398 {}}} CYCLES {}}
set a(0-6394) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-282 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6393 {}}} SUCCS {{259 0 0 0-6395 {}} {130 0 0 0-6397 {}}} CYCLES {}}
set a(0-6395) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-283 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6394 {}}} SUCCS {{259 0 0 0-6396 {}} {130 0 0 0-6397 {}} {258 0 0 0-6398 {}}} CYCLES {}}
set a(0-6396) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-284 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6395 {}}} SUCCS {{259 0 0 0-6397 {}}} CYCLES {}}
set a(0-6397) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6131 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-285 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6396 {}} {130 0 0 0-6395 {}} {130 0 0 0-6394 {}} {130 0 0 0-6393 {}} {130 0 0 0-6392 {}} {130 0 0 0-6391 {}} {130 0 0 0-6389 {}} {130 0 0 0-6388 {}} {130 0 0 0-6387 {}} {130 0 0 0-6386 {}} {130 0 0 0-6385 {}} {130 0 0 0-6383 {}} {130 0 0 0-6382 {}} {130 0 0 0-6381 {}} {130 0 0 0-6380 {}} {130 0 0 0-6379 {}} {130 0 0 0-6378 {}} {130 0 0 0-6376 {}} {130 0 0 0-6375 {}} {130 0 0 0-6374 {}} {130 0 0 0-6373 {}} {130 0 0 0-6372 {}} {130 0 0 0-6371 {}} {130 0 0 0-6370 {}} {130 0 0 0-6369 {}} {130 0 0 0-6368 {}} {130 0 0 0-6367 {}} {130 0 0 0-6366 {}} {130 0 0 0-6365 {}} {130 0 0 0-6364 {}} {130 0 0 0-6363 {}} {130 0 0 0-6362 {}} {130 0 0 0-6361 {}} {130 0 0 0-6360 {}} {130 0 0 0-6359 {}} {130 0 0 0-6358 {}}} SUCCS {{129 0 0 0-6398 {}}} CYCLES {}}
set a(0-6398) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6131 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6398 {}} {129 0 0 0-6397 {}} {258 0 0 0-6395 {}} {256 0 0 0-6393 {}} {256 0 0 0-6370 {}} {256 0 0 0-6358 {}}} SUCCS {{774 0 0 0-6358 {}} {774 0 0 0-6370 {}} {774 0 0 0-6393 {}} {772 0 0 0-6398 {}}} CYCLES {}}
set a(0-6131) {CHI {0-6358 0-6359 0-6360 0-6361 0-6362 0-6363 0-6364 0-6365 0-6366 0-6367 0-6368 0-6369 0-6370 0-6371 0-6372 0-6373 0-6374 0-6375 0-6376 0-6377 0-6378 0-6379 0-6380 0-6381 0-6382 0-6383 0-6384 0-6385 0-6386 0-6387 0-6388 0-6389 0-6390 0-6391 0-6392 0-6393 0-6394 0-6395 0-6396 0-6397 0-6398} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-286 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-6357 {}} {258 0 0 0-6356 {}} {258 0 0 0-6355 {}} {130 0 0 0-6354 {}} {130 0 0 0-6353 {}} {130 0 0 0-6352 {}} {130 0 0 0-6351 {}} {64 0 0 0-6350 {}} {64 0 0 0-6130 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6357 {}} {131 0 0 0-6399 {}} {130 0 0 0-6400 {}} {130 0 0 0-6401 {}} {130 0 0 0-6402 {}} {130 0 0 0-6403 {}} {130 0 0 0-6404 {}} {130 0 0 0-6405 {}} {130 0 0 0-6406 {}} {130 0 0 0-6407 {}} {130 0 0 0-6408 {}} {64 0 0 0-6132 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6399) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-287 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{131 0 0 0-6131 {}}} SUCCS {{259 0 0 0-6400 {}} {130 0 0 0-6408 {}}} CYCLES {}}
set a(0-6400) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-288 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-6399 {}} {130 0 0 0-6131 {}}} SUCCS {{259 0 0 0-6401 {}} {130 0 0 0-6408 {}}} CYCLES {}}
set a(0-6401) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-289 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-6400 {}} {130 0 0 0-6131 {}}} SUCCS {{258 0 0 0-6405 {}} {130 0 0 0-6408 {}}} CYCLES {}}
set a(0-6402) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-290 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8650000499999999} PREDS {{130 0 0 0-6131 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6403 {}} {130 0 0 0-6408 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6403) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#16 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-291 LOC {5 1.0 6 0.0 6 0.0 6 0.8650000499999999} PREDS {{259 0 0 0-6402 {}} {130 0 0 0-6131 {}}} SUCCS {{259 0 0 0-6404 {}} {130 0 0 0-6408 {}}} CYCLES {}}
set a(0-6404) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-292 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-6403 {}} {130 0 0 0-6131 {}}} SUCCS {{259 0 0 0-6405 {}} {130 0 0 0-6408 {}}} CYCLES {}}
set a(0-6405) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-293 LOC {6 0.0 6 0.8650000499999999 6 0.8650000499999999 6 0.9999999249999999 6 0.9999999249999999} PREDS {{259 0 0 0-6404 {}} {258 0 0 0-6401 {}} {130 0 0 0-6131 {}}} SUCCS {{259 0 0 0-6406 {}} {130 0 0 0-6408 {}}} CYCLES {}}
set a(0-6406) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-294 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-6405 {}} {130 0 0 0-6131 {}}} SUCCS {{259 0 0 0-6407 {}} {130 0 0 0-6408 {}}} CYCLES {}}
set a(0-6407) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-295 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-6406 {}} {130 0 0 0-6131 {}}} SUCCS {{259 0 0 0-6408 {}}} CYCLES {}}
set a(0-6408) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-296 LOC {6 0.13499995 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-6407 {}} {130 0 0 0-6406 {}} {130 0 0 0-6405 {}} {130 0 0 0-6404 {}} {130 0 0 0-6403 {}} {130 0 0 0-6402 {}} {130 0 0 0-6401 {}} {130 0 0 0-6400 {}} {130 0 0 0-6399 {}} {130 0 0 0-6131 {}}} SUCCS {{128 0 0 0-6418 {}} {64 0 0 0-6132 {}}} CYCLES {}}
set a(0-6409) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-297 LOC {1 0.118125 4 0.9312499999999999 4 0.9312499999999999 4 0.9999998749999999 5 0.182296075} PREDS {{258 0 0 0-6159 {}}} SUCCS {{258 0 0 0-6413 {}} {130 0 0 0-6132 {}} {258 0 0 0-6910 {}}} CYCLES {}}
set a(0-6410) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-298 LOC {0 1.0 5 0.0 5 0.0 5 0.0 5 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6411 {}} {130 0 0 0-6132 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6411) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#17 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-299 LOC {0 1.0 5 0.0 5 0.0 5 0.1822962} PREDS {{259 0 0 0-6410 {}}} SUCCS {{259 0 0 0-6412 {}} {130 0 0 0-6132 {}}} CYCLES {}}
set a(0-6412) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-300 LOC {0 1.0 5 0.1822962 5 0.1822962 5 0.1822962} PREDS {{259 0 0 0-6411 {}}} SUCCS {{259 0 0 0-6413 {}} {130 0 0 0-6132 {}}} CYCLES {}}
set a(0-6413) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-301 LOC {1 0.18687499999999999 5 0.1822962 5 0.1822962 5 0.6562499605 5 0.6562499605} PREDS {{259 0 0 0-6412 {}} {258 0 0 0-6409 {}}} SUCCS {{259 0 0 0-6414 {}} {258 0 0 0-6416 {}} {130 0 0 0-6132 {}}} CYCLES {}}
set a(0-6414) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#32 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-302 LOC {1 0.66082885 5 0.6562500499999999 5 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-6413 {}}} SUCCS {{259 0 2.250 0-6415 {}} {130 0 0 0-6132 {}}} CYCLES {}}
set a(0-6415) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-303 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-6414 {}}} SUCCS {{258 0 0 0-6132 {}}} CYCLES {}}
set a(0-6416) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-304 LOC {1 0.66082885 5 0.6562500499999999 5 0.6562500499999999 5 0.6562500499999999} PREDS {{258 0 0 0-6413 {}}} SUCCS {{259 0 2.250 0-6417 {}} {130 0 0 0-6132 {}}} CYCLES {}}
set a(0-6417) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-305 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 2.250 0-6416 {}}} SUCCS {{258 0 0 0-6132 {}}} CYCLES {}}
set a(0-6418) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-306 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-6408 {}} {772 0 0 0-6132 {}}} SUCCS {{259 0 0 0-6132 {}}} CYCLES {}}
set a(0-6419) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-307 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6465 {}}} SUCCS {{259 0 0 0-6420 {}} {130 0 0 0-6464 {}} {256 0 0 0-6465 {}}} CYCLES {}}
set a(0-6420) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#5)(11-2) TYPE READSLICE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-308 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6419 {}}} SUCCS {{258 0 0 0-6424 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6421) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-6422 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6422) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#18 TYPE READSLICE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-310 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6421 {}}} SUCCS {{259 0 0 0-6423 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6423) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-311 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-6422 {}}} SUCCS {{259 0 0 0-6424 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6424) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.03 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-312 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6423 {}} {258 0 0 0-6420 {}}} SUCCS {{258 0 0 0-6427 {}} {258 0 0 0-6445 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6425) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-313 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6465 {}}} SUCCS {{259 0 0 0-6426 {}} {130 0 0 0-6464 {}} {256 0 0 0-6465 {}}} CYCLES {}}
set a(0-6426) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#5)(1-0)#1 TYPE READSLICE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-314 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6425 {}}} SUCCS {{259 0 0 0-6427 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6427) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-315 LOC {1 0.129375 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6426 {}} {258 0 0 0-6424 {}}} SUCCS {{259 0 3.000 0-6428 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6428) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-316 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6427 {}} {774 0 3.000 0-6459 {}} {774 0 3.000 0-6446 {}}} SUCCS {{258 0 0 0-6438 {}} {256 0 0 0-6446 {}} {258 0 0 0-6448 {}} {256 0 0 0-6459 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6429) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-317 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6430 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6430) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#19 TYPE READSLICE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-318 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6429 {}}} SUCCS {{259 0 0 0-6431 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6431) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-319 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6430 {}}} SUCCS {{258 0 0 0-6433 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6432) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-320 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6433 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6433) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.07 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-321 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6432 {}} {258 0 0 0-6431 {}}} SUCCS {{258 0 0 0-6436 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6434) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-322 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6465 {}}} SUCCS {{259 0 0 0-6435 {}} {130 0 0 0-6464 {}} {256 0 0 0-6465 {}}} CYCLES {}}
set a(0-6435) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-323 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6434 {}}} SUCCS {{259 0 0 0-6436 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6436) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-324 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6435 {}} {258 0 0 0-6433 {}}} SUCCS {{259 0 3.000 0-6437 {}} {258 0 3.000 0-6459 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6437) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-325 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6436 {}} {774 0 3.000 0-6459 {}} {774 0 3.000 0-6446 {}}} SUCCS {{259 0 0 0-6438 {}} {256 0 0 0-6446 {}} {258 0 0 0-6447 {}} {256 0 0 0-6459 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6438) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-326 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6437 {}} {258 0 0 0-6428 {}}} SUCCS {{259 0 0 0-6439 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6439) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-327 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6438 {}} {128 0 0 0-6441 {}}} SUCCS {{258 0 0 0-6441 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6440) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-328 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6441 {}}} SUCCS {{259 0 0 0-6441 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6441) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-329 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6440 {}} {258 0 0 0-6439 {}}} SUCCS {{128 0 0 0-6439 {}} {128 0 0 0-6440 {}} {259 0 0 0-6442 {}}} CYCLES {}}
set a(0-6442) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-330 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6441 {}}} SUCCS {{258 0 3.000 0-6446 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6443) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-331 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6465 {}}} SUCCS {{259 0 0 0-6444 {}} {130 0 0 0-6464 {}} {256 0 0 0-6465 {}}} CYCLES {}}
set a(0-6444) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#5)(1-0) TYPE READSLICE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-332 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6443 {}}} SUCCS {{259 0 0 0-6445 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6445) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-333 LOC {1 0.129375 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6444 {}} {258 0 0 0-6424 {}}} SUCCS {{259 0 3.000 0-6446 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6446) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-334 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6446 {}} {259 0 3.000 0-6445 {}} {258 0 3.000 0-6442 {}} {256 0 0 0-6437 {}} {256 0 0 0-6428 {}} {774 0 0 0-6459 {}}} SUCCS {{774 0 3.000 0-6428 {}} {774 0 3.000 0-6437 {}} {774 0 0 0-6446 {}} {258 0 0 0-6459 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6447) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-335 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6437 {}}} SUCCS {{259 0 0 0-6448 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6448) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-336 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6447 {}} {258 0 0 0-6428 {}}} SUCCS {{259 0 0 0-6449 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6449) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-337 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6448 {}} {128 0 0 0-6451 {}}} SUCCS {{258 0 0 0-6451 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6450) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-338 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6451 {}}} SUCCS {{259 0 0 0-6451 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6451) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-339 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6450 {}} {258 0 0 0-6449 {}}} SUCCS {{128 0 0 0-6449 {}} {128 0 0 0-6450 {}} {259 0 0 0-6452 {}}} CYCLES {}}
set a(0-6452) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-340 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6451 {}}} SUCCS {{259 0 0 0-6453 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6453) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-341 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6452 {}} {128 0 0 0-6457 {}}} SUCCS {{258 0 0 0-6457 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6454) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-342 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6457 {}}} SUCCS {{258 0 0 0-6457 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6455) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-343 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6457 {}}} SUCCS {{258 0 0 0-6457 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6456) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-344 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6457 {}}} SUCCS {{259 0 0 0-6457 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6457) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-345 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6456 {}} {258 0 0 0-6455 {}} {258 0 0 0-6454 {}} {258 0 0 0-6453 {}}} SUCCS {{128 0 0 0-6453 {}} {128 0 0 0-6454 {}} {128 0 0 0-6455 {}} {128 0 0 0-6456 {}} {259 0 0 0-6458 {}}} CYCLES {}}
set a(0-6458) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-346 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6457 {}}} SUCCS {{259 0 3.000 0-6459 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6459) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-347 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6459 {}} {259 0 3.000 0-6458 {}} {258 0 0 0-6446 {}} {256 0 0 0-6437 {}} {258 0 3.000 0-6436 {}} {256 0 0 0-6428 {}}} SUCCS {{774 0 3.000 0-6428 {}} {774 0 3.000 0-6437 {}} {774 0 0 0-6446 {}} {774 0 0 0-6459 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6460) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-348 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6465 {}}} SUCCS {{259 0 0 0-6461 {}} {130 0 0 0-6464 {}} {256 0 0 0-6465 {}}} CYCLES {}}
set a(0-6461) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-349 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6460 {}}} SUCCS {{259 0 0 0-6462 {}} {130 0 0 0-6464 {}}} CYCLES {}}
set a(0-6462) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-350 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6461 {}}} SUCCS {{259 0 0 0-6463 {}} {130 0 0 0-6464 {}} {258 0 0 0-6465 {}}} CYCLES {}}
set a(0-6463) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-351 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6462 {}}} SUCCS {{259 0 0 0-6464 {}}} CYCLES {}}
set a(0-6464) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6132 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-352 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6463 {}} {130 0 0 0-6462 {}} {130 0 0 0-6461 {}} {130 0 0 0-6460 {}} {130 0 0 0-6459 {}} {130 0 0 0-6458 {}} {130 0 0 0-6456 {}} {130 0 0 0-6455 {}} {130 0 0 0-6454 {}} {130 0 0 0-6453 {}} {130 0 0 0-6452 {}} {130 0 0 0-6450 {}} {130 0 0 0-6449 {}} {130 0 0 0-6448 {}} {130 0 0 0-6447 {}} {130 0 0 0-6446 {}} {130 0 0 0-6445 {}} {130 0 0 0-6444 {}} {130 0 0 0-6443 {}} {130 0 0 0-6442 {}} {130 0 0 0-6440 {}} {130 0 0 0-6439 {}} {130 0 0 0-6438 {}} {130 0 0 0-6437 {}} {130 0 0 0-6436 {}} {130 0 0 0-6435 {}} {130 0 0 0-6434 {}} {130 0 0 0-6433 {}} {130 0 0 0-6432 {}} {130 0 0 0-6431 {}} {130 0 0 0-6430 {}} {130 0 0 0-6429 {}} {130 0 0 0-6428 {}} {130 0 0 0-6427 {}} {130 0 0 0-6426 {}} {130 0 0 0-6425 {}} {130 0 0 0-6424 {}} {130 0 0 0-6423 {}} {130 0 0 0-6422 {}} {130 0 0 0-6421 {}} {130 0 0 0-6420 {}} {130 0 0 0-6419 {}}} SUCCS {{129 0 0 0-6465 {}}} CYCLES {}}
set a(0-6465) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6132 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6465 {}} {129 0 0 0-6464 {}} {258 0 0 0-6462 {}} {256 0 0 0-6460 {}} {256 0 0 0-6443 {}} {256 0 0 0-6434 {}} {256 0 0 0-6425 {}} {256 0 0 0-6419 {}}} SUCCS {{774 0 0 0-6419 {}} {774 0 0 0-6425 {}} {774 0 0 0-6434 {}} {774 0 0 0-6443 {}} {774 0 0 0-6460 {}} {772 0 0 0-6465 {}}} CYCLES {}}
set a(0-6132) {CHI {0-6419 0-6420 0-6421 0-6422 0-6423 0-6424 0-6425 0-6426 0-6427 0-6428 0-6429 0-6430 0-6431 0-6432 0-6433 0-6434 0-6435 0-6436 0-6437 0-6438 0-6439 0-6440 0-6441 0-6442 0-6443 0-6444 0-6445 0-6446 0-6447 0-6448 0-6449 0-6450 0-6451 0-6452 0-6453 0-6454 0-6455 0-6456 0-6457 0-6458 0-6459 0-6460 0-6461 0-6462 0-6463 0-6464 0-6465} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-353 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-6418 {}} {258 0 0 0-6417 {}} {130 0 0 0-6416 {}} {258 0 0 0-6415 {}} {130 0 0 0-6414 {}} {130 0 0 0-6413 {}} {130 0 0 0-6412 {}} {130 0 0 0-6411 {}} {130 0 0 0-6410 {}} {130 0 0 0-6409 {}} {64 0 0 0-6408 {}} {64 0 0 0-6131 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6418 {}} {131 0 0 0-6466 {}} {130 0 0 0-6467 {}} {130 0 0 0-6468 {}} {130 0 0 0-6469 {}} {130 0 0 0-6470 {}} {130 0 0 0-6471 {}} {130 0 0 0-6472 {}} {130 0 0 0-6473 {}} {130 0 0 0-6474 {}} {130 0 0 0-6475 {}} {64 0 0 0-6133 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6466) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-354 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{131 0 0 0-6132 {}}} SUCCS {{259 0 0 0-6467 {}} {130 0 0 0-6475 {}}} CYCLES {}}
set a(0-6467) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-355 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-6466 {}} {130 0 0 0-6132 {}}} SUCCS {{259 0 0 0-6468 {}} {130 0 0 0-6475 {}}} CYCLES {}}
set a(0-6468) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-356 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-6467 {}} {130 0 0 0-6132 {}}} SUCCS {{258 0 0 0-6472 {}} {130 0 0 0-6475 {}}} CYCLES {}}
set a(0-6469) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-357 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8650000499999999} PREDS {{130 0 0 0-6132 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6470 {}} {130 0 0 0-6475 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6470) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#20 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-358 LOC {6 1.0 7 0.0 7 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6469 {}} {130 0 0 0-6132 {}}} SUCCS {{259 0 0 0-6471 {}} {130 0 0 0-6475 {}}} CYCLES {}}
set a(0-6471) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-359 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-6470 {}} {130 0 0 0-6132 {}}} SUCCS {{259 0 0 0-6472 {}} {130 0 0 0-6475 {}}} CYCLES {}}
set a(0-6472) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-360 LOC {7 0.0 7 0.8650000499999999 7 0.8650000499999999 7 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6471 {}} {258 0 0 0-6468 {}} {130 0 0 0-6132 {}}} SUCCS {{259 0 0 0-6473 {}} {130 0 0 0-6475 {}}} CYCLES {}}
set a(0-6473) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-361 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6472 {}} {130 0 0 0-6132 {}}} SUCCS {{259 0 0 0-6474 {}} {130 0 0 0-6475 {}}} CYCLES {}}
set a(0-6474) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-362 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6473 {}} {130 0 0 0-6132 {}}} SUCCS {{259 0 0 0-6475 {}}} CYCLES {}}
set a(0-6475) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-363 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6474 {}} {130 0 0 0-6473 {}} {130 0 0 0-6472 {}} {130 0 0 0-6471 {}} {130 0 0 0-6470 {}} {130 0 0 0-6469 {}} {130 0 0 0-6468 {}} {130 0 0 0-6467 {}} {130 0 0 0-6466 {}} {130 0 0 0-6132 {}}} SUCCS {{128 0 0 0-6482 {}} {64 0 0 0-6133 {}}} CYCLES {}}
set a(0-6476) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-364 LOC {0 1.0 6 0.0 6 0.0 6 0.0 6 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6477 {}} {130 0 0 0-6133 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6477) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#21 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-365 LOC {0 1.0 6 0.0 6 0.0 6 0.1822962} PREDS {{259 0 0 0-6476 {}}} SUCCS {{259 0 0 0-6478 {}} {130 0 0 0-6133 {}}} CYCLES {}}
set a(0-6478) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-366 LOC {0 1.0 6 0.1822962 6 0.1822962 6 0.1822962} PREDS {{259 0 0 0-6477 {}}} SUCCS {{259 0 0 0-6479 {}} {130 0 0 0-6133 {}}} CYCLES {}}
set a(0-6479) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-367 LOC {1 0.18687499999999999 6 0.1822962 6 0.1822962 6 0.6562499605 6 0.6562499605} PREDS {{259 0 0 0-6478 {}} {258 0 0 0-6225 {}}} SUCCS {{259 0 2.250 0-6480 {}} {258 0 2.250 0-6481 {}} {130 0 0 0-6133 {}}} CYCLES {}}
set a(0-6480) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-368 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 2.250 0-6479 {}}} SUCCS {{258 0 0 0-6133 {}}} CYCLES {}}
set a(0-6481) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-369 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{258 0 2.250 0-6479 {}}} SUCCS {{258 0 0 0-6133 {}}} CYCLES {}}
set a(0-6482) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-370 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-6475 {}} {772 0 0 0-6133 {}}} SUCCS {{259 0 0 0-6133 {}}} CYCLES {}}
set a(0-6483) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-371 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6523 {}}} SUCCS {{259 0 0 0-6484 {}} {130 0 0 0-6522 {}} {256 0 0 0-6523 {}}} CYCLES {}}
set a(0-6484) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-372 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6483 {}}} SUCCS {{258 0 0 0-6488 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6485) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-373 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {} SUCCS {{259 0 0 0-6486 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6486) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#22 TYPE READSLICE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-374 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6485 {}}} SUCCS {{259 0 0 0-6487 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6487) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-375 LOC {0 1.0 1 0.429375 1 0.429375 1 0.429375} PREDS {{259 0 0 0-6486 {}}} SUCCS {{259 0 0 0-6488 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6488) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-376 LOC {1 0.0 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6487 {}} {258 0 0 0-6484 {}}} SUCCS {{259 0 3.000 0-6489 {}} {258 0 3.000 0-6504 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6489) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-377 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6488 {}} {774 0 3.000 0-6517 {}} {774 0 3.000 0-6504 {}}} SUCCS {{258 0 0 0-6499 {}} {256 0 0 0-6504 {}} {258 0 0 0-6506 {}} {256 0 0 0-6517 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6490) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-378 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6491 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6491) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#23 TYPE READSLICE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-379 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6490 {}}} SUCCS {{259 0 0 0-6492 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6492) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-380 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6491 {}}} SUCCS {{258 0 0 0-6494 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6493) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-381 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6494 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6494) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.07 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-382 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6493 {}} {258 0 0 0-6492 {}}} SUCCS {{258 0 0 0-6497 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6495) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-383 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6523 {}}} SUCCS {{259 0 0 0-6496 {}} {130 0 0 0-6522 {}} {256 0 0 0-6523 {}}} CYCLES {}}
set a(0-6496) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-384 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6495 {}}} SUCCS {{259 0 0 0-6497 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6497) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-385 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6496 {}} {258 0 0 0-6494 {}}} SUCCS {{259 0 3.000 0-6498 {}} {258 0 3.000 0-6517 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6498) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-386 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6497 {}} {774 0 3.000 0-6517 {}} {774 0 3.000 0-6504 {}}} SUCCS {{259 0 0 0-6499 {}} {256 0 0 0-6504 {}} {258 0 0 0-6505 {}} {256 0 0 0-6517 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6499) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-387 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6498 {}} {258 0 0 0-6489 {}}} SUCCS {{259 0 0 0-6500 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6500) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-388 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6499 {}} {128 0 0 0-6502 {}}} SUCCS {{258 0 0 0-6502 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6501) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-389 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6502 {}}} SUCCS {{259 0 0 0-6502 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6502) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-390 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6501 {}} {258 0 0 0-6500 {}}} SUCCS {{128 0 0 0-6500 {}} {128 0 0 0-6501 {}} {259 0 0 0-6503 {}}} CYCLES {}}
set a(0-6503) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-391 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6502 {}}} SUCCS {{259 0 3.000 0-6504 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6504) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-392 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6504 {}} {259 0 3.000 0-6503 {}} {256 0 0 0-6498 {}} {256 0 0 0-6489 {}} {258 0 3.000 0-6488 {}} {774 0 0 0-6517 {}}} SUCCS {{774 0 3.000 0-6489 {}} {774 0 3.000 0-6498 {}} {774 0 0 0-6504 {}} {258 0 0 0-6517 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6505) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-393 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6498 {}}} SUCCS {{259 0 0 0-6506 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6506) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-394 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6505 {}} {258 0 0 0-6489 {}}} SUCCS {{259 0 0 0-6507 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6507) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-395 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6506 {}} {128 0 0 0-6509 {}}} SUCCS {{258 0 0 0-6509 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6508) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-396 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6509 {}}} SUCCS {{259 0 0 0-6509 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6509) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-397 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6508 {}} {258 0 0 0-6507 {}}} SUCCS {{128 0 0 0-6507 {}} {128 0 0 0-6508 {}} {259 0 0 0-6510 {}}} CYCLES {}}
set a(0-6510) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-398 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6509 {}}} SUCCS {{259 0 0 0-6511 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6511) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-399 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6510 {}} {128 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6515 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6512) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-400 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6515 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6513) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-401 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6515 {}}} SUCCS {{258 0 0 0-6515 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6514) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-402 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6515 {}}} SUCCS {{259 0 0 0-6515 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6515) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-403 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6514 {}} {258 0 0 0-6513 {}} {258 0 0 0-6512 {}} {258 0 0 0-6511 {}}} SUCCS {{128 0 0 0-6511 {}} {128 0 0 0-6512 {}} {128 0 0 0-6513 {}} {128 0 0 0-6514 {}} {259 0 0 0-6516 {}}} CYCLES {}}
set a(0-6516) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-404 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6515 {}}} SUCCS {{259 0 3.000 0-6517 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6517) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-405 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6517 {}} {259 0 3.000 0-6516 {}} {258 0 0 0-6504 {}} {256 0 0 0-6498 {}} {258 0 3.000 0-6497 {}} {256 0 0 0-6489 {}}} SUCCS {{774 0 3.000 0-6489 {}} {774 0 3.000 0-6498 {}} {774 0 0 0-6504 {}} {774 0 0 0-6517 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6518) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-406 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6523 {}}} SUCCS {{259 0 0 0-6519 {}} {130 0 0 0-6522 {}} {256 0 0 0-6523 {}}} CYCLES {}}
set a(0-6519) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-407 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6518 {}}} SUCCS {{259 0 0 0-6520 {}} {130 0 0 0-6522 {}}} CYCLES {}}
set a(0-6520) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-408 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6519 {}}} SUCCS {{259 0 0 0-6521 {}} {130 0 0 0-6522 {}} {258 0 0 0-6523 {}}} CYCLES {}}
set a(0-6521) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-409 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6520 {}}} SUCCS {{259 0 0 0-6522 {}}} CYCLES {}}
set a(0-6522) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6133 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-410 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6521 {}} {130 0 0 0-6520 {}} {130 0 0 0-6519 {}} {130 0 0 0-6518 {}} {130 0 0 0-6517 {}} {130 0 0 0-6516 {}} {130 0 0 0-6514 {}} {130 0 0 0-6513 {}} {130 0 0 0-6512 {}} {130 0 0 0-6511 {}} {130 0 0 0-6510 {}} {130 0 0 0-6508 {}} {130 0 0 0-6507 {}} {130 0 0 0-6506 {}} {130 0 0 0-6505 {}} {130 0 0 0-6504 {}} {130 0 0 0-6503 {}} {130 0 0 0-6501 {}} {130 0 0 0-6500 {}} {130 0 0 0-6499 {}} {130 0 0 0-6498 {}} {130 0 0 0-6497 {}} {130 0 0 0-6496 {}} {130 0 0 0-6495 {}} {130 0 0 0-6494 {}} {130 0 0 0-6493 {}} {130 0 0 0-6492 {}} {130 0 0 0-6491 {}} {130 0 0 0-6490 {}} {130 0 0 0-6489 {}} {130 0 0 0-6488 {}} {130 0 0 0-6487 {}} {130 0 0 0-6486 {}} {130 0 0 0-6485 {}} {130 0 0 0-6484 {}} {130 0 0 0-6483 {}}} SUCCS {{129 0 0 0-6523 {}}} CYCLES {}}
set a(0-6523) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6133 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6523 {}} {129 0 0 0-6522 {}} {258 0 0 0-6520 {}} {256 0 0 0-6518 {}} {256 0 0 0-6495 {}} {256 0 0 0-6483 {}}} SUCCS {{774 0 0 0-6483 {}} {774 0 0 0-6495 {}} {774 0 0 0-6518 {}} {772 0 0 0-6523 {}}} CYCLES {}}
set a(0-6133) {CHI {0-6483 0-6484 0-6485 0-6486 0-6487 0-6488 0-6489 0-6490 0-6491 0-6492 0-6493 0-6494 0-6495 0-6496 0-6497 0-6498 0-6499 0-6500 0-6501 0-6502 0-6503 0-6504 0-6505 0-6506 0-6507 0-6508 0-6509 0-6510 0-6511 0-6512 0-6513 0-6514 0-6515 0-6516 0-6517 0-6518 0-6519 0-6520 0-6521 0-6522 0-6523} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-411 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6482 {}} {258 0 0 0-6481 {}} {258 0 0 0-6480 {}} {130 0 0 0-6479 {}} {130 0 0 0-6478 {}} {130 0 0 0-6477 {}} {130 0 0 0-6476 {}} {64 0 0 0-6475 {}} {64 0 0 0-6132 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6482 {}} {131 0 0 0-6524 {}} {130 0 0 0-6525 {}} {130 0 0 0-6526 {}} {130 0 0 0-6527 {}} {130 0 0 0-6528 {}} {130 0 0 0-6529 {}} {130 0 0 0-6530 {}} {130 0 0 0-6531 {}} {130 0 0 0-6532 {}} {130 0 0 0-6533 {}} {64 0 0 0-6134 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6524) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-412 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{131 0 0 0-6133 {}}} SUCCS {{259 0 0 0-6525 {}} {130 0 0 0-6533 {}}} CYCLES {}}
set a(0-6525) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-413 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-6524 {}} {130 0 0 0-6133 {}}} SUCCS {{259 0 0 0-6526 {}} {130 0 0 0-6533 {}}} CYCLES {}}
set a(0-6526) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-414 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-6525 {}} {130 0 0 0-6133 {}}} SUCCS {{258 0 0 0-6530 {}} {130 0 0 0-6533 {}}} CYCLES {}}
set a(0-6527) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-415 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8650000499999999} PREDS {{130 0 0 0-6133 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6528 {}} {130 0 0 0-6533 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6528) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#25 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-416 LOC {7 1.0 8 0.0 8 0.0 8 0.8650000499999999} PREDS {{259 0 0 0-6527 {}} {130 0 0 0-6133 {}}} SUCCS {{259 0 0 0-6529 {}} {130 0 0 0-6533 {}}} CYCLES {}}
set a(0-6529) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-417 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-6528 {}} {130 0 0 0-6133 {}}} SUCCS {{259 0 0 0-6530 {}} {130 0 0 0-6533 {}}} CYCLES {}}
set a(0-6530) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-418 LOC {8 0.0 8 0.8650000499999999 8 0.8650000499999999 8 0.9999999249999999 8 0.9999999249999999} PREDS {{259 0 0 0-6529 {}} {258 0 0 0-6526 {}} {130 0 0 0-6133 {}}} SUCCS {{259 0 0 0-6531 {}} {130 0 0 0-6533 {}}} CYCLES {}}
set a(0-6531) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-419 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-6530 {}} {130 0 0 0-6133 {}}} SUCCS {{259 0 0 0-6532 {}} {130 0 0 0-6533 {}}} CYCLES {}}
set a(0-6532) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-420 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-6531 {}} {130 0 0 0-6133 {}}} SUCCS {{259 0 0 0-6533 {}}} CYCLES {}}
set a(0-6533) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-421 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-6532 {}} {130 0 0 0-6531 {}} {130 0 0 0-6530 {}} {130 0 0 0-6529 {}} {130 0 0 0-6528 {}} {130 0 0 0-6527 {}} {130 0 0 0-6526 {}} {130 0 0 0-6525 {}} {130 0 0 0-6524 {}} {130 0 0 0-6133 {}}} SUCCS {{128 0 0 0-6542 {}} {64 0 0 0-6134 {}}} CYCLES {}}
set a(0-6534) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-422 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6535 {}} {130 0 0 0-6134 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6535) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#12 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-423 LOC {0 1.0 7 0.0 7 0.0 7 0.1822962} PREDS {{259 0 0 0-6534 {}}} SUCCS {{259 0 0 0-6536 {}} {130 0 0 0-6134 {}}} CYCLES {}}
set a(0-6536) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-424 LOC {0 1.0 7 0.1822962 7 0.1822962 7 0.1822962} PREDS {{259 0 0 0-6535 {}}} SUCCS {{259 0 0 0-6537 {}} {130 0 0 0-6134 {}}} CYCLES {}}
set a(0-6537) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-425 LOC {1 0.18687499999999999 7 0.1822962 7 0.1822962 7 0.6562499605 7 0.6562499605} PREDS {{259 0 0 0-6536 {}} {258 0 0 0-6284 {}}} SUCCS {{259 0 0 0-6538 {}} {258 0 0 0-6540 {}} {130 0 0 0-6134 {}}} CYCLES {}}
set a(0-6538) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#33 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-426 LOC {1 0.66082885 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{259 0 0 0-6537 {}}} SUCCS {{259 0 2.250 0-6539 {}} {130 0 0 0-6134 {}}} CYCLES {}}
set a(0-6539) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-427 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-6538 {}}} SUCCS {{258 0 0 0-6134 {}}} CYCLES {}}
set a(0-6540) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-428 LOC {1 0.66082885 7 0.6562500499999999 7 0.6562500499999999 7 0.6562500499999999} PREDS {{258 0 0 0-6537 {}}} SUCCS {{259 0 2.250 0-6541 {}} {130 0 0 0-6134 {}}} CYCLES {}}
set a(0-6541) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-429 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 2.250 0-6540 {}}} SUCCS {{258 0 0 0-6134 {}}} CYCLES {}}
set a(0-6542) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-430 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-6533 {}} {772 0 0 0-6134 {}}} SUCCS {{259 0 0 0-6134 {}}} CYCLES {}}
set a(0-6543) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-431 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{774 0 0 0-6589 {}}} SUCCS {{259 0 0 0-6544 {}} {130 0 0 0-6588 {}} {256 0 0 0-6589 {}}} CYCLES {}}
set a(0-6544) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#7)(11-1) TYPE READSLICE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-432 LOC {0 1.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{259 0 0 0-6543 {}}} SUCCS {{258 0 0 0-6548 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6545) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {} SUCCS {{259 0 0 0-6546 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6546) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#26 TYPE READSLICE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-434 LOC {0 1.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{259 0 0 0-6545 {}}} SUCCS {{259 0 0 0-6547 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6547) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-435 LOC {0 1.0 1 0.43124999999999997 1 0.43124999999999997 1 0.43124999999999997} PREDS {{259 0 0 0-6546 {}}} SUCCS {{259 0 0 0-6548 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6548) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 2 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.05 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-436 LOC {1 0.0 1 0.43124999999999997 1 0.43124999999999997 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6547 {}} {258 0 0 0-6544 {}}} SUCCS {{258 0 0 0-6551 {}} {258 0 0 0-6569 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6549) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-437 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6589 {}}} SUCCS {{259 0 0 0-6550 {}} {130 0 0 0-6588 {}} {256 0 0 0-6589 {}}} CYCLES {}}
set a(0-6550) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#7)(0)#1 TYPE READSLICE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-438 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6549 {}}} SUCCS {{259 0 0 0-6551 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6551) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-439 LOC {1 0.13125 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6550 {}} {258 0 0 0-6548 {}}} SUCCS {{259 0 3.000 0-6552 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6552) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-440 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6551 {}} {774 0 3.000 0-6583 {}} {774 0 3.000 0-6570 {}}} SUCCS {{258 0 0 0-6562 {}} {256 0 0 0-6570 {}} {258 0 0 0-6572 {}} {256 0 0 0-6583 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6553) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-441 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6554 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6554) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#27 TYPE READSLICE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-442 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6553 {}}} SUCCS {{259 0 0 0-6555 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6555) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-443 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6554 {}}} SUCCS {{258 0 0 0-6557 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6556) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-444 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6557 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6557) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.07 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-445 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6556 {}} {258 0 0 0-6555 {}}} SUCCS {{258 0 0 0-6560 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6558) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-446 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6589 {}}} SUCCS {{259 0 0 0-6559 {}} {130 0 0 0-6588 {}} {256 0 0 0-6589 {}}} CYCLES {}}
set a(0-6559) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-447 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6558 {}}} SUCCS {{259 0 0 0-6560 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6560) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-448 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6559 {}} {258 0 0 0-6557 {}}} SUCCS {{259 0 3.000 0-6561 {}} {258 0 3.000 0-6583 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6561) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-449 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6560 {}} {774 0 3.000 0-6583 {}} {774 0 3.000 0-6570 {}}} SUCCS {{259 0 0 0-6562 {}} {256 0 0 0-6570 {}} {258 0 0 0-6571 {}} {256 0 0 0-6583 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6562) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-450 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6561 {}} {258 0 0 0-6552 {}}} SUCCS {{259 0 0 0-6563 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6563) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-451 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6562 {}} {128 0 0 0-6565 {}}} SUCCS {{258 0 0 0-6565 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6564) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-452 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6565 {}}} SUCCS {{259 0 0 0-6565 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6565) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-453 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6564 {}} {258 0 0 0-6563 {}}} SUCCS {{128 0 0 0-6563 {}} {128 0 0 0-6564 {}} {259 0 0 0-6566 {}}} CYCLES {}}
set a(0-6566) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-454 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6565 {}}} SUCCS {{258 0 3.000 0-6570 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6567) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-455 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6589 {}}} SUCCS {{259 0 0 0-6568 {}} {130 0 0 0-6588 {}} {256 0 0 0-6589 {}}} CYCLES {}}
set a(0-6568) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#7)(0) TYPE READSLICE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-456 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6567 {}}} SUCCS {{259 0 0 0-6569 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6569) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-457 LOC {1 0.13125 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6568 {}} {258 0 0 0-6548 {}}} SUCCS {{259 0 3.000 0-6570 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6570) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-458 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6570 {}} {259 0 3.000 0-6569 {}} {258 0 3.000 0-6566 {}} {256 0 0 0-6561 {}} {256 0 0 0-6552 {}} {774 0 0 0-6583 {}}} SUCCS {{774 0 3.000 0-6552 {}} {774 0 3.000 0-6561 {}} {774 0 0 0-6570 {}} {258 0 0 0-6583 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6571) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-459 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6561 {}}} SUCCS {{259 0 0 0-6572 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6572) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-460 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6571 {}} {258 0 0 0-6552 {}}} SUCCS {{259 0 0 0-6573 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6573) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-461 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6572 {}} {128 0 0 0-6575 {}}} SUCCS {{258 0 0 0-6575 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6574) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-462 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6575 {}}} SUCCS {{259 0 0 0-6575 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6575) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-463 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6574 {}} {258 0 0 0-6573 {}}} SUCCS {{128 0 0 0-6573 {}} {128 0 0 0-6574 {}} {259 0 0 0-6576 {}}} CYCLES {}}
set a(0-6576) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-464 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6575 {}}} SUCCS {{259 0 0 0-6577 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6577) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-465 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6576 {}} {128 0 0 0-6581 {}}} SUCCS {{258 0 0 0-6581 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6578) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-466 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6581 {}}} SUCCS {{258 0 0 0-6581 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6579) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-467 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6581 {}}} SUCCS {{258 0 0 0-6581 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6580) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-468 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6581 {}}} SUCCS {{259 0 0 0-6581 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6581) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-469 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6580 {}} {258 0 0 0-6579 {}} {258 0 0 0-6578 {}} {258 0 0 0-6577 {}}} SUCCS {{128 0 0 0-6577 {}} {128 0 0 0-6578 {}} {128 0 0 0-6579 {}} {128 0 0 0-6580 {}} {259 0 0 0-6582 {}}} CYCLES {}}
set a(0-6582) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-470 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6581 {}}} SUCCS {{259 0 3.000 0-6583 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6583) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-471 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6583 {}} {259 0 3.000 0-6582 {}} {258 0 0 0-6570 {}} {256 0 0 0-6561 {}} {258 0 3.000 0-6560 {}} {256 0 0 0-6552 {}}} SUCCS {{774 0 3.000 0-6552 {}} {774 0 3.000 0-6561 {}} {774 0 0 0-6570 {}} {774 0 0 0-6583 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6584) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-472 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6589 {}}} SUCCS {{259 0 0 0-6585 {}} {130 0 0 0-6588 {}} {256 0 0 0-6589 {}}} CYCLES {}}
set a(0-6585) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-473 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6584 {}}} SUCCS {{259 0 0 0-6586 {}} {130 0 0 0-6588 {}}} CYCLES {}}
set a(0-6586) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-474 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6585 {}}} SUCCS {{259 0 0 0-6587 {}} {130 0 0 0-6588 {}} {258 0 0 0-6589 {}}} CYCLES {}}
set a(0-6587) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-475 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6586 {}}} SUCCS {{259 0 0 0-6588 {}}} CYCLES {}}
set a(0-6588) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6134 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-476 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6587 {}} {130 0 0 0-6586 {}} {130 0 0 0-6585 {}} {130 0 0 0-6584 {}} {130 0 0 0-6583 {}} {130 0 0 0-6582 {}} {130 0 0 0-6580 {}} {130 0 0 0-6579 {}} {130 0 0 0-6578 {}} {130 0 0 0-6577 {}} {130 0 0 0-6576 {}} {130 0 0 0-6574 {}} {130 0 0 0-6573 {}} {130 0 0 0-6572 {}} {130 0 0 0-6571 {}} {130 0 0 0-6570 {}} {130 0 0 0-6569 {}} {130 0 0 0-6568 {}} {130 0 0 0-6567 {}} {130 0 0 0-6566 {}} {130 0 0 0-6564 {}} {130 0 0 0-6563 {}} {130 0 0 0-6562 {}} {130 0 0 0-6561 {}} {130 0 0 0-6560 {}} {130 0 0 0-6559 {}} {130 0 0 0-6558 {}} {130 0 0 0-6557 {}} {130 0 0 0-6556 {}} {130 0 0 0-6555 {}} {130 0 0 0-6554 {}} {130 0 0 0-6553 {}} {130 0 0 0-6552 {}} {130 0 0 0-6551 {}} {130 0 0 0-6550 {}} {130 0 0 0-6549 {}} {130 0 0 0-6548 {}} {130 0 0 0-6547 {}} {130 0 0 0-6546 {}} {130 0 0 0-6545 {}} {130 0 0 0-6544 {}} {130 0 0 0-6543 {}}} SUCCS {{129 0 0 0-6589 {}}} CYCLES {}}
set a(0-6589) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6134 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6589 {}} {129 0 0 0-6588 {}} {258 0 0 0-6586 {}} {256 0 0 0-6584 {}} {256 0 0 0-6567 {}} {256 0 0 0-6558 {}} {256 0 0 0-6549 {}} {256 0 0 0-6543 {}}} SUCCS {{774 0 0 0-6543 {}} {774 0 0 0-6549 {}} {774 0 0 0-6558 {}} {774 0 0 0-6567 {}} {774 0 0 0-6584 {}} {772 0 0 0-6589 {}}} CYCLES {}}
set a(0-6134) {CHI {0-6543 0-6544 0-6545 0-6546 0-6547 0-6548 0-6549 0-6550 0-6551 0-6552 0-6553 0-6554 0-6555 0-6556 0-6557 0-6558 0-6559 0-6560 0-6561 0-6562 0-6563 0-6564 0-6565 0-6566 0-6567 0-6568 0-6569 0-6570 0-6571 0-6572 0-6573 0-6574 0-6575 0-6576 0-6577 0-6578 0-6579 0-6580 0-6581 0-6582 0-6583 0-6584 0-6585 0-6586 0-6587 0-6588 0-6589} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-477 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-6542 {}} {258 0 0 0-6541 {}} {130 0 0 0-6540 {}} {258 0 0 0-6539 {}} {130 0 0 0-6538 {}} {130 0 0 0-6537 {}} {130 0 0 0-6536 {}} {130 0 0 0-6535 {}} {130 0 0 0-6534 {}} {64 0 0 0-6533 {}} {64 0 0 0-6133 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6542 {}} {131 0 0 0-6590 {}} {130 0 0 0-6591 {}} {130 0 0 0-6592 {}} {130 0 0 0-6593 {}} {130 0 0 0-6594 {}} {130 0 0 0-6595 {}} {130 0 0 0-6596 {}} {130 0 0 0-6597 {}} {130 0 0 0-6598 {}} {130 0 0 0-6599 {}} {64 0 0 0-6135 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6590) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-4) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-478 LOC {8 1.0 9 0.870625 9 0.870625 9 0.870625} PREDS {{131 0 0 0-6134 {}}} SUCCS {{259 0 0 0-6591 {}} {130 0 0 0-6599 {}}} CYCLES {}}
set a(0-6591) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-479 LOC {8 1.0 9 0.870625 9 0.870625 9 0.870625} PREDS {{259 0 0 0-6590 {}} {130 0 0 0-6134 {}}} SUCCS {{259 0 0 0-6592 {}} {130 0 0 0-6599 {}}} CYCLES {}}
set a(0-6592) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-480 LOC {8 1.0 9 0.870625 9 0.870625 9 0.870625} PREDS {{259 0 0 0-6591 {}} {130 0 0 0-6134 {}}} SUCCS {{258 0 0 0-6596 {}} {130 0 0 0-6599 {}}} CYCLES {}}
set a(0-6593) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-481 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.870625} PREDS {{130 0 0 0-6134 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6594 {}} {130 0 0 0-6599 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6594) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#28 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-482 LOC {8 1.0 9 0.0 9 0.0 9 0.870625} PREDS {{259 0 0 0-6593 {}} {130 0 0 0-6134 {}}} SUCCS {{259 0 0 0-6595 {}} {130 0 0 0-6599 {}}} CYCLES {}}
set a(0-6595) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-483 LOC {8 1.0 9 0.870625 9 0.870625 9 0.870625} PREDS {{259 0 0 0-6594 {}} {130 0 0 0-6134 {}}} SUCCS {{259 0 0 0-6596 {}} {130 0 0 0-6599 {}}} CYCLES {}}
set a(0-6596) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.03 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-484 LOC {9 0.0 9 0.870625 9 0.870625 9 0.999999875 9 0.999999875} PREDS {{259 0 0 0-6595 {}} {258 0 0 0-6592 {}} {130 0 0 0-6134 {}}} SUCCS {{259 0 0 0-6597 {}} {130 0 0 0-6599 {}}} CYCLES {}}
set a(0-6597) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(9) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-485 LOC {9 0.129375 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6596 {}} {130 0 0 0-6134 {}}} SUCCS {{259 0 0 0-6598 {}} {130 0 0 0-6599 {}}} CYCLES {}}
set a(0-6598) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-486 LOC {9 0.129375 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6597 {}} {130 0 0 0-6134 {}}} SUCCS {{259 0 0 0-6599 {}}} CYCLES {}}
set a(0-6599) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-487 LOC {9 0.129375 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6598 {}} {130 0 0 0-6597 {}} {130 0 0 0-6596 {}} {130 0 0 0-6595 {}} {130 0 0 0-6594 {}} {130 0 0 0-6593 {}} {130 0 0 0-6592 {}} {130 0 0 0-6591 {}} {130 0 0 0-6590 {}} {130 0 0 0-6134 {}}} SUCCS {{128 0 0 0-6606 {}} {64 0 0 0-6135 {}}} CYCLES {}}
set a(0-6600) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-488 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6601 {}} {130 0 0 0-6135 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6601) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#29 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-489 LOC {0 1.0 8 0.0 8 0.0 8 0.1822962} PREDS {{259 0 0 0-6600 {}}} SUCCS {{259 0 0 0-6602 {}} {130 0 0 0-6135 {}}} CYCLES {}}
set a(0-6602) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-490 LOC {0 1.0 8 0.1822962 8 0.1822962 8 0.1822962} PREDS {{259 0 0 0-6601 {}}} SUCCS {{259 0 0 0-6603 {}} {130 0 0 0-6135 {}}} CYCLES {}}
set a(0-6603) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-491 LOC {1 0.18687499999999999 8 0.1822962 8 0.1822962 8 0.6562499605 8 0.6562499605} PREDS {{259 0 0 0-6602 {}} {258 0 0 0-6225 {}}} SUCCS {{259 0 2.250 0-6604 {}} {258 0 2.250 0-6605 {}} {130 0 0 0-6135 {}}} CYCLES {}}
set a(0-6604) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-492 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 2.250 0-6603 {}}} SUCCS {{258 0 0 0-6135 {}}} CYCLES {}}
set a(0-6605) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-493 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{258 0 2.250 0-6603 {}}} SUCCS {{258 0 0 0-6135 {}}} CYCLES {}}
set a(0-6606) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-494 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-6599 {}} {772 0 0 0-6135 {}}} SUCCS {{259 0 0 0-6135 {}}} CYCLES {}}
set a(0-6607) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-495 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6647 {}}} SUCCS {{259 0 0 0-6608 {}} {130 0 0 0-6646 {}} {256 0 0 0-6647 {}}} CYCLES {}}
set a(0-6608) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-496 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6607 {}}} SUCCS {{258 0 0 0-6612 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6609) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-497 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {} SUCCS {{259 0 0 0-6610 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6610) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#30 TYPE READSLICE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-498 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6609 {}}} SUCCS {{259 0 0 0-6611 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6611) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-499 LOC {0 1.0 1 0.429375 1 0.429375 1 0.429375} PREDS {{259 0 0 0-6610 {}}} SUCCS {{259 0 0 0-6612 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6612) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-500 LOC {1 0.0 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6611 {}} {258 0 0 0-6608 {}}} SUCCS {{259 0 3.000 0-6613 {}} {258 0 3.000 0-6628 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6613) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-501 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6612 {}} {774 0 3.000 0-6641 {}} {774 0 3.000 0-6628 {}}} SUCCS {{258 0 0 0-6623 {}} {256 0 0 0-6628 {}} {258 0 0 0-6630 {}} {256 0 0 0-6641 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6614) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-502 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6615 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6615) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#31 TYPE READSLICE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-503 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6614 {}}} SUCCS {{259 0 0 0-6616 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6616) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-504 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6615 {}}} SUCCS {{258 0 0 0-6618 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6617) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-505 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6618 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6618) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.07 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-506 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6617 {}} {258 0 0 0-6616 {}}} SUCCS {{258 0 0 0-6621 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6619) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-507 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6647 {}}} SUCCS {{259 0 0 0-6620 {}} {130 0 0 0-6646 {}} {256 0 0 0-6647 {}}} CYCLES {}}
set a(0-6620) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-508 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6619 {}}} SUCCS {{259 0 0 0-6621 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6621) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-509 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6620 {}} {258 0 0 0-6618 {}}} SUCCS {{259 0 3.000 0-6622 {}} {258 0 3.000 0-6641 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6622) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-510 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6621 {}} {774 0 3.000 0-6641 {}} {774 0 3.000 0-6628 {}}} SUCCS {{259 0 0 0-6623 {}} {256 0 0 0-6628 {}} {258 0 0 0-6629 {}} {256 0 0 0-6641 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6623) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-511 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6622 {}} {258 0 0 0-6613 {}}} SUCCS {{259 0 0 0-6624 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6624) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-512 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6623 {}} {128 0 0 0-6626 {}}} SUCCS {{258 0 0 0-6626 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6625) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-513 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6626 {}}} SUCCS {{259 0 0 0-6626 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6626) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-514 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6625 {}} {258 0 0 0-6624 {}}} SUCCS {{128 0 0 0-6624 {}} {128 0 0 0-6625 {}} {259 0 0 0-6627 {}}} CYCLES {}}
set a(0-6627) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-515 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6626 {}}} SUCCS {{259 0 3.000 0-6628 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6628) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-516 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6628 {}} {259 0 3.000 0-6627 {}} {256 0 0 0-6622 {}} {256 0 0 0-6613 {}} {258 0 3.000 0-6612 {}} {774 0 0 0-6641 {}}} SUCCS {{774 0 3.000 0-6613 {}} {774 0 3.000 0-6622 {}} {774 0 0 0-6628 {}} {258 0 0 0-6641 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6629) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-517 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6622 {}}} SUCCS {{259 0 0 0-6630 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6630) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-518 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6629 {}} {258 0 0 0-6613 {}}} SUCCS {{259 0 0 0-6631 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6631) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-519 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6630 {}} {128 0 0 0-6633 {}}} SUCCS {{258 0 0 0-6633 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6632) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-520 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6633 {}}} SUCCS {{259 0 0 0-6633 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6633) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-521 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6632 {}} {258 0 0 0-6631 {}}} SUCCS {{128 0 0 0-6631 {}} {128 0 0 0-6632 {}} {259 0 0 0-6634 {}}} CYCLES {}}
set a(0-6634) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-522 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6633 {}}} SUCCS {{259 0 0 0-6635 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6635) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-523 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6634 {}} {128 0 0 0-6639 {}}} SUCCS {{258 0 0 0-6639 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6636) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-524 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6639 {}}} SUCCS {{258 0 0 0-6639 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6637) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-525 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6639 {}}} SUCCS {{258 0 0 0-6639 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6638) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-526 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6639 {}}} SUCCS {{259 0 0 0-6639 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6639) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-527 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6638 {}} {258 0 0 0-6637 {}} {258 0 0 0-6636 {}} {258 0 0 0-6635 {}}} SUCCS {{128 0 0 0-6635 {}} {128 0 0 0-6636 {}} {128 0 0 0-6637 {}} {128 0 0 0-6638 {}} {259 0 0 0-6640 {}}} CYCLES {}}
set a(0-6640) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-528 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6639 {}}} SUCCS {{259 0 3.000 0-6641 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6641) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-529 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6641 {}} {259 0 3.000 0-6640 {}} {258 0 0 0-6628 {}} {256 0 0 0-6622 {}} {258 0 3.000 0-6621 {}} {256 0 0 0-6613 {}}} SUCCS {{774 0 3.000 0-6613 {}} {774 0 3.000 0-6622 {}} {774 0 0 0-6628 {}} {774 0 0 0-6641 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6642) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-530 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6647 {}}} SUCCS {{259 0 0 0-6643 {}} {130 0 0 0-6646 {}} {256 0 0 0-6647 {}}} CYCLES {}}
set a(0-6643) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-531 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6642 {}}} SUCCS {{259 0 0 0-6644 {}} {130 0 0 0-6646 {}}} CYCLES {}}
set a(0-6644) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-532 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6643 {}}} SUCCS {{259 0 0 0-6645 {}} {130 0 0 0-6646 {}} {258 0 0 0-6647 {}}} CYCLES {}}
set a(0-6645) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-533 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6644 {}}} SUCCS {{259 0 0 0-6646 {}}} CYCLES {}}
set a(0-6646) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6135 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-534 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6645 {}} {130 0 0 0-6644 {}} {130 0 0 0-6643 {}} {130 0 0 0-6642 {}} {130 0 0 0-6641 {}} {130 0 0 0-6640 {}} {130 0 0 0-6638 {}} {130 0 0 0-6637 {}} {130 0 0 0-6636 {}} {130 0 0 0-6635 {}} {130 0 0 0-6634 {}} {130 0 0 0-6632 {}} {130 0 0 0-6631 {}} {130 0 0 0-6630 {}} {130 0 0 0-6629 {}} {130 0 0 0-6628 {}} {130 0 0 0-6627 {}} {130 0 0 0-6625 {}} {130 0 0 0-6624 {}} {130 0 0 0-6623 {}} {130 0 0 0-6622 {}} {130 0 0 0-6621 {}} {130 0 0 0-6620 {}} {130 0 0 0-6619 {}} {130 0 0 0-6618 {}} {130 0 0 0-6617 {}} {130 0 0 0-6616 {}} {130 0 0 0-6615 {}} {130 0 0 0-6614 {}} {130 0 0 0-6613 {}} {130 0 0 0-6612 {}} {130 0 0 0-6611 {}} {130 0 0 0-6610 {}} {130 0 0 0-6609 {}} {130 0 0 0-6608 {}} {130 0 0 0-6607 {}}} SUCCS {{129 0 0 0-6647 {}}} CYCLES {}}
set a(0-6647) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6135 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6647 {}} {129 0 0 0-6646 {}} {258 0 0 0-6644 {}} {256 0 0 0-6642 {}} {256 0 0 0-6619 {}} {256 0 0 0-6607 {}}} SUCCS {{774 0 0 0-6607 {}} {774 0 0 0-6619 {}} {774 0 0 0-6642 {}} {772 0 0 0-6647 {}}} CYCLES {}}
set a(0-6135) {CHI {0-6607 0-6608 0-6609 0-6610 0-6611 0-6612 0-6613 0-6614 0-6615 0-6616 0-6617 0-6618 0-6619 0-6620 0-6621 0-6622 0-6623 0-6624 0-6625 0-6626 0-6627 0-6628 0-6629 0-6630 0-6631 0-6632 0-6633 0-6634 0-6635 0-6636 0-6637 0-6638 0-6639 0-6640 0-6641 0-6642 0-6643 0-6644 0-6645 0-6646 0-6647} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-535 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-6606 {}} {258 0 0 0-6605 {}} {258 0 0 0-6604 {}} {130 0 0 0-6603 {}} {130 0 0 0-6602 {}} {130 0 0 0-6601 {}} {130 0 0 0-6600 {}} {64 0 0 0-6599 {}} {64 0 0 0-6134 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6606 {}} {131 0 0 0-6648 {}} {130 0 0 0-6649 {}} {130 0 0 0-6650 {}} {130 0 0 0-6651 {}} {130 0 0 0-6652 {}} {130 0 0 0-6653 {}} {130 0 0 0-6654 {}} {130 0 0 0-6655 {}} {130 0 0 0-6656 {}} {130 0 0 0-6657 {}} {64 0 0 0-6136 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6648) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-536 LOC {9 1.0 10 0.8650000499999999 10 0.8650000499999999 10 0.8650000499999999} PREDS {{131 0 0 0-6135 {}}} SUCCS {{259 0 0 0-6649 {}} {130 0 0 0-6657 {}}} CYCLES {}}
set a(0-6649) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-537 LOC {9 1.0 10 0.8650000499999999 10 0.8650000499999999 10 0.8650000499999999} PREDS {{259 0 0 0-6648 {}} {130 0 0 0-6135 {}}} SUCCS {{259 0 0 0-6650 {}} {130 0 0 0-6657 {}}} CYCLES {}}
set a(0-6650) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-538 LOC {9 1.0 10 0.8650000499999999 10 0.8650000499999999 10 0.8650000499999999} PREDS {{259 0 0 0-6649 {}} {130 0 0 0-6135 {}}} SUCCS {{258 0 0 0-6654 {}} {130 0 0 0-6657 {}}} CYCLES {}}
set a(0-6651) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-539 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.8650000499999999} PREDS {{130 0 0 0-6135 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6652 {}} {130 0 0 0-6657 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6652) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#32 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-540 LOC {9 1.0 10 0.0 10 0.0 10 0.8650000499999999} PREDS {{259 0 0 0-6651 {}} {130 0 0 0-6135 {}}} SUCCS {{259 0 0 0-6653 {}} {130 0 0 0-6657 {}}} CYCLES {}}
set a(0-6653) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-541 LOC {9 1.0 10 0.8650000499999999 10 0.8650000499999999 10 0.8650000499999999} PREDS {{259 0 0 0-6652 {}} {130 0 0 0-6135 {}}} SUCCS {{259 0 0 0-6654 {}} {130 0 0 0-6657 {}}} CYCLES {}}
set a(0-6654) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-542 LOC {10 0.0 10 0.8650000499999999 10 0.8650000499999999 10 0.9999999249999999 10 0.9999999249999999} PREDS {{259 0 0 0-6653 {}} {258 0 0 0-6650 {}} {130 0 0 0-6135 {}}} SUCCS {{259 0 0 0-6655 {}} {130 0 0 0-6657 {}}} CYCLES {}}
set a(0-6655) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-543 LOC {10 0.13499995 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-6654 {}} {130 0 0 0-6135 {}}} SUCCS {{259 0 0 0-6656 {}} {130 0 0 0-6657 {}}} CYCLES {}}
set a(0-6656) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-544 LOC {10 0.13499995 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-6655 {}} {130 0 0 0-6135 {}}} SUCCS {{259 0 0 0-6657 {}}} CYCLES {}}
set a(0-6657) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-545 LOC {10 0.13499995 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-6656 {}} {130 0 0 0-6655 {}} {130 0 0 0-6654 {}} {130 0 0 0-6653 {}} {130 0 0 0-6652 {}} {130 0 0 0-6651 {}} {130 0 0 0-6650 {}} {130 0 0 0-6649 {}} {130 0 0 0-6648 {}} {130 0 0 0-6135 {}}} SUCCS {{128 0 0 0-6667 {}} {64 0 0 0-6136 {}}} CYCLES {}}
set a(0-6658) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,13) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-546 LOC {1 0.118125 1 0.45729614999999996 1 0.45729614999999996 1 0.526046025 9 0.182296075} PREDS {{258 0 0 0-6159 {}}} SUCCS {{258 0 0 0-6662 {}} {130 0 0 0-6136 {}}} CYCLES {}}
set a(0-6659) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-547 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6660 {}} {130 0 0 0-6136 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6660) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#33 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-548 LOC {0 1.0 1 0.0 1 0.0 9 0.1822962} PREDS {{259 0 0 0-6659 {}}} SUCCS {{259 0 0 0-6661 {}} {130 0 0 0-6136 {}}} CYCLES {}}
set a(0-6661) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-549 LOC {0 1.0 1 0.52604615 1 0.52604615 9 0.1822962} PREDS {{259 0 0 0-6660 {}}} SUCCS {{259 0 0 0-6662 {}} {130 0 0 0-6136 {}}} CYCLES {}}
set a(0-6662) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-550 LOC {1 0.18687499999999999 1 0.52604615 1 0.52604615 1 0.9999999104999999 9 0.6562499605} PREDS {{259 0 0 0-6661 {}} {258 0 0 0-6658 {}}} SUCCS {{259 0 0 0-6663 {}} {258 0 0 0-6665 {}} {130 0 0 0-6136 {}}} CYCLES {}}
set a(0-6663) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#34 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-551 LOC {1 0.66082885 5 0.6562500499999999 5 0.6562500499999999 9 0.6562500499999999} PREDS {{259 0 0 0-6662 {}}} SUCCS {{259 0 2.250 0-6664 {}} {130 0 0 0-6136 {}}} CYCLES {}}
set a(0-6664) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-552 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 2.250 0-6663 {}}} SUCCS {{258 0 0 0-6136 {}}} CYCLES {}}
set a(0-6665) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-553 LOC {1 0.66082885 5 0.6562500499999999 5 0.6562500499999999 9 0.6562500499999999} PREDS {{258 0 0 0-6662 {}}} SUCCS {{259 0 2.250 0-6666 {}} {130 0 0 0-6136 {}}} CYCLES {}}
set a(0-6666) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-554 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 2.250 0-6665 {}}} SUCCS {{258 0 0 0-6136 {}}} CYCLES {}}
set a(0-6667) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-555 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-6657 {}} {772 0 0 0-6136 {}}} SUCCS {{259 0 0 0-6136 {}}} CYCLES {}}
set a(0-6668) {AREA_SCORE {} NAME VEC_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-556 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {{774 0 0 0-6714 {}}} SUCCS {{259 0 0 0-6669 {}} {130 0 0 0-6713 {}} {256 0 0 0-6714 {}}} CYCLES {}}
set a(0-6669) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#9)(11-3) TYPE READSLICE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-557 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-6668 {}}} SUCCS {{258 0 0 0-6673 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6670) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-558 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.435} PREDS {} SUCCS {{259 0 0 0-6671 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6671) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#34 TYPE READSLICE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-559 LOC {0 1.0 1 0.0 1 0.0 1 0.435} PREDS {{259 0 0 0-6670 {}}} SUCCS {{259 0 0 0-6672 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6672) {AREA_SCORE {} NAME VEC_LOOP:conc#16 TYPE CONCATENATE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-560 LOC {0 1.0 1 0.435 1 0.435 1 0.435} PREDS {{259 0 0 0-6671 {}}} SUCCS {{259 0 0 0-6673 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6673) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.02 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-561 LOC {1 0.0 1 0.435 1 0.435 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6672 {}} {258 0 0 0-6669 {}}} SUCCS {{258 0 0 0-6676 {}} {258 0 0 0-6694 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6674) {AREA_SCORE {} NAME VEC_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-562 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6714 {}}} SUCCS {{259 0 0 0-6675 {}} {130 0 0 0-6713 {}} {256 0 0 0-6714 {}}} CYCLES {}}
set a(0-6675) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#9)(2-0)#1 TYPE READSLICE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-563 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6674 {}}} SUCCS {{259 0 0 0-6676 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6676) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-564 LOC {1 0.1275 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6675 {}} {258 0 0 0-6673 {}}} SUCCS {{259 0 3.000 0-6677 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6677) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-565 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6676 {}} {774 0 3.000 0-6708 {}} {774 0 3.000 0-6695 {}}} SUCCS {{258 0 0 0-6687 {}} {256 0 0 0-6695 {}} {258 0 0 0-6697 {}} {256 0 0 0-6708 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6678) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-566 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6679 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6679) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#35 TYPE READSLICE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-567 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6678 {}}} SUCCS {{259 0 0 0-6680 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6680) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-568 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6679 {}}} SUCCS {{258 0 0 0-6682 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6681) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-569 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6682 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6682) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.07 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-570 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6681 {}} {258 0 0 0-6680 {}}} SUCCS {{258 0 0 0-6685 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6683) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-571 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6714 {}}} SUCCS {{259 0 0 0-6684 {}} {130 0 0 0-6713 {}} {256 0 0 0-6714 {}}} CYCLES {}}
set a(0-6684) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-572 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6683 {}}} SUCCS {{259 0 0 0-6685 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6685) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-573 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6684 {}} {258 0 0 0-6682 {}}} SUCCS {{259 0 3.000 0-6686 {}} {258 0 3.000 0-6708 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6686) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-574 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6685 {}} {774 0 3.000 0-6708 {}} {774 0 3.000 0-6695 {}}} SUCCS {{259 0 0 0-6687 {}} {256 0 0 0-6695 {}} {258 0 0 0-6696 {}} {256 0 0 0-6708 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6687) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-575 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6686 {}} {258 0 0 0-6677 {}}} SUCCS {{259 0 0 0-6688 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6688) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-576 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6687 {}} {128 0 0 0-6690 {}}} SUCCS {{258 0 0 0-6690 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6689) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-577 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6690 {}}} SUCCS {{259 0 0 0-6690 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6690) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-578 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6689 {}} {258 0 0 0-6688 {}}} SUCCS {{128 0 0 0-6688 {}} {128 0 0 0-6689 {}} {259 0 0 0-6691 {}}} CYCLES {}}
set a(0-6691) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-579 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6690 {}}} SUCCS {{258 0 3.000 0-6695 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6692) {AREA_SCORE {} NAME VEC_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-580 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6714 {}}} SUCCS {{259 0 0 0-6693 {}} {130 0 0 0-6713 {}} {256 0 0 0-6714 {}}} CYCLES {}}
set a(0-6693) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#9)(2-0) TYPE READSLICE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-581 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6692 {}}} SUCCS {{259 0 0 0-6694 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6694) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-582 LOC {1 0.1275 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6693 {}} {258 0 0 0-6673 {}}} SUCCS {{259 0 3.000 0-6695 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6695) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-583 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6695 {}} {259 0 3.000 0-6694 {}} {258 0 3.000 0-6691 {}} {256 0 0 0-6686 {}} {256 0 0 0-6677 {}} {774 0 0 0-6708 {}}} SUCCS {{774 0 3.000 0-6677 {}} {774 0 3.000 0-6686 {}} {774 0 0 0-6695 {}} {258 0 0 0-6708 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6696) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-584 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6686 {}}} SUCCS {{259 0 0 0-6697 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6697) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-585 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6696 {}} {258 0 0 0-6677 {}}} SUCCS {{259 0 0 0-6698 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6698) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-586 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6697 {}} {128 0 0 0-6700 {}}} SUCCS {{258 0 0 0-6700 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6699) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-587 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6700 {}}} SUCCS {{259 0 0 0-6700 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6700) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-588 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6699 {}} {258 0 0 0-6698 {}}} SUCCS {{128 0 0 0-6698 {}} {128 0 0 0-6699 {}} {259 0 0 0-6701 {}}} CYCLES {}}
set a(0-6701) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-589 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6700 {}}} SUCCS {{259 0 0 0-6702 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6702) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-590 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6701 {}} {128 0 0 0-6706 {}}} SUCCS {{258 0 0 0-6706 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6703) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-591 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6706 {}}} SUCCS {{258 0 0 0-6706 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6704) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-592 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6706 {}}} SUCCS {{258 0 0 0-6706 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6705) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-593 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6706 {}}} SUCCS {{259 0 0 0-6706 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6706) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-594 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6705 {}} {258 0 0 0-6704 {}} {258 0 0 0-6703 {}} {258 0 0 0-6702 {}}} SUCCS {{128 0 0 0-6702 {}} {128 0 0 0-6703 {}} {128 0 0 0-6704 {}} {128 0 0 0-6705 {}} {259 0 0 0-6707 {}}} CYCLES {}}
set a(0-6707) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-595 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6706 {}}} SUCCS {{259 0 3.000 0-6708 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6708) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-596 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6708 {}} {259 0 3.000 0-6707 {}} {258 0 0 0-6695 {}} {256 0 0 0-6686 {}} {258 0 3.000 0-6685 {}} {256 0 0 0-6677 {}}} SUCCS {{774 0 3.000 0-6677 {}} {774 0 3.000 0-6686 {}} {774 0 0 0-6695 {}} {774 0 0 0-6708 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6709) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-597 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6714 {}}} SUCCS {{259 0 0 0-6710 {}} {130 0 0 0-6713 {}} {256 0 0 0-6714 {}}} CYCLES {}}
set a(0-6710) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-598 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6709 {}}} SUCCS {{259 0 0 0-6711 {}} {130 0 0 0-6713 {}}} CYCLES {}}
set a(0-6711) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-599 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6710 {}}} SUCCS {{259 0 0 0-6712 {}} {130 0 0 0-6713 {}} {258 0 0 0-6714 {}}} CYCLES {}}
set a(0-6712) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-600 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6711 {}}} SUCCS {{259 0 0 0-6713 {}}} CYCLES {}}
set a(0-6713) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6136 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-601 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6712 {}} {130 0 0 0-6711 {}} {130 0 0 0-6710 {}} {130 0 0 0-6709 {}} {130 0 0 0-6708 {}} {130 0 0 0-6707 {}} {130 0 0 0-6705 {}} {130 0 0 0-6704 {}} {130 0 0 0-6703 {}} {130 0 0 0-6702 {}} {130 0 0 0-6701 {}} {130 0 0 0-6699 {}} {130 0 0 0-6698 {}} {130 0 0 0-6697 {}} {130 0 0 0-6696 {}} {130 0 0 0-6695 {}} {130 0 0 0-6694 {}} {130 0 0 0-6693 {}} {130 0 0 0-6692 {}} {130 0 0 0-6691 {}} {130 0 0 0-6689 {}} {130 0 0 0-6688 {}} {130 0 0 0-6687 {}} {130 0 0 0-6686 {}} {130 0 0 0-6685 {}} {130 0 0 0-6684 {}} {130 0 0 0-6683 {}} {130 0 0 0-6682 {}} {130 0 0 0-6681 {}} {130 0 0 0-6680 {}} {130 0 0 0-6679 {}} {130 0 0 0-6678 {}} {130 0 0 0-6677 {}} {130 0 0 0-6676 {}} {130 0 0 0-6675 {}} {130 0 0 0-6674 {}} {130 0 0 0-6673 {}} {130 0 0 0-6672 {}} {130 0 0 0-6671 {}} {130 0 0 0-6670 {}} {130 0 0 0-6669 {}} {130 0 0 0-6668 {}}} SUCCS {{129 0 0 0-6714 {}}} CYCLES {}}
set a(0-6714) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6136 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6714 {}} {129 0 0 0-6713 {}} {258 0 0 0-6711 {}} {256 0 0 0-6709 {}} {256 0 0 0-6692 {}} {256 0 0 0-6683 {}} {256 0 0 0-6674 {}} {256 0 0 0-6668 {}}} SUCCS {{774 0 0 0-6668 {}} {774 0 0 0-6674 {}} {774 0 0 0-6683 {}} {774 0 0 0-6692 {}} {774 0 0 0-6709 {}} {772 0 0 0-6714 {}}} CYCLES {}}
set a(0-6136) {CHI {0-6668 0-6669 0-6670 0-6671 0-6672 0-6673 0-6674 0-6675 0-6676 0-6677 0-6678 0-6679 0-6680 0-6681 0-6682 0-6683 0-6684 0-6685 0-6686 0-6687 0-6688 0-6689 0-6690 0-6691 0-6692 0-6693 0-6694 0-6695 0-6696 0-6697 0-6698 0-6699 0-6700 0-6701 0-6702 0-6703 0-6704 0-6705 0-6706 0-6707 0-6708 0-6709 0-6710 0-6711 0-6712 0-6713 0-6714} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-602 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-6667 {}} {258 0 0 0-6666 {}} {130 0 0 0-6665 {}} {258 0 0 0-6664 {}} {130 0 0 0-6663 {}} {130 0 0 0-6662 {}} {130 0 0 0-6661 {}} {130 0 0 0-6660 {}} {130 0 0 0-6659 {}} {130 0 0 0-6658 {}} {64 0 0 0-6657 {}} {64 0 0 0-6135 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6667 {}} {131 0 0 0-6715 {}} {130 0 0 0-6716 {}} {130 0 0 0-6717 {}} {130 0 0 0-6718 {}} {130 0 0 0-6719 {}} {130 0 0 0-6720 {}} {130 0 0 0-6721 {}} {130 0 0 0-6722 {}} {130 0 0 0-6723 {}} {130 0 0 0-6724 {}} {64 0 0 0-6137 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6715) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-603 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{131 0 0 0-6136 {}}} SUCCS {{259 0 0 0-6716 {}} {130 0 0 0-6724 {}}} CYCLES {}}
set a(0-6716) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-604 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{259 0 0 0-6715 {}} {130 0 0 0-6136 {}}} SUCCS {{259 0 0 0-6717 {}} {130 0 0 0-6724 {}}} CYCLES {}}
set a(0-6717) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-605 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{259 0 0 0-6716 {}} {130 0 0 0-6136 {}}} SUCCS {{258 0 0 0-6721 {}} {130 0 0 0-6724 {}}} CYCLES {}}
set a(0-6718) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-606 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.8650000499999999} PREDS {{130 0 0 0-6136 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6719 {}} {130 0 0 0-6724 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6719) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#36 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-607 LOC {10 1.0 11 0.0 11 0.0 11 0.8650000499999999} PREDS {{259 0 0 0-6718 {}} {130 0 0 0-6136 {}}} SUCCS {{259 0 0 0-6720 {}} {130 0 0 0-6724 {}}} CYCLES {}}
set a(0-6720) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-608 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{259 0 0 0-6719 {}} {130 0 0 0-6136 {}}} SUCCS {{259 0 0 0-6721 {}} {130 0 0 0-6724 {}}} CYCLES {}}
set a(0-6721) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-609 LOC {11 0.0 11 0.8650000499999999 11 0.8650000499999999 11 0.9999999249999999 11 0.9999999249999999} PREDS {{259 0 0 0-6720 {}} {258 0 0 0-6717 {}} {130 0 0 0-6136 {}}} SUCCS {{259 0 0 0-6722 {}} {130 0 0 0-6724 {}}} CYCLES {}}
set a(0-6722) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-610 LOC {11 0.13499995 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-6721 {}} {130 0 0 0-6136 {}}} SUCCS {{259 0 0 0-6723 {}} {130 0 0 0-6724 {}}} CYCLES {}}
set a(0-6723) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-611 LOC {11 0.13499995 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-6722 {}} {130 0 0 0-6136 {}}} SUCCS {{259 0 0 0-6724 {}}} CYCLES {}}
set a(0-6724) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-612 LOC {11 0.13499995 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-6723 {}} {130 0 0 0-6722 {}} {130 0 0 0-6721 {}} {130 0 0 0-6720 {}} {130 0 0 0-6719 {}} {130 0 0 0-6718 {}} {130 0 0 0-6717 {}} {130 0 0 0-6716 {}} {130 0 0 0-6715 {}} {130 0 0 0-6136 {}}} SUCCS {{128 0 0 0-6731 {}} {64 0 0 0-6137 {}}} CYCLES {}}
set a(0-6725) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-613 LOC {0 1.0 9 0.0 9 0.0 9 0.0 10 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6726 {}} {130 0 0 0-6137 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6726) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#37 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-614 LOC {0 1.0 9 0.0 9 0.0 10 0.1822962} PREDS {{259 0 0 0-6725 {}}} SUCCS {{259 0 0 0-6727 {}} {130 0 0 0-6137 {}}} CYCLES {}}
set a(0-6727) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-615 LOC {0 1.0 9 0.1822962 9 0.1822962 10 0.1822962} PREDS {{259 0 0 0-6726 {}}} SUCCS {{259 0 0 0-6728 {}} {130 0 0 0-6137 {}}} CYCLES {}}
set a(0-6728) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-616 LOC {1 0.18687499999999999 9 0.1822962 9 0.1822962 9 0.6562499605 10 0.6562499605} PREDS {{259 0 0 0-6727 {}} {258 0 0 0-6225 {}}} SUCCS {{259 0 2.250 0-6729 {}} {258 0 2.250 0-6730 {}} {130 0 0 0-6137 {}}} CYCLES {}}
set a(0-6729) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-617 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 2.250 0-6728 {}}} SUCCS {{258 0 0 0-6137 {}}} CYCLES {}}
set a(0-6730) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-618 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{258 0 2.250 0-6728 {}}} SUCCS {{258 0 0 0-6137 {}}} CYCLES {}}
set a(0-6731) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-619 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-6724 {}} {772 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6137 {}}} CYCLES {}}
set a(0-6732) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-620 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6772 {}}} SUCCS {{259 0 0 0-6733 {}} {130 0 0 0-6771 {}} {256 0 0 0-6772 {}}} CYCLES {}}
set a(0-6733) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-621 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6732 {}}} SUCCS {{258 0 0 0-6737 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6734) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-622 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {} SUCCS {{259 0 0 0-6735 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6735) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#38 TYPE READSLICE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-623 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6734 {}}} SUCCS {{259 0 0 0-6736 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6736) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-624 LOC {0 1.0 1 0.429375 1 0.429375 1 0.429375} PREDS {{259 0 0 0-6735 {}}} SUCCS {{259 0 0 0-6737 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6737) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-625 LOC {1 0.0 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6736 {}} {258 0 0 0-6733 {}}} SUCCS {{259 0 3.000 0-6738 {}} {258 0 3.000 0-6753 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6738) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-626 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6737 {}} {774 0 3.000 0-6766 {}} {774 0 3.000 0-6753 {}}} SUCCS {{258 0 0 0-6748 {}} {256 0 0 0-6753 {}} {258 0 0 0-6755 {}} {256 0 0 0-6766 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6739) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-627 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6740 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6740) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#39 TYPE READSLICE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-628 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6739 {}}} SUCCS {{259 0 0 0-6741 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6741) {AREA_SCORE {} NAME VEC_LOOP:conc#19 TYPE CONCATENATE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-629 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6740 {}}} SUCCS {{258 0 0 0-6743 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6742) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-630 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6743 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6743) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.07 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-631 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6742 {}} {258 0 0 0-6741 {}}} SUCCS {{258 0 0 0-6746 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6744) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-632 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6772 {}}} SUCCS {{259 0 0 0-6745 {}} {130 0 0 0-6771 {}} {256 0 0 0-6772 {}}} CYCLES {}}
set a(0-6745) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-633 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6744 {}}} SUCCS {{259 0 0 0-6746 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6746) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-634 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6745 {}} {258 0 0 0-6743 {}}} SUCCS {{259 0 3.000 0-6747 {}} {258 0 3.000 0-6766 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6747) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-635 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6746 {}} {774 0 3.000 0-6766 {}} {774 0 3.000 0-6753 {}}} SUCCS {{259 0 0 0-6748 {}} {256 0 0 0-6753 {}} {258 0 0 0-6754 {}} {256 0 0 0-6766 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6748) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-636 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6747 {}} {258 0 0 0-6738 {}}} SUCCS {{259 0 0 0-6749 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6749) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-637 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6748 {}} {128 0 0 0-6751 {}}} SUCCS {{258 0 0 0-6751 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6750) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-638 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6751 {}}} SUCCS {{259 0 0 0-6751 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6751) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-639 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6750 {}} {258 0 0 0-6749 {}}} SUCCS {{128 0 0 0-6749 {}} {128 0 0 0-6750 {}} {259 0 0 0-6752 {}}} CYCLES {}}
set a(0-6752) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-640 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6751 {}}} SUCCS {{259 0 3.000 0-6753 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6753) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-641 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6753 {}} {259 0 3.000 0-6752 {}} {256 0 0 0-6747 {}} {256 0 0 0-6738 {}} {258 0 3.000 0-6737 {}} {774 0 0 0-6766 {}}} SUCCS {{774 0 3.000 0-6738 {}} {774 0 3.000 0-6747 {}} {774 0 0 0-6753 {}} {258 0 0 0-6766 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6754) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-642 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6747 {}}} SUCCS {{259 0 0 0-6755 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6755) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-643 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6754 {}} {258 0 0 0-6738 {}}} SUCCS {{259 0 0 0-6756 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6756) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-644 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6755 {}} {128 0 0 0-6758 {}}} SUCCS {{258 0 0 0-6758 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6757) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-645 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6758 {}}} SUCCS {{259 0 0 0-6758 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6758) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-646 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6757 {}} {258 0 0 0-6756 {}}} SUCCS {{128 0 0 0-6756 {}} {128 0 0 0-6757 {}} {259 0 0 0-6759 {}}} CYCLES {}}
set a(0-6759) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-647 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6758 {}}} SUCCS {{259 0 0 0-6760 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6760) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-648 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6759 {}} {128 0 0 0-6764 {}}} SUCCS {{258 0 0 0-6764 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6761) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-649 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6764 {}}} SUCCS {{258 0 0 0-6764 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6762) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-650 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6764 {}}} SUCCS {{258 0 0 0-6764 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6763) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-651 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6764 {}}} SUCCS {{259 0 0 0-6764 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6764) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-652 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6763 {}} {258 0 0 0-6762 {}} {258 0 0 0-6761 {}} {258 0 0 0-6760 {}}} SUCCS {{128 0 0 0-6760 {}} {128 0 0 0-6761 {}} {128 0 0 0-6762 {}} {128 0 0 0-6763 {}} {259 0 0 0-6765 {}}} CYCLES {}}
set a(0-6765) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-653 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6764 {}}} SUCCS {{259 0 3.000 0-6766 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6766) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-654 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6766 {}} {259 0 3.000 0-6765 {}} {258 0 0 0-6753 {}} {256 0 0 0-6747 {}} {258 0 3.000 0-6746 {}} {256 0 0 0-6738 {}}} SUCCS {{774 0 3.000 0-6738 {}} {774 0 3.000 0-6747 {}} {774 0 0 0-6753 {}} {774 0 0 0-6766 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6767) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-655 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6772 {}}} SUCCS {{259 0 0 0-6768 {}} {130 0 0 0-6771 {}} {256 0 0 0-6772 {}}} CYCLES {}}
set a(0-6768) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-656 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6767 {}}} SUCCS {{259 0 0 0-6769 {}} {130 0 0 0-6771 {}}} CYCLES {}}
set a(0-6769) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-657 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6768 {}}} SUCCS {{259 0 0 0-6770 {}} {130 0 0 0-6771 {}} {258 0 0 0-6772 {}}} CYCLES {}}
set a(0-6770) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-658 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6769 {}}} SUCCS {{259 0 0 0-6771 {}}} CYCLES {}}
set a(0-6771) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6137 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-659 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6770 {}} {130 0 0 0-6769 {}} {130 0 0 0-6768 {}} {130 0 0 0-6767 {}} {130 0 0 0-6766 {}} {130 0 0 0-6765 {}} {130 0 0 0-6763 {}} {130 0 0 0-6762 {}} {130 0 0 0-6761 {}} {130 0 0 0-6760 {}} {130 0 0 0-6759 {}} {130 0 0 0-6757 {}} {130 0 0 0-6756 {}} {130 0 0 0-6755 {}} {130 0 0 0-6754 {}} {130 0 0 0-6753 {}} {130 0 0 0-6752 {}} {130 0 0 0-6750 {}} {130 0 0 0-6749 {}} {130 0 0 0-6748 {}} {130 0 0 0-6747 {}} {130 0 0 0-6746 {}} {130 0 0 0-6745 {}} {130 0 0 0-6744 {}} {130 0 0 0-6743 {}} {130 0 0 0-6742 {}} {130 0 0 0-6741 {}} {130 0 0 0-6740 {}} {130 0 0 0-6739 {}} {130 0 0 0-6738 {}} {130 0 0 0-6737 {}} {130 0 0 0-6736 {}} {130 0 0 0-6735 {}} {130 0 0 0-6734 {}} {130 0 0 0-6733 {}} {130 0 0 0-6732 {}}} SUCCS {{129 0 0 0-6772 {}}} CYCLES {}}
set a(0-6772) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6137 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6772 {}} {129 0 0 0-6771 {}} {258 0 0 0-6769 {}} {256 0 0 0-6767 {}} {256 0 0 0-6744 {}} {256 0 0 0-6732 {}}} SUCCS {{774 0 0 0-6732 {}} {774 0 0 0-6744 {}} {774 0 0 0-6767 {}} {772 0 0 0-6772 {}}} CYCLES {}}
set a(0-6137) {CHI {0-6732 0-6733 0-6734 0-6735 0-6736 0-6737 0-6738 0-6739 0-6740 0-6741 0-6742 0-6743 0-6744 0-6745 0-6746 0-6747 0-6748 0-6749 0-6750 0-6751 0-6752 0-6753 0-6754 0-6755 0-6756 0-6757 0-6758 0-6759 0-6760 0-6761 0-6762 0-6763 0-6764 0-6765 0-6766 0-6767 0-6768 0-6769 0-6770 0-6771 0-6772} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-660 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-6731 {}} {258 0 0 0-6730 {}} {258 0 0 0-6729 {}} {130 0 0 0-6728 {}} {130 0 0 0-6727 {}} {130 0 0 0-6726 {}} {130 0 0 0-6725 {}} {64 0 0 0-6724 {}} {64 0 0 0-6136 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6731 {}} {131 0 0 0-6773 {}} {130 0 0 0-6774 {}} {130 0 0 0-6775 {}} {130 0 0 0-6776 {}} {130 0 0 0-6777 {}} {130 0 0 0-6778 {}} {130 0 0 0-6779 {}} {130 0 0 0-6780 {}} {130 0 0 0-6781 {}} {130 0 0 0-6782 {}} {64 0 0 0-6138 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6773) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-661 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{131 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6774 {}} {130 0 0 0-6782 {}}} CYCLES {}}
set a(0-6774) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-662 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{259 0 0 0-6773 {}} {130 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6775 {}} {130 0 0 0-6782 {}}} CYCLES {}}
set a(0-6775) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-663 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{259 0 0 0-6774 {}} {130 0 0 0-6137 {}}} SUCCS {{258 0 0 0-6779 {}} {130 0 0 0-6782 {}}} CYCLES {}}
set a(0-6776) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-664 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.8650000499999999} PREDS {{130 0 0 0-6137 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6777 {}} {130 0 0 0-6782 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6777) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#40 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-665 LOC {11 1.0 12 0.0 12 0.0 12 0.8650000499999999} PREDS {{259 0 0 0-6776 {}} {130 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6778 {}} {130 0 0 0-6782 {}}} CYCLES {}}
set a(0-6778) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-666 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{259 0 0 0-6777 {}} {130 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6779 {}} {130 0 0 0-6782 {}}} CYCLES {}}
set a(0-6779) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-667 LOC {12 0.0 12 0.8650000499999999 12 0.8650000499999999 12 0.9999999249999999 12 0.9999999249999999} PREDS {{259 0 0 0-6778 {}} {258 0 0 0-6775 {}} {130 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6780 {}} {130 0 0 0-6782 {}}} CYCLES {}}
set a(0-6780) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-668 LOC {12 0.13499995 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-6779 {}} {130 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6781 {}} {130 0 0 0-6782 {}}} CYCLES {}}
set a(0-6781) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-669 LOC {12 0.13499995 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-6780 {}} {130 0 0 0-6137 {}}} SUCCS {{259 0 0 0-6782 {}}} CYCLES {}}
set a(0-6782) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-670 LOC {12 0.13499995 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-6781 {}} {130 0 0 0-6780 {}} {130 0 0 0-6779 {}} {130 0 0 0-6778 {}} {130 0 0 0-6777 {}} {130 0 0 0-6776 {}} {130 0 0 0-6775 {}} {130 0 0 0-6774 {}} {130 0 0 0-6773 {}} {130 0 0 0-6137 {}}} SUCCS {{128 0 0 0-6791 {}} {64 0 0 0-6138 {}}} CYCLES {}}
set a(0-6783) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-671 LOC {0 1.0 10 0.0 10 0.0 10 0.0 11 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6784 {}} {130 0 0 0-6138 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6784) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#41 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-672 LOC {0 1.0 10 0.0 10 0.0 11 0.1822962} PREDS {{259 0 0 0-6783 {}}} SUCCS {{259 0 0 0-6785 {}} {130 0 0 0-6138 {}}} CYCLES {}}
set a(0-6785) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-673 LOC {0 1.0 10 0.1822962 10 0.1822962 11 0.1822962} PREDS {{259 0 0 0-6784 {}}} SUCCS {{259 0 0 0-6786 {}} {130 0 0 0-6138 {}}} CYCLES {}}
set a(0-6786) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-674 LOC {1 0.18687499999999999 10 0.1822962 10 0.1822962 10 0.6562499605 11 0.6562499605} PREDS {{259 0 0 0-6785 {}} {258 0 0 0-6284 {}}} SUCCS {{259 0 0 0-6787 {}} {258 0 0 0-6789 {}} {130 0 0 0-6138 {}}} CYCLES {}}
set a(0-6787) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#35 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-675 LOC {1 0.66082885 10 0.6562500499999999 10 0.6562500499999999 11 0.6562500499999999} PREDS {{259 0 0 0-6786 {}}} SUCCS {{259 0 2.250 0-6788 {}} {130 0 0 0-6138 {}}} CYCLES {}}
set a(0-6788) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-676 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 2.250 0-6787 {}}} SUCCS {{258 0 0 0-6138 {}}} CYCLES {}}
set a(0-6789) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-677 LOC {1 0.66082885 10 0.6562500499999999 10 0.6562500499999999 11 0.6562500499999999} PREDS {{258 0 0 0-6786 {}}} SUCCS {{259 0 2.250 0-6790 {}} {130 0 0 0-6138 {}}} CYCLES {}}
set a(0-6790) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-678 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 2.250 0-6789 {}}} SUCCS {{258 0 0 0-6138 {}}} CYCLES {}}
set a(0-6791) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-679 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-6782 {}} {772 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6138 {}}} CYCLES {}}
set a(0-6792) {AREA_SCORE {} NAME VEC_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-680 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{774 0 0 0-6838 {}}} SUCCS {{259 0 0 0-6793 {}} {130 0 0 0-6837 {}} {256 0 0 0-6838 {}}} CYCLES {}}
set a(0-6793) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#11)(11-1) TYPE READSLICE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-681 LOC {0 1.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{259 0 0 0-6792 {}}} SUCCS {{258 0 0 0-6797 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6794) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-682 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {} SUCCS {{259 0 0 0-6795 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6795) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#42 TYPE READSLICE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-683 LOC {0 1.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{259 0 0 0-6794 {}}} SUCCS {{259 0 0 0-6796 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6796) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-684 LOC {0 1.0 1 0.43124999999999997 1 0.43124999999999997 1 0.43124999999999997} PREDS {{259 0 0 0-6795 {}}} SUCCS {{259 0 0 0-6797 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6797) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 2 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.05 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-685 LOC {1 0.0 1 0.43124999999999997 1 0.43124999999999997 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6796 {}} {258 0 0 0-6793 {}}} SUCCS {{258 0 0 0-6800 {}} {258 0 0 0-6818 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6798) {AREA_SCORE {} NAME VEC_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-686 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6838 {}}} SUCCS {{259 0 0 0-6799 {}} {130 0 0 0-6837 {}} {256 0 0 0-6838 {}}} CYCLES {}}
set a(0-6799) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#11)(0)#1 TYPE READSLICE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-687 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6798 {}}} SUCCS {{259 0 0 0-6800 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6800) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-688 LOC {1 0.13125 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6799 {}} {258 0 0 0-6797 {}}} SUCCS {{259 0 3.000 0-6801 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6801) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-689 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6800 {}} {774 0 3.000 0-6832 {}} {774 0 3.000 0-6819 {}}} SUCCS {{258 0 0 0-6811 {}} {256 0 0 0-6819 {}} {258 0 0 0-6821 {}} {256 0 0 0-6832 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6802) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-690 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6803 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6803) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#43 TYPE READSLICE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-691 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6802 {}}} SUCCS {{259 0 0 0-6804 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6804) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-692 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6803 {}}} SUCCS {{258 0 0 0-6806 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6805) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-693 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6806 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6806) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.07 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-694 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6805 {}} {258 0 0 0-6804 {}}} SUCCS {{258 0 0 0-6809 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6807) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-695 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6838 {}}} SUCCS {{259 0 0 0-6808 {}} {130 0 0 0-6837 {}} {256 0 0 0-6838 {}}} CYCLES {}}
set a(0-6808) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-696 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6807 {}}} SUCCS {{259 0 0 0-6809 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6809) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-697 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6808 {}} {258 0 0 0-6806 {}}} SUCCS {{259 0 3.000 0-6810 {}} {258 0 3.000 0-6832 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6810) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-698 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6809 {}} {774 0 3.000 0-6832 {}} {774 0 3.000 0-6819 {}}} SUCCS {{259 0 0 0-6811 {}} {256 0 0 0-6819 {}} {258 0 0 0-6820 {}} {256 0 0 0-6832 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6811) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-699 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6810 {}} {258 0 0 0-6801 {}}} SUCCS {{259 0 0 0-6812 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6812) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-700 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6811 {}} {128 0 0 0-6814 {}}} SUCCS {{258 0 0 0-6814 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6813) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-701 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6814 {}}} SUCCS {{259 0 0 0-6814 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6814) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-702 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6813 {}} {258 0 0 0-6812 {}}} SUCCS {{128 0 0 0-6812 {}} {128 0 0 0-6813 {}} {259 0 0 0-6815 {}}} CYCLES {}}
set a(0-6815) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-703 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6814 {}}} SUCCS {{258 0 3.000 0-6819 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6816) {AREA_SCORE {} NAME VEC_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-704 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6838 {}}} SUCCS {{259 0 0 0-6817 {}} {130 0 0 0-6837 {}} {256 0 0 0-6838 {}}} CYCLES {}}
set a(0-6817) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#11)(0) TYPE READSLICE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-705 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6816 {}}} SUCCS {{259 0 0 0-6818 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6818) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-706 LOC {1 0.13125 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6817 {}} {258 0 0 0-6797 {}}} SUCCS {{259 0 3.000 0-6819 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6819) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-707 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6819 {}} {259 0 3.000 0-6818 {}} {258 0 3.000 0-6815 {}} {256 0 0 0-6810 {}} {256 0 0 0-6801 {}} {774 0 0 0-6832 {}}} SUCCS {{774 0 3.000 0-6801 {}} {774 0 3.000 0-6810 {}} {774 0 0 0-6819 {}} {258 0 0 0-6832 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6820) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-708 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6810 {}}} SUCCS {{259 0 0 0-6821 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6821) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-709 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6820 {}} {258 0 0 0-6801 {}}} SUCCS {{259 0 0 0-6822 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6822) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-710 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6821 {}} {128 0 0 0-6824 {}}} SUCCS {{258 0 0 0-6824 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6823) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-711 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6824 {}}} SUCCS {{259 0 0 0-6824 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6824) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-712 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6823 {}} {258 0 0 0-6822 {}}} SUCCS {{128 0 0 0-6822 {}} {128 0 0 0-6823 {}} {259 0 0 0-6825 {}}} CYCLES {}}
set a(0-6825) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-713 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6824 {}}} SUCCS {{259 0 0 0-6826 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6826) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-714 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6825 {}} {128 0 0 0-6830 {}}} SUCCS {{258 0 0 0-6830 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6827) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-715 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6830 {}}} SUCCS {{258 0 0 0-6830 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6828) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-716 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6830 {}}} SUCCS {{258 0 0 0-6830 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6829) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-717 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6830 {}}} SUCCS {{259 0 0 0-6830 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6830) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-718 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6829 {}} {258 0 0 0-6828 {}} {258 0 0 0-6827 {}} {258 0 0 0-6826 {}}} SUCCS {{128 0 0 0-6826 {}} {128 0 0 0-6827 {}} {128 0 0 0-6828 {}} {128 0 0 0-6829 {}} {259 0 0 0-6831 {}}} CYCLES {}}
set a(0-6831) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-719 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6830 {}}} SUCCS {{259 0 3.000 0-6832 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6832) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-720 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6832 {}} {259 0 3.000 0-6831 {}} {258 0 0 0-6819 {}} {256 0 0 0-6810 {}} {258 0 3.000 0-6809 {}} {256 0 0 0-6801 {}}} SUCCS {{774 0 3.000 0-6801 {}} {774 0 3.000 0-6810 {}} {774 0 0 0-6819 {}} {774 0 0 0-6832 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6833) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-721 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6838 {}}} SUCCS {{259 0 0 0-6834 {}} {130 0 0 0-6837 {}} {256 0 0 0-6838 {}}} CYCLES {}}
set a(0-6834) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-722 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6833 {}}} SUCCS {{259 0 0 0-6835 {}} {130 0 0 0-6837 {}}} CYCLES {}}
set a(0-6835) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-723 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6834 {}}} SUCCS {{259 0 0 0-6836 {}} {130 0 0 0-6837 {}} {258 0 0 0-6838 {}}} CYCLES {}}
set a(0-6836) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-724 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6835 {}}} SUCCS {{259 0 0 0-6837 {}}} CYCLES {}}
set a(0-6837) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6138 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-725 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6836 {}} {130 0 0 0-6835 {}} {130 0 0 0-6834 {}} {130 0 0 0-6833 {}} {130 0 0 0-6832 {}} {130 0 0 0-6831 {}} {130 0 0 0-6829 {}} {130 0 0 0-6828 {}} {130 0 0 0-6827 {}} {130 0 0 0-6826 {}} {130 0 0 0-6825 {}} {130 0 0 0-6823 {}} {130 0 0 0-6822 {}} {130 0 0 0-6821 {}} {130 0 0 0-6820 {}} {130 0 0 0-6819 {}} {130 0 0 0-6818 {}} {130 0 0 0-6817 {}} {130 0 0 0-6816 {}} {130 0 0 0-6815 {}} {130 0 0 0-6813 {}} {130 0 0 0-6812 {}} {130 0 0 0-6811 {}} {130 0 0 0-6810 {}} {130 0 0 0-6809 {}} {130 0 0 0-6808 {}} {130 0 0 0-6807 {}} {130 0 0 0-6806 {}} {130 0 0 0-6805 {}} {130 0 0 0-6804 {}} {130 0 0 0-6803 {}} {130 0 0 0-6802 {}} {130 0 0 0-6801 {}} {130 0 0 0-6800 {}} {130 0 0 0-6799 {}} {130 0 0 0-6798 {}} {130 0 0 0-6797 {}} {130 0 0 0-6796 {}} {130 0 0 0-6795 {}} {130 0 0 0-6794 {}} {130 0 0 0-6793 {}} {130 0 0 0-6792 {}}} SUCCS {{129 0 0 0-6838 {}}} CYCLES {}}
set a(0-6838) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6138 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6838 {}} {129 0 0 0-6837 {}} {258 0 0 0-6835 {}} {256 0 0 0-6833 {}} {256 0 0 0-6816 {}} {256 0 0 0-6807 {}} {256 0 0 0-6798 {}} {256 0 0 0-6792 {}}} SUCCS {{774 0 0 0-6792 {}} {774 0 0 0-6798 {}} {774 0 0 0-6807 {}} {774 0 0 0-6816 {}} {774 0 0 0-6833 {}} {772 0 0 0-6838 {}}} CYCLES {}}
set a(0-6138) {CHI {0-6792 0-6793 0-6794 0-6795 0-6796 0-6797 0-6798 0-6799 0-6800 0-6801 0-6802 0-6803 0-6804 0-6805 0-6806 0-6807 0-6808 0-6809 0-6810 0-6811 0-6812 0-6813 0-6814 0-6815 0-6816 0-6817 0-6818 0-6819 0-6820 0-6821 0-6822 0-6823 0-6824 0-6825 0-6826 0-6827 0-6828 0-6829 0-6830 0-6831 0-6832 0-6833 0-6834 0-6835 0-6836 0-6837 0-6838} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-726 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-6791 {}} {258 0 0 0-6790 {}} {130 0 0 0-6789 {}} {258 0 0 0-6788 {}} {130 0 0 0-6787 {}} {130 0 0 0-6786 {}} {130 0 0 0-6785 {}} {130 0 0 0-6784 {}} {130 0 0 0-6783 {}} {64 0 0 0-6782 {}} {64 0 0 0-6137 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6791 {}} {131 0 0 0-6839 {}} {130 0 0 0-6840 {}} {130 0 0 0-6841 {}} {130 0 0 0-6842 {}} {130 0 0 0-6843 {}} {130 0 0 0-6844 {}} {130 0 0 0-6845 {}} {130 0 0 0-6846 {}} {130 0 0 0-6847 {}} {130 0 0 0-6848 {}} {64 0 0 0-6139 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6839) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3)#1 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-727 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{131 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6840 {}} {130 0 0 0-6848 {}}} CYCLES {}}
set a(0-6840) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-728 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-6839 {}} {130 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6841 {}} {130 0 0 0-6848 {}}} CYCLES {}}
set a(0-6841) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-729 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-6840 {}} {130 0 0 0-6138 {}}} SUCCS {{258 0 0 0-6845 {}} {130 0 0 0-6848 {}}} CYCLES {}}
set a(0-6842) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-730 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.8687499999999999} PREDS {{130 0 0 0-6138 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6843 {}} {130 0 0 0-6848 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6843) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#45 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-731 LOC {12 1.0 13 0.0 13 0.0 13 0.8687499999999999} PREDS {{259 0 0 0-6842 {}} {130 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6844 {}} {130 0 0 0-6848 {}}} CYCLES {}}
set a(0-6844) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-732 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-6843 {}} {130 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6845 {}} {130 0 0 0-6848 {}}} CYCLES {}}
set a(0-6845) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 2 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.05 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-733 LOC {13 0.0 13 0.8687499999999999 13 0.8687499999999999 13 0.9999998749999999 13 0.9999998749999999} PREDS {{259 0 0 0-6844 {}} {258 0 0 0-6841 {}} {130 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6846 {}} {130 0 0 0-6848 {}}} CYCLES {}}
set a(0-6846) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(10) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-734 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-6845 {}} {130 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6847 {}} {130 0 0 0-6848 {}}} CYCLES {}}
set a(0-6847) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-735 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-6846 {}} {130 0 0 0-6138 {}}} SUCCS {{259 0 0 0-6848 {}}} CYCLES {}}
set a(0-6848) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-736 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-6847 {}} {130 0 0 0-6846 {}} {130 0 0 0-6845 {}} {130 0 0 0-6844 {}} {130 0 0 0-6843 {}} {130 0 0 0-6842 {}} {130 0 0 0-6841 {}} {130 0 0 0-6840 {}} {130 0 0 0-6839 {}} {130 0 0 0-6138 {}}} SUCCS {{128 0 0 0-6855 {}} {64 0 0 0-6139 {}}} CYCLES {}}
set a(0-6849) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-737 LOC {0 1.0 11 0.0 11 0.0 11 0.0 12 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6850 {}} {130 0 0 0-6139 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6850) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#24 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-738 LOC {0 1.0 11 0.0 11 0.0 12 0.1822962} PREDS {{259 0 0 0-6849 {}}} SUCCS {{259 0 0 0-6851 {}} {130 0 0 0-6139 {}}} CYCLES {}}
set a(0-6851) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-739 LOC {0 1.0 11 0.1822962 11 0.1822962 12 0.1822962} PREDS {{259 0 0 0-6850 {}}} SUCCS {{259 0 0 0-6852 {}} {130 0 0 0-6139 {}}} CYCLES {}}
set a(0-6852) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-740 LOC {1 0.18687499999999999 11 0.1822962 11 0.1822962 11 0.6562499605 12 0.6562499605} PREDS {{259 0 0 0-6851 {}} {258 0 0 0-6225 {}}} SUCCS {{259 0 2.250 0-6853 {}} {258 0 2.250 0-6854 {}} {130 0 0 0-6139 {}}} CYCLES {}}
set a(0-6853) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-741 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 2.250 0-6852 {}}} SUCCS {{258 0 0 0-6139 {}}} CYCLES {}}
set a(0-6854) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-742 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{258 0 2.250 0-6852 {}}} SUCCS {{258 0 0 0-6139 {}}} CYCLES {}}
set a(0-6855) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-743 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-6848 {}} {772 0 0 0-6139 {}}} SUCCS {{259 0 0 0-6139 {}}} CYCLES {}}
set a(0-6856) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-744 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6896 {}}} SUCCS {{259 0 0 0-6857 {}} {130 0 0 0-6895 {}} {256 0 0 0-6896 {}}} CYCLES {}}
set a(0-6857) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-745 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6856 {}}} SUCCS {{258 0 0 0-6861 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6858) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-746 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {} SUCCS {{259 0 0 0-6859 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6859) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#46 TYPE READSLICE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-747 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6858 {}}} SUCCS {{259 0 0 0-6860 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6860) {AREA_SCORE {} NAME VEC_LOOP:conc#22 TYPE CONCATENATE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-748 LOC {0 1.0 1 0.429375 1 0.429375 1 0.429375} PREDS {{259 0 0 0-6859 {}}} SUCCS {{259 0 0 0-6861 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6861) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-749 LOC {1 0.0 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6860 {}} {258 0 0 0-6857 {}}} SUCCS {{259 0 3.000 0-6862 {}} {258 0 3.000 0-6877 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6862) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-750 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6861 {}} {774 0 3.000 0-6890 {}} {774 0 3.000 0-6877 {}}} SUCCS {{258 0 0 0-6872 {}} {256 0 0 0-6877 {}} {258 0 0 0-6879 {}} {256 0 0 0-6890 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6863) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-751 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6864 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6864) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#47 TYPE READSLICE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-752 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6863 {}}} SUCCS {{259 0 0 0-6865 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6865) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-753 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6864 {}}} SUCCS {{258 0 0 0-6867 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6866) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-754 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6867 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6867) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.07 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-755 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6866 {}} {258 0 0 0-6865 {}}} SUCCS {{258 0 0 0-6870 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6868) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-756 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6896 {}}} SUCCS {{259 0 0 0-6869 {}} {130 0 0 0-6895 {}} {256 0 0 0-6896 {}}} CYCLES {}}
set a(0-6869) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-757 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6868 {}}} SUCCS {{259 0 0 0-6870 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6870) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-758 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6869 {}} {258 0 0 0-6867 {}}} SUCCS {{259 0 3.000 0-6871 {}} {258 0 3.000 0-6890 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6871) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-759 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6870 {}} {774 0 3.000 0-6890 {}} {774 0 3.000 0-6877 {}}} SUCCS {{259 0 0 0-6872 {}} {256 0 0 0-6877 {}} {258 0 0 0-6878 {}} {256 0 0 0-6890 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6872) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-760 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6871 {}} {258 0 0 0-6862 {}}} SUCCS {{259 0 0 0-6873 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6873) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-761 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6872 {}} {128 0 0 0-6875 {}}} SUCCS {{258 0 0 0-6875 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6874) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-762 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6875 {}}} SUCCS {{259 0 0 0-6875 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6875) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-763 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6874 {}} {258 0 0 0-6873 {}}} SUCCS {{128 0 0 0-6873 {}} {128 0 0 0-6874 {}} {259 0 0 0-6876 {}}} CYCLES {}}
set a(0-6876) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-764 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6875 {}}} SUCCS {{259 0 3.000 0-6877 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6877) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-765 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6877 {}} {259 0 3.000 0-6876 {}} {256 0 0 0-6871 {}} {256 0 0 0-6862 {}} {258 0 3.000 0-6861 {}} {774 0 0 0-6890 {}}} SUCCS {{774 0 3.000 0-6862 {}} {774 0 3.000 0-6871 {}} {774 0 0 0-6877 {}} {258 0 0 0-6890 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6878) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-766 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6871 {}}} SUCCS {{259 0 0 0-6879 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6879) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-767 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6878 {}} {258 0 0 0-6862 {}}} SUCCS {{259 0 0 0-6880 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6880) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-768 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6879 {}} {128 0 0 0-6882 {}}} SUCCS {{258 0 0 0-6882 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6881) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-769 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6882 {}}} SUCCS {{259 0 0 0-6882 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6882) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-770 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6881 {}} {258 0 0 0-6880 {}}} SUCCS {{128 0 0 0-6880 {}} {128 0 0 0-6881 {}} {259 0 0 0-6883 {}}} CYCLES {}}
set a(0-6883) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-771 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6882 {}}} SUCCS {{259 0 0 0-6884 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6884) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-772 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6883 {}} {128 0 0 0-6888 {}}} SUCCS {{258 0 0 0-6888 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6885) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-773 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6888 {}}} SUCCS {{258 0 0 0-6888 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6886) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-774 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6888 {}}} SUCCS {{258 0 0 0-6888 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6887) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-775 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6888 {}}} SUCCS {{259 0 0 0-6888 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6888) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-776 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6887 {}} {258 0 0 0-6886 {}} {258 0 0 0-6885 {}} {258 0 0 0-6884 {}}} SUCCS {{128 0 0 0-6884 {}} {128 0 0 0-6885 {}} {128 0 0 0-6886 {}} {128 0 0 0-6887 {}} {259 0 0 0-6889 {}}} CYCLES {}}
set a(0-6889) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-777 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6888 {}}} SUCCS {{259 0 3.000 0-6890 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6890) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-778 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6890 {}} {259 0 3.000 0-6889 {}} {258 0 0 0-6877 {}} {256 0 0 0-6871 {}} {258 0 3.000 0-6870 {}} {256 0 0 0-6862 {}}} SUCCS {{774 0 3.000 0-6862 {}} {774 0 3.000 0-6871 {}} {774 0 0 0-6877 {}} {774 0 0 0-6890 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6891) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-779 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6896 {}}} SUCCS {{259 0 0 0-6892 {}} {130 0 0 0-6895 {}} {256 0 0 0-6896 {}}} CYCLES {}}
set a(0-6892) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-780 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6891 {}}} SUCCS {{259 0 0 0-6893 {}} {130 0 0 0-6895 {}}} CYCLES {}}
set a(0-6893) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-781 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6892 {}}} SUCCS {{259 0 0 0-6894 {}} {130 0 0 0-6895 {}} {258 0 0 0-6896 {}}} CYCLES {}}
set a(0-6894) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-782 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6893 {}}} SUCCS {{259 0 0 0-6895 {}}} CYCLES {}}
set a(0-6895) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6139 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-783 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6894 {}} {130 0 0 0-6893 {}} {130 0 0 0-6892 {}} {130 0 0 0-6891 {}} {130 0 0 0-6890 {}} {130 0 0 0-6889 {}} {130 0 0 0-6887 {}} {130 0 0 0-6886 {}} {130 0 0 0-6885 {}} {130 0 0 0-6884 {}} {130 0 0 0-6883 {}} {130 0 0 0-6881 {}} {130 0 0 0-6880 {}} {130 0 0 0-6879 {}} {130 0 0 0-6878 {}} {130 0 0 0-6877 {}} {130 0 0 0-6876 {}} {130 0 0 0-6874 {}} {130 0 0 0-6873 {}} {130 0 0 0-6872 {}} {130 0 0 0-6871 {}} {130 0 0 0-6870 {}} {130 0 0 0-6869 {}} {130 0 0 0-6868 {}} {130 0 0 0-6867 {}} {130 0 0 0-6866 {}} {130 0 0 0-6865 {}} {130 0 0 0-6864 {}} {130 0 0 0-6863 {}} {130 0 0 0-6862 {}} {130 0 0 0-6861 {}} {130 0 0 0-6860 {}} {130 0 0 0-6859 {}} {130 0 0 0-6858 {}} {130 0 0 0-6857 {}} {130 0 0 0-6856 {}}} SUCCS {{129 0 0 0-6896 {}}} CYCLES {}}
set a(0-6896) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#12.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6139 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6896 {}} {129 0 0 0-6895 {}} {258 0 0 0-6893 {}} {256 0 0 0-6891 {}} {256 0 0 0-6868 {}} {256 0 0 0-6856 {}}} SUCCS {{774 0 0 0-6856 {}} {774 0 0 0-6868 {}} {774 0 0 0-6891 {}} {772 0 0 0-6896 {}}} CYCLES {}}
set a(0-6139) {CHI {0-6856 0-6857 0-6858 0-6859 0-6860 0-6861 0-6862 0-6863 0-6864 0-6865 0-6866 0-6867 0-6868 0-6869 0-6870 0-6871 0-6872 0-6873 0-6874 0-6875 0-6876 0-6877 0-6878 0-6879 0-6880 0-6881 0-6882 0-6883 0-6884 0-6885 0-6886 0-6887 0-6888 0-6889 0-6890 0-6891 0-6892 0-6893 0-6894 0-6895 0-6896} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-784 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-6855 {}} {258 0 0 0-6854 {}} {258 0 0 0-6853 {}} {130 0 0 0-6852 {}} {130 0 0 0-6851 {}} {130 0 0 0-6850 {}} {130 0 0 0-6849 {}} {64 0 0 0-6848 {}} {64 0 0 0-6138 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6855 {}} {131 0 0 0-6897 {}} {130 0 0 0-6898 {}} {130 0 0 0-6899 {}} {130 0 0 0-6900 {}} {130 0 0 0-6901 {}} {130 0 0 0-6902 {}} {130 0 0 0-6903 {}} {130 0 0 0-6904 {}} {130 0 0 0-6905 {}} {130 0 0 0-6906 {}} {64 0 0 0-6140 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6897) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-785 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{131 0 0 0-6139 {}}} SUCCS {{259 0 0 0-6898 {}} {130 0 0 0-6906 {}}} CYCLES {}}
set a(0-6898) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-786 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{259 0 0 0-6897 {}} {130 0 0 0-6139 {}}} SUCCS {{259 0 0 0-6899 {}} {130 0 0 0-6906 {}}} CYCLES {}}
set a(0-6899) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-787 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{259 0 0 0-6898 {}} {130 0 0 0-6139 {}}} SUCCS {{258 0 0 0-6903 {}} {130 0 0 0-6906 {}}} CYCLES {}}
set a(0-6900) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-788 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8650000499999999} PREDS {{130 0 0 0-6139 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6901 {}} {130 0 0 0-6906 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6901) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#48 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-789 LOC {13 1.0 14 0.0 14 0.0 14 0.8650000499999999} PREDS {{259 0 0 0-6900 {}} {130 0 0 0-6139 {}}} SUCCS {{259 0 0 0-6902 {}} {130 0 0 0-6906 {}}} CYCLES {}}
set a(0-6902) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-790 LOC {13 1.0 14 0.8650000499999999 14 0.8650000499999999 14 0.8650000499999999} PREDS {{259 0 0 0-6901 {}} {130 0 0 0-6139 {}}} SUCCS {{259 0 0 0-6903 {}} {130 0 0 0-6906 {}}} CYCLES {}}
set a(0-6903) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-791 LOC {14 0.0 14 0.8650000499999999 14 0.8650000499999999 14 0.9999999249999999 14 0.9999999249999999} PREDS {{259 0 0 0-6902 {}} {258 0 0 0-6899 {}} {130 0 0 0-6139 {}}} SUCCS {{259 0 0 0-6904 {}} {130 0 0 0-6906 {}}} CYCLES {}}
set a(0-6904) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-792 LOC {14 0.13499995 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-6903 {}} {130 0 0 0-6139 {}}} SUCCS {{259 0 0 0-6905 {}} {130 0 0 0-6906 {}}} CYCLES {}}
set a(0-6905) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-793 LOC {14 0.13499995 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-6904 {}} {130 0 0 0-6139 {}}} SUCCS {{259 0 0 0-6906 {}}} CYCLES {}}
set a(0-6906) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-794 LOC {14 0.13499995 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-6905 {}} {130 0 0 0-6904 {}} {130 0 0 0-6903 {}} {130 0 0 0-6902 {}} {130 0 0 0-6901 {}} {130 0 0 0-6900 {}} {130 0 0 0-6899 {}} {130 0 0 0-6898 {}} {130 0 0 0-6897 {}} {130 0 0 0-6139 {}}} SUCCS {{128 0 0 0-6915 {}} {64 0 0 0-6140 {}}} CYCLES {}}
set a(0-6907) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-795 LOC {0 1.0 12 0.0 12 0.0 12 0.0 13 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6908 {}} {130 0 0 0-6140 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6908) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#49 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-796 LOC {0 1.0 12 0.0 12 0.0 13 0.1822962} PREDS {{259 0 0 0-6907 {}}} SUCCS {{259 0 0 0-6909 {}} {130 0 0 0-6140 {}}} CYCLES {}}
set a(0-6909) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-797 LOC {0 1.0 12 0.1822962 12 0.1822962 13 0.1822962} PREDS {{259 0 0 0-6908 {}}} SUCCS {{259 0 0 0-6910 {}} {130 0 0 0-6140 {}}} CYCLES {}}
set a(0-6910) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-798 LOC {1 0.18687499999999999 12 0.1822962 12 0.1822962 12 0.6562499605 13 0.6562499605} PREDS {{259 0 0 0-6909 {}} {258 0 0 0-6409 {}}} SUCCS {{259 0 0 0-6911 {}} {258 0 0 0-6913 {}} {130 0 0 0-6140 {}}} CYCLES {}}
set a(0-6911) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#36 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-799 LOC {1 0.66082885 12 0.6562500499999999 12 0.6562500499999999 13 0.6562500499999999} PREDS {{259 0 0 0-6910 {}}} SUCCS {{259 0 2.250 0-6912 {}} {130 0 0 0-6140 {}}} CYCLES {}}
set a(0-6912) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-800 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 2.250 0-6911 {}}} SUCCS {{258 0 0 0-6140 {}}} CYCLES {}}
set a(0-6913) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-801 LOC {1 0.66082885 12 0.6562500499999999 12 0.6562500499999999 13 0.6562500499999999} PREDS {{258 0 0 0-6910 {}}} SUCCS {{259 0 2.250 0-6914 {}} {130 0 0 0-6140 {}}} CYCLES {}}
set a(0-6914) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-802 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 2.250 0-6913 {}}} SUCCS {{258 0 0 0-6140 {}}} CYCLES {}}
set a(0-6915) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-803 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-6906 {}} {772 0 0 0-6140 {}}} SUCCS {{259 0 0 0-6140 {}}} CYCLES {}}
set a(0-6916) {AREA_SCORE {} NAME VEC_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-804 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {{774 0 0 0-6962 {}}} SUCCS {{259 0 0 0-6917 {}} {130 0 0 0-6961 {}} {256 0 0 0-6962 {}}} CYCLES {}}
set a(0-6917) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#13)(11-2) TYPE READSLICE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-805 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6916 {}}} SUCCS {{258 0 0 0-6921 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6918) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-806 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.433125} PREDS {} SUCCS {{259 0 0 0-6919 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6919) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#50 TYPE READSLICE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-807 LOC {0 1.0 1 0.0 1 0.0 1 0.433125} PREDS {{259 0 0 0-6918 {}}} SUCCS {{259 0 0 0-6920 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6920) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-808 LOC {0 1.0 1 0.433125 1 0.433125 1 0.433125} PREDS {{259 0 0 0-6919 {}}} SUCCS {{259 0 0 0-6921 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6921) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.03 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-809 LOC {1 0.0 1 0.433125 1 0.433125 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-6920 {}} {258 0 0 0-6917 {}}} SUCCS {{258 0 0 0-6924 {}} {258 0 0 0-6942 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6922) {AREA_SCORE {} NAME VEC_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-810 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-6962 {}}} SUCCS {{259 0 0 0-6923 {}} {130 0 0 0-6961 {}} {256 0 0 0-6962 {}}} CYCLES {}}
set a(0-6923) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#13)(1-0)#1 TYPE READSLICE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-811 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-6922 {}}} SUCCS {{259 0 0 0-6924 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6924) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-812 LOC {1 0.129375 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-6923 {}} {258 0 0 0-6921 {}}} SUCCS {{259 0 3.000 0-6925 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6925) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-813 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6924 {}} {774 0 3.000 0-6956 {}} {774 0 3.000 0-6943 {}}} SUCCS {{258 0 0 0-6935 {}} {256 0 0 0-6943 {}} {258 0 0 0-6945 {}} {256 0 0 0-6956 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6926) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-814 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6927 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6927) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#51 TYPE READSLICE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-815 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6926 {}}} SUCCS {{259 0 0 0-6928 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6928) {AREA_SCORE {} NAME VEC_LOOP:conc#25 TYPE CONCATENATE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-816 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6927 {}}} SUCCS {{258 0 0 0-6930 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6929) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-817 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6930 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6930) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.07 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-818 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6929 {}} {258 0 0 0-6928 {}}} SUCCS {{258 0 0 0-6933 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6931) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-819 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-6962 {}}} SUCCS {{259 0 0 0-6932 {}} {130 0 0 0-6961 {}} {256 0 0 0-6962 {}}} CYCLES {}}
set a(0-6932) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-820 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6931 {}}} SUCCS {{259 0 0 0-6933 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6933) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-821 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6932 {}} {258 0 0 0-6930 {}}} SUCCS {{259 0 3.000 0-6934 {}} {258 0 3.000 0-6956 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6934) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-822 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6933 {}} {774 0 3.000 0-6956 {}} {774 0 3.000 0-6943 {}}} SUCCS {{259 0 0 0-6935 {}} {256 0 0 0-6943 {}} {258 0 0 0-6944 {}} {256 0 0 0-6956 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6935) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-823 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6934 {}} {258 0 0 0-6925 {}}} SUCCS {{259 0 0 0-6936 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6936) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-824 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6935 {}} {128 0 0 0-6938 {}}} SUCCS {{258 0 0 0-6938 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6937) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-825 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6938 {}}} SUCCS {{259 0 0 0-6938 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6938) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-826 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6937 {}} {258 0 0 0-6936 {}}} SUCCS {{128 0 0 0-6936 {}} {128 0 0 0-6937 {}} {259 0 0 0-6939 {}}} CYCLES {}}
set a(0-6939) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-827 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6938 {}}} SUCCS {{258 0 3.000 0-6943 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6940) {AREA_SCORE {} NAME VEC_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-828 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-6962 {}}} SUCCS {{259 0 0 0-6941 {}} {130 0 0 0-6961 {}} {256 0 0 0-6962 {}}} CYCLES {}}
set a(0-6941) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#13)(1-0) TYPE READSLICE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-829 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-6940 {}}} SUCCS {{259 0 0 0-6942 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6942) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-830 LOC {1 0.129375 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6941 {}} {258 0 0 0-6921 {}}} SUCCS {{259 0 3.000 0-6943 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6943) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-831 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-6943 {}} {259 0 3.000 0-6942 {}} {258 0 3.000 0-6939 {}} {256 0 0 0-6934 {}} {256 0 0 0-6925 {}} {774 0 0 0-6956 {}}} SUCCS {{774 0 3.000 0-6925 {}} {774 0 3.000 0-6934 {}} {774 0 0 0-6943 {}} {258 0 0 0-6956 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6944) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-832 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6934 {}}} SUCCS {{259 0 0 0-6945 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6945) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-833 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-6944 {}} {258 0 0 0-6925 {}}} SUCCS {{259 0 0 0-6946 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6946) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-834 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-6945 {}} {128 0 0 0-6948 {}}} SUCCS {{258 0 0 0-6948 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6947) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-835 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-6948 {}}} SUCCS {{259 0 0 0-6948 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6948) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-836 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-6947 {}} {258 0 0 0-6946 {}}} SUCCS {{128 0 0 0-6946 {}} {128 0 0 0-6947 {}} {259 0 0 0-6949 {}}} CYCLES {}}
set a(0-6949) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-837 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6948 {}}} SUCCS {{259 0 0 0-6950 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6950) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-838 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-6949 {}} {128 0 0 0-6954 {}}} SUCCS {{258 0 0 0-6954 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6951) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-839 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6954 {}}} SUCCS {{258 0 0 0-6954 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6952) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-840 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6954 {}}} SUCCS {{258 0 0 0-6954 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6953) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-841 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-6954 {}}} SUCCS {{259 0 0 0-6954 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6954) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-842 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-6953 {}} {258 0 0 0-6952 {}} {258 0 0 0-6951 {}} {258 0 0 0-6950 {}}} SUCCS {{128 0 0 0-6950 {}} {128 0 0 0-6951 {}} {128 0 0 0-6952 {}} {128 0 0 0-6953 {}} {259 0 0 0-6955 {}}} CYCLES {}}
set a(0-6955) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-843 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-6954 {}}} SUCCS {{259 0 3.000 0-6956 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6956) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-844 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-6956 {}} {259 0 3.000 0-6955 {}} {258 0 0 0-6943 {}} {256 0 0 0-6934 {}} {258 0 3.000 0-6933 {}} {256 0 0 0-6925 {}}} SUCCS {{774 0 3.000 0-6925 {}} {774 0 3.000 0-6934 {}} {774 0 0 0-6943 {}} {774 0 0 0-6956 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6957) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-845 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-6962 {}}} SUCCS {{259 0 0 0-6958 {}} {130 0 0 0-6961 {}} {256 0 0 0-6962 {}}} CYCLES {}}
set a(0-6958) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-846 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-6957 {}}} SUCCS {{259 0 0 0-6959 {}} {130 0 0 0-6961 {}}} CYCLES {}}
set a(0-6959) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-847 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-6958 {}}} SUCCS {{259 0 0 0-6960 {}} {130 0 0 0-6961 {}} {258 0 0 0-6962 {}}} CYCLES {}}
set a(0-6960) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-848 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6959 {}}} SUCCS {{259 0 0 0-6961 {}}} CYCLES {}}
set a(0-6961) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6140 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-849 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-6960 {}} {130 0 0 0-6959 {}} {130 0 0 0-6958 {}} {130 0 0 0-6957 {}} {130 0 0 0-6956 {}} {130 0 0 0-6955 {}} {130 0 0 0-6953 {}} {130 0 0 0-6952 {}} {130 0 0 0-6951 {}} {130 0 0 0-6950 {}} {130 0 0 0-6949 {}} {130 0 0 0-6947 {}} {130 0 0 0-6946 {}} {130 0 0 0-6945 {}} {130 0 0 0-6944 {}} {130 0 0 0-6943 {}} {130 0 0 0-6942 {}} {130 0 0 0-6941 {}} {130 0 0 0-6940 {}} {130 0 0 0-6939 {}} {130 0 0 0-6937 {}} {130 0 0 0-6936 {}} {130 0 0 0-6935 {}} {130 0 0 0-6934 {}} {130 0 0 0-6933 {}} {130 0 0 0-6932 {}} {130 0 0 0-6931 {}} {130 0 0 0-6930 {}} {130 0 0 0-6929 {}} {130 0 0 0-6928 {}} {130 0 0 0-6927 {}} {130 0 0 0-6926 {}} {130 0 0 0-6925 {}} {130 0 0 0-6924 {}} {130 0 0 0-6923 {}} {130 0 0 0-6922 {}} {130 0 0 0-6921 {}} {130 0 0 0-6920 {}} {130 0 0 0-6919 {}} {130 0 0 0-6918 {}} {130 0 0 0-6917 {}} {130 0 0 0-6916 {}}} SUCCS {{129 0 0 0-6962 {}}} CYCLES {}}
set a(0-6962) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#13.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6140 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-6962 {}} {129 0 0 0-6961 {}} {258 0 0 0-6959 {}} {256 0 0 0-6957 {}} {256 0 0 0-6940 {}} {256 0 0 0-6931 {}} {256 0 0 0-6922 {}} {256 0 0 0-6916 {}}} SUCCS {{774 0 0 0-6916 {}} {774 0 0 0-6922 {}} {774 0 0 0-6931 {}} {774 0 0 0-6940 {}} {774 0 0 0-6957 {}} {772 0 0 0-6962 {}}} CYCLES {}}
set a(0-6140) {CHI {0-6916 0-6917 0-6918 0-6919 0-6920 0-6921 0-6922 0-6923 0-6924 0-6925 0-6926 0-6927 0-6928 0-6929 0-6930 0-6931 0-6932 0-6933 0-6934 0-6935 0-6936 0-6937 0-6938 0-6939 0-6940 0-6941 0-6942 0-6943 0-6944 0-6945 0-6946 0-6947 0-6948 0-6949 0-6950 0-6951 0-6952 0-6953 0-6954 0-6955 0-6956 0-6957 0-6958 0-6959 0-6960 0-6961 0-6962} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-850 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-6915 {}} {258 0 0 0-6914 {}} {130 0 0 0-6913 {}} {258 0 0 0-6912 {}} {130 0 0 0-6911 {}} {130 0 0 0-6910 {}} {130 0 0 0-6909 {}} {130 0 0 0-6908 {}} {130 0 0 0-6907 {}} {64 0 0 0-6906 {}} {64 0 0 0-6139 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6915 {}} {131 0 0 0-6963 {}} {130 0 0 0-6964 {}} {130 0 0 0-6965 {}} {130 0 0 0-6966 {}} {130 0 0 0-6967 {}} {130 0 0 0-6968 {}} {130 0 0 0-6969 {}} {130 0 0 0-6970 {}} {130 0 0 0-6971 {}} {130 0 0 0-6972 {}} {64 0 0 0-6141 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6963) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-851 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{131 0 0 0-6140 {}}} SUCCS {{259 0 0 0-6964 {}} {130 0 0 0-6972 {}}} CYCLES {}}
set a(0-6964) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-852 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{259 0 0 0-6963 {}} {130 0 0 0-6140 {}}} SUCCS {{259 0 0 0-6965 {}} {130 0 0 0-6972 {}}} CYCLES {}}
set a(0-6965) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-853 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{259 0 0 0-6964 {}} {130 0 0 0-6140 {}}} SUCCS {{258 0 0 0-6969 {}} {130 0 0 0-6972 {}}} CYCLES {}}
set a(0-6966) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-854 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.8650000499999999} PREDS {{130 0 0 0-6140 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6967 {}} {130 0 0 0-6972 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6967) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#52 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-855 LOC {14 1.0 15 0.0 15 0.0 15 0.8650000499999999} PREDS {{259 0 0 0-6966 {}} {130 0 0 0-6140 {}}} SUCCS {{259 0 0 0-6968 {}} {130 0 0 0-6972 {}}} CYCLES {}}
set a(0-6968) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-856 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{259 0 0 0-6967 {}} {130 0 0 0-6140 {}}} SUCCS {{259 0 0 0-6969 {}} {130 0 0 0-6972 {}}} CYCLES {}}
set a(0-6969) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-857 LOC {15 0.0 15 0.8650000499999999 15 0.8650000499999999 15 0.9999999249999999 15 0.9999999249999999} PREDS {{259 0 0 0-6968 {}} {258 0 0 0-6965 {}} {130 0 0 0-6140 {}}} SUCCS {{259 0 0 0-6970 {}} {130 0 0 0-6972 {}}} CYCLES {}}
set a(0-6970) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-858 LOC {15 0.13499995 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-6969 {}} {130 0 0 0-6140 {}}} SUCCS {{259 0 0 0-6971 {}} {130 0 0 0-6972 {}}} CYCLES {}}
set a(0-6971) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-859 LOC {15 0.13499995 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-6970 {}} {130 0 0 0-6140 {}}} SUCCS {{259 0 0 0-6972 {}}} CYCLES {}}
set a(0-6972) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-860 LOC {15 0.13499995 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-6971 {}} {130 0 0 0-6970 {}} {130 0 0 0-6969 {}} {130 0 0 0-6968 {}} {130 0 0 0-6967 {}} {130 0 0 0-6966 {}} {130 0 0 0-6965 {}} {130 0 0 0-6964 {}} {130 0 0 0-6963 {}} {130 0 0 0-6140 {}}} SUCCS {{128 0 0 0-6979 {}} {64 0 0 0-6141 {}}} CYCLES {}}
set a(0-6973) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-861 LOC {0 1.0 13 0.0 13 0.0 13 0.0 14 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-6974 {}} {130 0 0 0-6141 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-6974) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#53 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-862 LOC {0 1.0 13 0.0 13 0.0 14 0.1822962} PREDS {{259 0 0 0-6973 {}}} SUCCS {{259 0 0 0-6975 {}} {130 0 0 0-6141 {}}} CYCLES {}}
set a(0-6975) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-863 LOC {0 1.0 13 0.1822962 13 0.1822962 14 0.1822962} PREDS {{259 0 0 0-6974 {}}} SUCCS {{259 0 0 0-6976 {}} {130 0 0 0-6141 {}}} CYCLES {}}
set a(0-6976) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-864 LOC {1 0.18687499999999999 13 0.1822962 13 0.1822962 13 0.6562499605 14 0.6562499605} PREDS {{259 0 0 0-6975 {}} {258 0 0 0-6225 {}}} SUCCS {{259 0 2.250 0-6977 {}} {258 0 2.250 0-6978 {}} {130 0 0 0-6141 {}}} CYCLES {}}
set a(0-6977) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-865 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 2.250 0-6976 {}}} SUCCS {{258 0 0 0-6141 {}}} CYCLES {}}
set a(0-6978) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-866 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{258 0 2.250 0-6976 {}}} SUCCS {{258 0 0 0-6141 {}}} CYCLES {}}
set a(0-6979) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-867 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-6972 {}} {772 0 0 0-6141 {}}} SUCCS {{259 0 0 0-6141 {}}} CYCLES {}}
set a(0-6980) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-868 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-7020 {}}} SUCCS {{259 0 0 0-6981 {}} {130 0 0 0-7019 {}} {256 0 0 0-7020 {}}} CYCLES {}}
set a(0-6981) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-869 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6980 {}}} SUCCS {{258 0 0 0-6985 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6982) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-870 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {} SUCCS {{259 0 0 0-6983 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6983) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#54 TYPE READSLICE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-871 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6982 {}}} SUCCS {{259 0 0 0-6984 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6984) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-872 LOC {0 1.0 1 0.429375 1 0.429375 1 0.429375} PREDS {{259 0 0 0-6983 {}}} SUCCS {{259 0 0 0-6985 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6985) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-873 LOC {1 0.0 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6984 {}} {258 0 0 0-6981 {}}} SUCCS {{259 0 3.000 0-6986 {}} {258 0 3.000 0-7001 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6986) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-874 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6985 {}} {774 0 3.000 0-7014 {}} {774 0 3.000 0-7001 {}}} SUCCS {{258 0 0 0-6996 {}} {256 0 0 0-7001 {}} {258 0 0 0-7003 {}} {256 0 0 0-7014 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6987) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-875 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6988 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6988) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#55 TYPE READSLICE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-876 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-6987 {}}} SUCCS {{259 0 0 0-6989 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6989) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-877 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-6988 {}}} SUCCS {{258 0 0 0-6991 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6990) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-878 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-6991 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6991) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.07 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-879 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-6990 {}} {258 0 0 0-6989 {}}} SUCCS {{258 0 0 0-6994 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6992) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-880 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-7020 {}}} SUCCS {{259 0 0 0-6993 {}} {130 0 0 0-7019 {}} {256 0 0 0-7020 {}}} CYCLES {}}
set a(0-6993) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-881 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-6992 {}}} SUCCS {{259 0 0 0-6994 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6994) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-882 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-6993 {}} {258 0 0 0-6991 {}}} SUCCS {{259 0 3.000 0-6995 {}} {258 0 3.000 0-7014 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6995) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-883 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-6994 {}} {774 0 3.000 0-7014 {}} {774 0 3.000 0-7001 {}}} SUCCS {{259 0 0 0-6996 {}} {256 0 0 0-7001 {}} {258 0 0 0-7002 {}} {256 0 0 0-7014 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6996) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-884 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-6995 {}} {258 0 0 0-6986 {}}} SUCCS {{259 0 0 0-6997 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6997) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-885 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-6996 {}} {128 0 0 0-6999 {}}} SUCCS {{258 0 0 0-6999 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6998) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-886 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-6999 {}}} SUCCS {{259 0 0 0-6999 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-6999) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-887 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-6998 {}} {258 0 0 0-6997 {}}} SUCCS {{128 0 0 0-6997 {}} {128 0 0 0-6998 {}} {259 0 0 0-7000 {}}} CYCLES {}}
set a(0-7000) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-888 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-6999 {}}} SUCCS {{259 0 3.000 0-7001 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7001) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-889 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-7001 {}} {259 0 3.000 0-7000 {}} {256 0 0 0-6995 {}} {256 0 0 0-6986 {}} {258 0 3.000 0-6985 {}} {774 0 0 0-7014 {}}} SUCCS {{774 0 3.000 0-6986 {}} {774 0 3.000 0-6995 {}} {774 0 0 0-7001 {}} {258 0 0 0-7014 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7002) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-890 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-6995 {}}} SUCCS {{259 0 0 0-7003 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7003) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-891 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-7002 {}} {258 0 0 0-6986 {}}} SUCCS {{259 0 0 0-7004 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7004) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-892 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-7003 {}} {128 0 0 0-7006 {}}} SUCCS {{258 0 0 0-7006 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7005) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-893 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-7006 {}}} SUCCS {{259 0 0 0-7006 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7006) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-894 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-7005 {}} {258 0 0 0-7004 {}}} SUCCS {{128 0 0 0-7004 {}} {128 0 0 0-7005 {}} {259 0 0 0-7007 {}}} CYCLES {}}
set a(0-7007) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-895 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-7006 {}}} SUCCS {{259 0 0 0-7008 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7008) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-896 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-7007 {}} {128 0 0 0-7012 {}}} SUCCS {{258 0 0 0-7012 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7009) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-897 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-7012 {}}} SUCCS {{258 0 0 0-7012 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7010) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-898 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-7012 {}}} SUCCS {{258 0 0 0-7012 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7011) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-899 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-7012 {}}} SUCCS {{259 0 0 0-7012 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7012) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-900 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-7011 {}} {258 0 0 0-7010 {}} {258 0 0 0-7009 {}} {258 0 0 0-7008 {}}} SUCCS {{128 0 0 0-7008 {}} {128 0 0 0-7009 {}} {128 0 0 0-7010 {}} {128 0 0 0-7011 {}} {259 0 0 0-7013 {}}} CYCLES {}}
set a(0-7013) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-901 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-7012 {}}} SUCCS {{259 0 3.000 0-7014 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7014) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-902 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-7014 {}} {259 0 3.000 0-7013 {}} {258 0 0 0-7001 {}} {256 0 0 0-6995 {}} {258 0 3.000 0-6994 {}} {256 0 0 0-6986 {}}} SUCCS {{774 0 3.000 0-6986 {}} {774 0 3.000 0-6995 {}} {774 0 0 0-7001 {}} {774 0 0 0-7014 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7015) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-903 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-7020 {}}} SUCCS {{259 0 0 0-7016 {}} {130 0 0 0-7019 {}} {256 0 0 0-7020 {}}} CYCLES {}}
set a(0-7016) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-904 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-7015 {}}} SUCCS {{259 0 0 0-7017 {}} {130 0 0 0-7019 {}}} CYCLES {}}
set a(0-7017) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-905 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-7016 {}}} SUCCS {{259 0 0 0-7018 {}} {130 0 0 0-7019 {}} {258 0 0 0-7020 {}}} CYCLES {}}
set a(0-7018) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-906 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-7017 {}}} SUCCS {{259 0 0 0-7019 {}}} CYCLES {}}
set a(0-7019) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6141 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-907 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-7018 {}} {130 0 0 0-7017 {}} {130 0 0 0-7016 {}} {130 0 0 0-7015 {}} {130 0 0 0-7014 {}} {130 0 0 0-7013 {}} {130 0 0 0-7011 {}} {130 0 0 0-7010 {}} {130 0 0 0-7009 {}} {130 0 0 0-7008 {}} {130 0 0 0-7007 {}} {130 0 0 0-7005 {}} {130 0 0 0-7004 {}} {130 0 0 0-7003 {}} {130 0 0 0-7002 {}} {130 0 0 0-7001 {}} {130 0 0 0-7000 {}} {130 0 0 0-6998 {}} {130 0 0 0-6997 {}} {130 0 0 0-6996 {}} {130 0 0 0-6995 {}} {130 0 0 0-6994 {}} {130 0 0 0-6993 {}} {130 0 0 0-6992 {}} {130 0 0 0-6991 {}} {130 0 0 0-6990 {}} {130 0 0 0-6989 {}} {130 0 0 0-6988 {}} {130 0 0 0-6987 {}} {130 0 0 0-6986 {}} {130 0 0 0-6985 {}} {130 0 0 0-6984 {}} {130 0 0 0-6983 {}} {130 0 0 0-6982 {}} {130 0 0 0-6981 {}} {130 0 0 0-6980 {}}} SUCCS {{129 0 0 0-7020 {}}} CYCLES {}}
set a(0-7020) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6141 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-7020 {}} {129 0 0 0-7019 {}} {258 0 0 0-7017 {}} {256 0 0 0-7015 {}} {256 0 0 0-6992 {}} {256 0 0 0-6980 {}}} SUCCS {{774 0 0 0-6980 {}} {774 0 0 0-6992 {}} {774 0 0 0-7015 {}} {772 0 0 0-7020 {}}} CYCLES {}}
set a(0-6141) {CHI {0-6980 0-6981 0-6982 0-6983 0-6984 0-6985 0-6986 0-6987 0-6988 0-6989 0-6990 0-6991 0-6992 0-6993 0-6994 0-6995 0-6996 0-6997 0-6998 0-6999 0-7000 0-7001 0-7002 0-7003 0-7004 0-7005 0-7006 0-7007 0-7008 0-7009 0-7010 0-7011 0-7012 0-7013 0-7014 0-7015 0-7016 0-7017 0-7018 0-7019 0-7020} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-908 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-6979 {}} {258 0 0 0-6978 {}} {258 0 0 0-6977 {}} {130 0 0 0-6976 {}} {130 0 0 0-6975 {}} {130 0 0 0-6974 {}} {130 0 0 0-6973 {}} {64 0 0 0-6972 {}} {64 0 0 0-6140 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-6979 {}} {131 0 0 0-7021 {}} {130 0 0 0-7022 {}} {130 0 0 0-7023 {}} {130 0 0 0-7024 {}} {130 0 0 0-7025 {}} {130 0 0 0-7026 {}} {130 0 0 0-7027 {}} {130 0 0 0-7028 {}} {130 0 0 0-7029 {}} {130 0 0 0-7030 {}} {64 0 0 0-6142 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-7021) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-909 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{131 0 0 0-6141 {}}} SUCCS {{259 0 0 0-7022 {}} {130 0 0 0-7030 {}}} CYCLES {}}
set a(0-7022) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-910 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{259 0 0 0-7021 {}} {130 0 0 0-6141 {}}} SUCCS {{259 0 0 0-7023 {}} {130 0 0 0-7030 {}}} CYCLES {}}
set a(0-7023) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-911 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{259 0 0 0-7022 {}} {130 0 0 0-6141 {}}} SUCCS {{258 0 0 0-7027 {}} {130 0 0 0-7030 {}}} CYCLES {}}
set a(0-7024) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-912 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.8650000499999999} PREDS {{130 0 0 0-6141 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-7025 {}} {130 0 0 0-7030 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-7025) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#56 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-913 LOC {15 1.0 16 0.0 16 0.0 16 0.8650000499999999} PREDS {{259 0 0 0-7024 {}} {130 0 0 0-6141 {}}} SUCCS {{259 0 0 0-7026 {}} {130 0 0 0-7030 {}}} CYCLES {}}
set a(0-7026) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-914 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{259 0 0 0-7025 {}} {130 0 0 0-6141 {}}} SUCCS {{259 0 0 0-7027 {}} {130 0 0 0-7030 {}}} CYCLES {}}
set a(0-7027) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-915 LOC {16 0.0 16 0.8650000499999999 16 0.8650000499999999 16 0.9999999249999999 16 0.9999999249999999} PREDS {{259 0 0 0-7026 {}} {258 0 0 0-7023 {}} {130 0 0 0-6141 {}}} SUCCS {{259 0 0 0-7028 {}} {130 0 0 0-7030 {}}} CYCLES {}}
set a(0-7028) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-916 LOC {16 0.13499995 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-7027 {}} {130 0 0 0-6141 {}}} SUCCS {{259 0 0 0-7029 {}} {130 0 0 0-7030 {}}} CYCLES {}}
set a(0-7029) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-917 LOC {16 0.13499995 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-7028 {}} {130 0 0 0-6141 {}}} SUCCS {{259 0 0 0-7030 {}}} CYCLES {}}
set a(0-7030) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-918 LOC {16 0.13499995 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-7029 {}} {130 0 0 0-7028 {}} {130 0 0 0-7027 {}} {130 0 0 0-7026 {}} {130 0 0 0-7025 {}} {130 0 0 0-7024 {}} {130 0 0 0-7023 {}} {130 0 0 0-7022 {}} {130 0 0 0-7021 {}} {130 0 0 0-6141 {}}} SUCCS {{128 0 0 0-7039 {}} {64 0 0 0-6142 {}}} CYCLES {}}
set a(0-7031) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-919 LOC {0 1.0 14 0.0 14 0.0 14 0.0 15 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-7032 {}} {130 0 0 0-6142 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-7032) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#57 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-920 LOC {0 1.0 14 0.0 14 0.0 15 0.1822962} PREDS {{259 0 0 0-7031 {}}} SUCCS {{259 0 0 0-7033 {}} {130 0 0 0-6142 {}}} CYCLES {}}
set a(0-7033) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-921 LOC {0 1.0 14 0.1822962 14 0.1822962 15 0.1822962} PREDS {{259 0 0 0-7032 {}}} SUCCS {{259 0 0 0-7034 {}} {130 0 0 0-6142 {}}} CYCLES {}}
set a(0-7034) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-922 LOC {1 0.18687499999999999 14 0.1822962 14 0.1822962 14 0.6562499605 15 0.6562499605} PREDS {{259 0 0 0-7033 {}} {258 0 0 0-6284 {}}} SUCCS {{259 0 0 0-7035 {}} {258 0 0 0-7037 {}} {130 0 0 0-6142 {}}} CYCLES {}}
set a(0-7035) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#37 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-923 LOC {1 0.66082885 14 0.6562500499999999 14 0.6562500499999999 15 0.6562500499999999} PREDS {{259 0 0 0-7034 {}}} SUCCS {{259 0 2.250 0-7036 {}} {130 0 0 0-6142 {}}} CYCLES {}}
set a(0-7036) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-924 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 2.250 0-7035 {}}} SUCCS {{258 0 0 0-6142 {}}} CYCLES {}}
set a(0-7037) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-925 LOC {1 0.66082885 14 0.6562500499999999 14 0.6562500499999999 15 0.6562500499999999} PREDS {{258 0 0 0-7034 {}}} SUCCS {{259 0 2.250 0-7038 {}} {130 0 0 0-6142 {}}} CYCLES {}}
set a(0-7038) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-926 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 2.250 0-7037 {}}} SUCCS {{258 0 0 0-6142 {}}} CYCLES {}}
set a(0-7039) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-927 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-7030 {}} {772 0 0 0-6142 {}}} SUCCS {{259 0 0 0-6142 {}}} CYCLES {}}
set a(0-7040) {AREA_SCORE {} NAME VEC_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-928 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{774 0 0 0-7086 {}}} SUCCS {{259 0 0 0-7041 {}} {130 0 0 0-7085 {}} {256 0 0 0-7086 {}}} CYCLES {}}
set a(0-7041) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#15)(11-1) TYPE READSLICE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-929 LOC {0 1.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{259 0 0 0-7040 {}}} SUCCS {{258 0 0 0-7045 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7042) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-930 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {} SUCCS {{259 0 0 0-7043 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7043) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#58 TYPE READSLICE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-931 LOC {0 1.0 1 0.0 1 0.0 1 0.43124999999999997} PREDS {{259 0 0 0-7042 {}}} SUCCS {{259 0 0 0-7044 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7044) {AREA_SCORE {} NAME VEC_LOOP:conc#28 TYPE CONCATENATE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-932 LOC {0 1.0 1 0.43124999999999997 1 0.43124999999999997 1 0.43124999999999997} PREDS {{259 0 0 0-7043 {}}} SUCCS {{259 0 0 0-7045 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7045) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 2 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.05 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-933 LOC {1 0.0 1 0.43124999999999997 1 0.43124999999999997 1 0.562499875 1 0.562499875} PREDS {{259 0 0 0-7044 {}} {258 0 0 0-7041 {}}} SUCCS {{258 0 0 0-7048 {}} {258 0 0 0-7066 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7046) {AREA_SCORE {} NAME VEC_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-934 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5625} PREDS {{774 0 0 0-7086 {}}} SUCCS {{259 0 0 0-7047 {}} {130 0 0 0-7085 {}} {256 0 0 0-7086 {}}} CYCLES {}}
set a(0-7047) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#15)(0)#1 TYPE READSLICE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-935 LOC {0 1.0 1 0.0 1 0.0 1 0.5625} PREDS {{259 0 0 0-7046 {}}} SUCCS {{259 0 0 0-7048 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7048) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-936 LOC {1 0.13125 1 0.5625 1 0.5625 1 0.5625} PREDS {{259 0 0 0-7047 {}} {258 0 0 0-7045 {}}} SUCCS {{259 0 3.000 0-7049 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7049) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-937 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-7048 {}} {774 0 3.000 0-7080 {}} {774 0 3.000 0-7067 {}}} SUCCS {{258 0 0 0-7059 {}} {256 0 0 0-7067 {}} {258 0 0 0-7069 {}} {256 0 0 0-7080 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7050) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-938 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-7051 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7051) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#59 TYPE READSLICE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-939 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-7050 {}}} SUCCS {{259 0 0 0-7052 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7052) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-940 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-7051 {}}} SUCCS {{258 0 0 0-7054 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7053) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-941 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-7054 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7054) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.07 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-942 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-7053 {}} {258 0 0 0-7052 {}}} SUCCS {{258 0 0 0-7057 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7055) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-943 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-7086 {}}} SUCCS {{259 0 0 0-7056 {}} {130 0 0 0-7085 {}} {256 0 0 0-7086 {}}} CYCLES {}}
set a(0-7056) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-944 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-7055 {}}} SUCCS {{259 0 0 0-7057 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7057) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-945 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-7056 {}} {258 0 0 0-7054 {}}} SUCCS {{259 0 3.000 0-7058 {}} {258 0 3.000 0-7080 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7058) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-946 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-7057 {}} {774 0 3.000 0-7080 {}} {774 0 3.000 0-7067 {}}} SUCCS {{259 0 0 0-7059 {}} {256 0 0 0-7067 {}} {258 0 0 0-7068 {}} {256 0 0 0-7080 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7059) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-947 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-7058 {}} {258 0 0 0-7049 {}}} SUCCS {{259 0 0 0-7060 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7060) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-948 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-7059 {}} {128 0 0 0-7062 {}}} SUCCS {{258 0 0 0-7062 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7061) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-949 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-7062 {}}} SUCCS {{259 0 0 0-7062 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7062) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-950 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-7061 {}} {258 0 0 0-7060 {}}} SUCCS {{128 0 0 0-7060 {}} {128 0 0 0-7061 {}} {259 0 0 0-7063 {}}} CYCLES {}}
set a(0-7063) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-951 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-7062 {}}} SUCCS {{258 0 3.000 0-7067 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7064) {AREA_SCORE {} NAME VEC_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-952 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.5625} PREDS {{774 0 0 0-7086 {}}} SUCCS {{259 0 0 0-7065 {}} {130 0 0 0-7085 {}} {256 0 0 0-7086 {}}} CYCLES {}}
set a(0-7065) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#15)(0) TYPE READSLICE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-953 LOC {0 1.0 1 0.0 1 0.0 5 0.5625} PREDS {{259 0 0 0-7064 {}}} SUCCS {{259 0 0 0-7066 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7066) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-954 LOC {1 0.13125 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-7065 {}} {258 0 0 0-7045 {}}} SUCCS {{259 0 3.000 0-7067 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7067) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-955 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-7067 {}} {259 0 3.000 0-7066 {}} {258 0 3.000 0-7063 {}} {256 0 0 0-7058 {}} {256 0 0 0-7049 {}} {774 0 0 0-7080 {}}} SUCCS {{774 0 3.000 0-7049 {}} {774 0 3.000 0-7058 {}} {774 0 0 0-7067 {}} {258 0 0 0-7080 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7068) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-956 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-7058 {}}} SUCCS {{259 0 0 0-7069 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7069) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-957 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-7068 {}} {258 0 0 0-7049 {}}} SUCCS {{259 0 0 0-7070 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7070) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-958 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-7069 {}} {128 0 0 0-7072 {}}} SUCCS {{258 0 0 0-7072 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7071) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-959 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-7072 {}}} SUCCS {{259 0 0 0-7072 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7072) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-960 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-7071 {}} {258 0 0 0-7070 {}}} SUCCS {{128 0 0 0-7070 {}} {128 0 0 0-7071 {}} {259 0 0 0-7073 {}}} CYCLES {}}
set a(0-7073) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-961 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-7072 {}}} SUCCS {{259 0 0 0-7074 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7074) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-962 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-7073 {}} {128 0 0 0-7078 {}}} SUCCS {{258 0 0 0-7078 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7075) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-963 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-7078 {}}} SUCCS {{258 0 0 0-7078 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7076) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-964 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-7078 {}}} SUCCS {{258 0 0 0-7078 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7077) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-965 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-7078 {}}} SUCCS {{259 0 0 0-7078 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7078) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-966 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-7077 {}} {258 0 0 0-7076 {}} {258 0 0 0-7075 {}} {258 0 0 0-7074 {}}} SUCCS {{128 0 0 0-7074 {}} {128 0 0 0-7075 {}} {128 0 0 0-7076 {}} {128 0 0 0-7077 {}} {259 0 0 0-7079 {}}} CYCLES {}}
set a(0-7079) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-967 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-7078 {}}} SUCCS {{259 0 3.000 0-7080 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7080) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-968 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-7080 {}} {259 0 3.000 0-7079 {}} {258 0 0 0-7067 {}} {256 0 0 0-7058 {}} {258 0 3.000 0-7057 {}} {256 0 0 0-7049 {}}} SUCCS {{774 0 3.000 0-7049 {}} {774 0 3.000 0-7058 {}} {774 0 0 0-7067 {}} {774 0 0 0-7080 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7081) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-969 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-7086 {}}} SUCCS {{259 0 0 0-7082 {}} {130 0 0 0-7085 {}} {256 0 0 0-7086 {}}} CYCLES {}}
set a(0-7082) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-970 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-7081 {}}} SUCCS {{259 0 0 0-7083 {}} {130 0 0 0-7085 {}}} CYCLES {}}
set a(0-7083) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-971 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-7082 {}}} SUCCS {{259 0 0 0-7084 {}} {130 0 0 0-7085 {}} {258 0 0 0-7086 {}}} CYCLES {}}
set a(0-7084) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-972 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-7083 {}}} SUCCS {{259 0 0 0-7085 {}}} CYCLES {}}
set a(0-7085) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6142 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-973 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-7084 {}} {130 0 0 0-7083 {}} {130 0 0 0-7082 {}} {130 0 0 0-7081 {}} {130 0 0 0-7080 {}} {130 0 0 0-7079 {}} {130 0 0 0-7077 {}} {130 0 0 0-7076 {}} {130 0 0 0-7075 {}} {130 0 0 0-7074 {}} {130 0 0 0-7073 {}} {130 0 0 0-7071 {}} {130 0 0 0-7070 {}} {130 0 0 0-7069 {}} {130 0 0 0-7068 {}} {130 0 0 0-7067 {}} {130 0 0 0-7066 {}} {130 0 0 0-7065 {}} {130 0 0 0-7064 {}} {130 0 0 0-7063 {}} {130 0 0 0-7061 {}} {130 0 0 0-7060 {}} {130 0 0 0-7059 {}} {130 0 0 0-7058 {}} {130 0 0 0-7057 {}} {130 0 0 0-7056 {}} {130 0 0 0-7055 {}} {130 0 0 0-7054 {}} {130 0 0 0-7053 {}} {130 0 0 0-7052 {}} {130 0 0 0-7051 {}} {130 0 0 0-7050 {}} {130 0 0 0-7049 {}} {130 0 0 0-7048 {}} {130 0 0 0-7047 {}} {130 0 0 0-7046 {}} {130 0 0 0-7045 {}} {130 0 0 0-7044 {}} {130 0 0 0-7043 {}} {130 0 0 0-7042 {}} {130 0 0 0-7041 {}} {130 0 0 0-7040 {}}} SUCCS {{129 0 0 0-7086 {}}} CYCLES {}}
set a(0-7086) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6142 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-7086 {}} {129 0 0 0-7085 {}} {258 0 0 0-7083 {}} {256 0 0 0-7081 {}} {256 0 0 0-7064 {}} {256 0 0 0-7055 {}} {256 0 0 0-7046 {}} {256 0 0 0-7040 {}}} SUCCS {{774 0 0 0-7040 {}} {774 0 0 0-7046 {}} {774 0 0 0-7055 {}} {774 0 0 0-7064 {}} {774 0 0 0-7081 {}} {772 0 0 0-7086 {}}} CYCLES {}}
set a(0-6142) {CHI {0-7040 0-7041 0-7042 0-7043 0-7044 0-7045 0-7046 0-7047 0-7048 0-7049 0-7050 0-7051 0-7052 0-7053 0-7054 0-7055 0-7056 0-7057 0-7058 0-7059 0-7060 0-7061 0-7062 0-7063 0-7064 0-7065 0-7066 0-7067 0-7068 0-7069 0-7070 0-7071 0-7072 0-7073 0-7074 0-7075 0-7076 0-7077 0-7078 0-7079 0-7080 0-7081 0-7082 0-7083 0-7084 0-7085 0-7086} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-974 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-7039 {}} {258 0 0 0-7038 {}} {130 0 0 0-7037 {}} {258 0 0 0-7036 {}} {130 0 0 0-7035 {}} {130 0 0 0-7034 {}} {130 0 0 0-7033 {}} {130 0 0 0-7032 {}} {130 0 0 0-7031 {}} {64 0 0 0-7030 {}} {64 0 0 0-6141 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-7039 {}} {131 0 0 0-7087 {}} {130 0 0 0-7088 {}} {130 0 0 0-7089 {}} {130 0 0 0-7090 {}} {130 0 0 0-7091 {}} {130 0 0 0-7092 {}} {130 0 0 0-7093 {}} {130 0 0 0-7094 {}} {130 0 0 0-7095 {}} {64 0 0 0-6143 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-7087) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-5) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-975 LOC {16 1.0 17 0.8724999999999999 17 0.8724999999999999 17 0.8724999999999999} PREDS {{131 0 0 0-6142 {}}} SUCCS {{259 0 0 0-7088 {}} {130 0 0 0-7095 {}}} CYCLES {}}
set a(0-7088) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-976 LOC {16 1.0 17 0.8724999999999999 17 0.8724999999999999 17 0.8724999999999999} PREDS {{259 0 0 0-7087 {}} {130 0 0 0-6142 {}}} SUCCS {{259 0 0 0-7089 {}} {130 0 0 0-7095 {}}} CYCLES {}}
set a(0-7089) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-977 LOC {16 1.0 17 0.8724999999999999 17 0.8724999999999999 17 0.8724999999999999} PREDS {{259 0 0 0-7088 {}} {130 0 0 0-6142 {}}} SUCCS {{258 0 0 0-7092 {}} {130 0 0 0-7095 {}}} CYCLES {}}
set a(0-7090) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-978 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.8724999999999999} PREDS {{130 0 0 0-6142 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-7091 {}} {130 0 0 0-7095 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-7091) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#60 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-979 LOC {16 1.0 17 0.0 17 0.0 17 0.8724999999999999} PREDS {{259 0 0 0-7090 {}} {130 0 0 0-6142 {}}} SUCCS {{259 0 0 0-7092 {}} {130 0 0 0-7095 {}}} CYCLES {}}
set a(0-7092) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {1.02 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-980 LOC {17 0.0 17 0.8724999999999999 17 0.8724999999999999 17 0.999999875 17 0.999999875} PREDS {{259 0 0 0-7091 {}} {258 0 0 0-7089 {}} {130 0 0 0-6142 {}}} SUCCS {{259 0 0 0-7093 {}} {130 0 0 0-7095 {}}} CYCLES {}}
set a(0-7093) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(8) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-981 LOC {17 0.1275 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-7092 {}} {130 0 0 0-6142 {}}} SUCCS {{259 0 0 0-7094 {}} {130 0 0 0-7095 {}}} CYCLES {}}
set a(0-7094) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-982 LOC {17 0.1275 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-7093 {}} {130 0 0 0-6142 {}}} SUCCS {{259 0 0 0-7095 {}}} CYCLES {}}
set a(0-7095) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-983 LOC {17 0.1275 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-7094 {}} {130 0 0 0-7093 {}} {130 0 0 0-7092 {}} {130 0 0 0-7091 {}} {130 0 0 0-7090 {}} {130 0 0 0-7089 {}} {130 0 0 0-7088 {}} {130 0 0 0-7087 {}} {130 0 0 0-6142 {}}} SUCCS {{128 0 0 0-7102 {}} {64 0 0 0-6143 {}}} CYCLES {}}
set a(0-7096) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-984 LOC {0 1.0 15 0.0 15 0.0 15 0.0 16 0.1822962} PREDS {{774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-7097 {}} {130 0 0 0-6143 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-7097) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#61 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-985 LOC {0 1.0 15 0.0 15 0.0 16 0.1822962} PREDS {{259 0 0 0-7096 {}}} SUCCS {{259 0 0 0-7098 {}} {130 0 0 0-6143 {}}} CYCLES {}}
set a(0-7098) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-986 LOC {0 1.0 15 0.1822962 15 0.1822962 16 0.1822962} PREDS {{259 0 0 0-7097 {}}} SUCCS {{259 0 0 0-7099 {}} {130 0 0 0-6143 {}}} CYCLES {}}
set a(0-7099) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-987 LOC {1 0.18687499999999999 15 0.1822962 15 0.1822962 15 0.6562499605 16 0.6562499605} PREDS {{259 0 0 0-7098 {}} {258 0 0 0-6225 {}}} SUCCS {{259 0 2.250 0-7100 {}} {258 0 2.250 0-7101 {}} {130 0 0 0-6143 {}}} CYCLES {}}
set a(0-7100) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-988 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 2.250 0-7099 {}}} SUCCS {{258 0 0 0-6143 {}}} CYCLES {}}
set a(0-7101) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-989 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 17 0.2999998749999999} PREDS {{258 0 2.250 0-7099 {}}} SUCCS {{258 0 0 0-6143 {}}} CYCLES {}}
set a(0-7102) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-990 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-7095 {}} {772 0 0 0-6143 {}}} SUCCS {{259 0 0 0-6143 {}}} CYCLES {}}
set a(0-7103) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-991 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-7143 {}}} SUCCS {{259 0 0 0-7104 {}} {130 0 0 0-7142 {}} {256 0 0 0-7143 {}}} CYCLES {}}
set a(0-7104) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-992 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-7103 {}}} SUCCS {{258 0 0 0-7108 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7105) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-993 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {} SUCCS {{259 0 0 0-7106 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7106) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#62 TYPE READSLICE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-994 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-7105 {}}} SUCCS {{259 0 0 0-7107 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7107) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-995 LOC {0 1.0 1 0.429375 1 0.429375 1 0.429375} PREDS {{259 0 0 0-7106 {}}} SUCCS {{259 0 0 0-7108 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7108) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-996 LOC {1 0.0 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-7107 {}} {258 0 0 0-7104 {}}} SUCCS {{259 0 3.000 0-7109 {}} {258 0 3.000 0-7124 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7109) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-997 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-7108 {}} {774 0 3.000 0-7137 {}} {774 0 3.000 0-7124 {}}} SUCCS {{258 0 0 0-7119 {}} {256 0 0 0-7124 {}} {258 0 0 0-7126 {}} {256 0 0 0-7137 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7110) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-998 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.29625} PREDS {} SUCCS {{259 0 0 0-7111 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7111) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#63 TYPE READSLICE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-999 LOC {0 1.0 1 0.0 1 0.0 1 0.29625} PREDS {{259 0 0 0-7110 {}}} SUCCS {{259 0 0 0-7112 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7112) {AREA_SCORE {} NAME VEC_LOOP:conc#31 TYPE CONCATENATE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1000 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {{259 0 0 0-7111 {}}} SUCCS {{258 0 0 0-7114 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7113) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1001 LOC {0 1.0 1 0.29625 1 0.29625 1 0.29625} PREDS {} SUCCS {{259 0 0 0-7114 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7114) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#34 TYPE ACCU DELAY {1.07 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1002 LOC {1 0.0 1 0.29625 1 0.29625 1 0.42937487500000004 1 0.42937487500000004} PREDS {{259 0 0 0-7113 {}} {258 0 0 0-7112 {}}} SUCCS {{258 0 0 0-7117 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7115) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1003 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.429375} PREDS {{774 0 0 0-7143 {}}} SUCCS {{259 0 0 0-7116 {}} {130 0 0 0-7142 {}} {256 0 0 0-7143 {}}} CYCLES {}}
set a(0-7116) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1004 LOC {0 1.0 1 0.0 1 0.0 1 0.429375} PREDS {{259 0 0 0-7115 {}}} SUCCS {{259 0 0 0-7117 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7117) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1005 LOC {1 0.133125 1 0.429375 1 0.429375 1 0.5624998750000001 1 0.5624998750000001} PREDS {{259 0 0 0-7116 {}} {258 0 0 0-7114 {}}} SUCCS {{259 0 3.000 0-7118 {}} {258 0 3.000 0-7137 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7118) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1006 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.000 0-7117 {}} {774 0 3.000 0-7137 {}} {774 0 3.000 0-7124 {}}} SUCCS {{259 0 0 0-7119 {}} {256 0 0 0-7124 {}} {258 0 0 0-7125 {}} {256 0 0 0-7137 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7119) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1007 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-7118 {}} {258 0 0 0-7109 {}}} SUCCS {{259 0 0 0-7120 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7120) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1008 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-7119 {}} {128 0 0 0-7122 {}}} SUCCS {{258 0 0 0-7122 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7121) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1009 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-7122 {}}} SUCCS {{259 0 0 0-7122 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7122) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1010 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-7121 {}} {258 0 0 0-7120 {}}} SUCCS {{128 0 0 0-7120 {}} {128 0 0 0-7121 {}} {259 0 0 0-7123 {}}} CYCLES {}}
set a(0-7123) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1011 LOC {3 0.04 3 0.5625 3 0.5625 5 0.5625} PREDS {{259 0 0 0-7122 {}}} SUCCS {{259 0 3.000 0-7124 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7124) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1012 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-7124 {}} {259 0 3.000 0-7123 {}} {256 0 0 0-7118 {}} {256 0 0 0-7109 {}} {258 0 3.000 0-7108 {}} {774 0 0 0-7137 {}}} SUCCS {{774 0 3.000 0-7109 {}} {774 0 3.000 0-7118 {}} {774 0 0 0-7124 {}} {258 0 0 0-7137 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7125) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1013 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-7118 {}}} SUCCS {{259 0 0 0-7126 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7126) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1014 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-7125 {}} {258 0 0 0-7109 {}}} SUCCS {{259 0 0 0-7127 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7127) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1015 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-7126 {}} {128 0 0 0-7129 {}}} SUCCS {{258 0 0 0-7129 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7128) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1016 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-7129 {}}} SUCCS {{259 0 0 0-7129 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7129) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_1bb50f5def739ec4079134016dea7c766383() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1017 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-7128 {}} {258 0 0 0-7127 {}}} SUCCS {{128 0 0 0-7127 {}} {128 0 0 0-7128 {}} {259 0 0 0-7130 {}}} CYCLES {}}
set a(0-7130) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1018 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-7129 {}}} SUCCS {{259 0 0 0-7131 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7131) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1019 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-7130 {}} {128 0 0 0-7135 {}}} SUCCS {{258 0 0 0-7135 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7132) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1020 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-7135 {}}} SUCCS {{258 0 0 0-7135 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7133) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1021 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-7135 {}}} SUCCS {{258 0 0 0-7135 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7134) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1022 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-7135 {}}} SUCCS {{259 0 0 0-7135 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7135) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() QUANTITY 1 MULTICYCLE mult_81c1b7d49a9f3c7ad693045e78ab662170f2() MINCLKPRD 8.38 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1023 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-7134 {}} {258 0 0 0-7133 {}} {258 0 0 0-7132 {}} {258 0 0 0-7131 {}}} SUCCS {{128 0 0 0-7131 {}} {128 0 0 0-7132 {}} {128 0 0 0-7133 {}} {128 0 0 0-7134 {}} {259 0 0 0-7136 {}}} CYCLES {}}
set a(0-7136) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1024 LOC {6 0.04 6 0.5625 6 0.5625 6 0.5625} PREDS {{259 0 0 0-7135 {}}} SUCCS {{259 0 3.000 0-7137 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7137) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1025 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-7137 {}} {259 0 3.000 0-7136 {}} {258 0 0 0-7124 {}} {256 0 0 0-7118 {}} {258 0 3.000 0-7117 {}} {256 0 0 0-7109 {}}} SUCCS {{774 0 3.000 0-7109 {}} {774 0 3.000 0-7118 {}} {774 0 0 0-7124 {}} {774 0 0 0-7137 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7138) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1026 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-7143 {}}} SUCCS {{259 0 0 0-7139 {}} {130 0 0 0-7142 {}} {256 0 0 0-7143 {}}} CYCLES {}}
set a(0-7139) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1027 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-7138 {}}} SUCCS {{259 0 0 0-7140 {}} {130 0 0 0-7142 {}}} CYCLES {}}
set a(0-7140) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 11 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1028 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-7139 {}}} SUCCS {{259 0 0 0-7141 {}} {130 0 0 0-7142 {}} {258 0 0 0-7143 {}}} CYCLES {}}
set a(0-7141) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1029 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-7140 {}}} SUCCS {{259 0 0 0-7142 {}}} CYCLES {}}
set a(0-7142) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-6143 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1030 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-7141 {}} {130 0 0 0-7140 {}} {130 0 0 0-7139 {}} {130 0 0 0-7138 {}} {130 0 0 0-7137 {}} {130 0 0 0-7136 {}} {130 0 0 0-7134 {}} {130 0 0 0-7133 {}} {130 0 0 0-7132 {}} {130 0 0 0-7131 {}} {130 0 0 0-7130 {}} {130 0 0 0-7128 {}} {130 0 0 0-7127 {}} {130 0 0 0-7126 {}} {130 0 0 0-7125 {}} {130 0 0 0-7124 {}} {130 0 0 0-7123 {}} {130 0 0 0-7121 {}} {130 0 0 0-7120 {}} {130 0 0 0-7119 {}} {130 0 0 0-7118 {}} {130 0 0 0-7117 {}} {130 0 0 0-7116 {}} {130 0 0 0-7115 {}} {130 0 0 0-7114 {}} {130 0 0 0-7113 {}} {130 0 0 0-7112 {}} {130 0 0 0-7111 {}} {130 0 0 0-7110 {}} {130 0 0 0-7109 {}} {130 0 0 0-7108 {}} {130 0 0 0-7107 {}} {130 0 0 0-7106 {}} {130 0 0 0-7105 {}} {130 0 0 0-7104 {}} {130 0 0 0-7103 {}}} SUCCS {{129 0 0 0-7143 {}}} CYCLES {}}
set a(0-7143) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6143 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-7143 {}} {129 0 0 0-7142 {}} {258 0 0 0-7140 {}} {256 0 0 0-7138 {}} {256 0 0 0-7115 {}} {256 0 0 0-7103 {}}} SUCCS {{774 0 0 0-7103 {}} {774 0 0 0-7115 {}} {774 0 0 0-7138 {}} {772 0 0 0-7143 {}}} CYCLES {}}
set a(0-6143) {CHI {0-7103 0-7104 0-7105 0-7106 0-7107 0-7108 0-7109 0-7110 0-7111 0-7112 0-7113 0-7114 0-7115 0-7116 0-7117 0-7118 0-7119 0-7120 0-7121 0-7122 0-7123 0-7124 0-7125 0-7126 0-7127 0-7128 0-7129 0-7130 0-7131 0-7132 0-7133 0-7134 0-7135 0-7136 0-7137 0-7138 0-7139 0-7140 0-7141 0-7142 0-7143} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {21588 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 21588 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 21588 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {215890.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1031 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-7102 {}} {258 0 0 0-7101 {}} {258 0 0 0-7100 {}} {130 0 0 0-7099 {}} {130 0 0 0-7098 {}} {130 0 0 0-7097 {}} {130 0 0 0-7096 {}} {64 0 0 0-7095 {}} {64 0 0 0-6142 {}} {774 0 0 0-7147 {}}} SUCCS {{772 0 0 0-7102 {}} {131 0 0 0-7144 {}} {130 0 0 0-7145 {}} {130 0 0 0-7146 {}} {130 0 0 0-7147 {}} {130 0 0 0-7148 {}} {130 0 0 0-7149 {}} {130 0 0 0-7150 {}} {130 0 0 0-7151 {}} {130 0 0 0-7152 {}} {130 0 0 0-7153 {}} {130 0 0 0-7154 {}} {130 0 0 0-7155 {}}} CYCLES {}}
set a(0-7144) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1032 LOC {17 1.0 17 1.0 17 1.0 17 1.0 18 0.7393750499999999} PREDS {{131 0 0 0-6143 {}} {774 0 0 0-7147 {}}} SUCCS {{259 0 0 0-7145 {}} {256 0 0 0-7147 {}}} CYCLES {}}
set a(0-7145) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:4))(7-0)#44 TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1033 LOC {17 1.0 17 1.0 17 1.0 18 0.7393750499999999} PREDS {{259 0 0 0-7144 {}} {130 0 0 0-6143 {}}} SUCCS {{259 0 0 0-7146 {}}} CYCLES {}}
set a(0-7146) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.01 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1034 LOC {18 0.0 18 0.7393750499999999 18 0.7393750499999999 18 0.864999925 18 0.864999925} PREDS {{259 0 0 0-7145 {}} {130 0 0 0-6143 {}}} SUCCS {{259 0 0 0-7147 {}} {258 0 0 0-7148 {}}} CYCLES {}}
set a(0-7147) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(12:4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1035 LOC {18 0.125625 18 0.8650000499999999 18 0.8650000499999999 18 0.8650000499999999 18 1.0} PREDS {{772 0 0 0-7147 {}} {259 0 0 0-7146 {}} {256 0 0 0-7144 {}} {130 0 0 0-6143 {}} {256 0 0 0-7096 {}} {256 0 0 0-7090 {}} {256 0 0 0-6142 {}} {256 0 0 0-7031 {}} {256 0 0 0-7024 {}} {256 0 0 0-6141 {}} {256 0 0 0-6973 {}} {256 0 0 0-6966 {}} {256 0 0 0-6140 {}} {256 0 0 0-6907 {}} {256 0 0 0-6900 {}} {256 0 0 0-6139 {}} {256 0 0 0-6849 {}} {256 0 0 0-6842 {}} {256 0 0 0-6138 {}} {256 0 0 0-6783 {}} {256 0 0 0-6776 {}} {256 0 0 0-6137 {}} {256 0 0 0-6725 {}} {256 0 0 0-6718 {}} {256 0 0 0-6136 {}} {256 0 0 0-6659 {}} {256 0 0 0-6651 {}} {256 0 0 0-6135 {}} {256 0 0 0-6600 {}} {256 0 0 0-6593 {}} {256 0 0 0-6134 {}} {256 0 0 0-6534 {}} {256 0 0 0-6527 {}} {256 0 0 0-6133 {}} {256 0 0 0-6476 {}} {256 0 0 0-6469 {}} {256 0 0 0-6132 {}} {256 0 0 0-6410 {}} {256 0 0 0-6402 {}} {256 0 0 0-6131 {}} {256 0 0 0-6351 {}} {256 0 0 0-6344 {}} {256 0 0 0-6130 {}} {256 0 0 0-6285 {}} {256 0 0 0-6277 {}} {256 0 0 0-6129 {}} {256 0 0 0-6226 {}} {256 0 0 0-6218 {}} {256 0 0 0-6128 {}} {256 0 0 0-6161 {}}} SUCCS {{774 0 0 0-6161 {}} {774 0 0 0-6128 {}} {774 0 0 0-6218 {}} {774 0 0 0-6226 {}} {774 0 0 0-6129 {}} {774 0 0 0-6277 {}} {774 0 0 0-6285 {}} {774 0 0 0-6130 {}} {774 0 0 0-6344 {}} {774 0 0 0-6351 {}} {774 0 0 0-6131 {}} {774 0 0 0-6402 {}} {774 0 0 0-6410 {}} {774 0 0 0-6132 {}} {774 0 0 0-6469 {}} {774 0 0 0-6476 {}} {774 0 0 0-6133 {}} {774 0 0 0-6527 {}} {774 0 0 0-6534 {}} {774 0 0 0-6134 {}} {774 0 0 0-6593 {}} {774 0 0 0-6600 {}} {774 0 0 0-6135 {}} {774 0 0 0-6651 {}} {774 0 0 0-6659 {}} {774 0 0 0-6136 {}} {774 0 0 0-6718 {}} {774 0 0 0-6725 {}} {774 0 0 0-6137 {}} {774 0 0 0-6776 {}} {774 0 0 0-6783 {}} {774 0 0 0-6138 {}} {774 0 0 0-6842 {}} {774 0 0 0-6849 {}} {774 0 0 0-6139 {}} {774 0 0 0-6900 {}} {774 0 0 0-6907 {}} {774 0 0 0-6140 {}} {774 0 0 0-6966 {}} {774 0 0 0-6973 {}} {774 0 0 0-6141 {}} {774 0 0 0-7024 {}} {774 0 0 0-7031 {}} {774 0 0 0-6142 {}} {774 0 0 0-7090 {}} {774 0 0 0-7096 {}} {774 0 0 0-6143 {}} {774 0 0 0-7144 {}} {772 0 0 0-7147 {}}} CYCLES {}}
set a(0-7148) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1036 LOC {18 0.125625 18 0.8650000499999999 18 0.8650000499999999 18 0.8650000499999999} PREDS {{258 0 0 0-7146 {}} {130 0 0 0-6143 {}}} SUCCS {{258 0 0 0-7152 {}}} CYCLES {}}
set a(0-7149) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1037 LOC {17 1.0 18 0.8650000499999999 18 0.8650000499999999 18 0.8650000499999999} PREDS {{130 0 0 0-6143 {}}} SUCCS {{259 0 0 0-7150 {}}} CYCLES {}}
set a(0-7150) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1038 LOC {17 1.0 18 0.8650000499999999 18 0.8650000499999999 18 0.8650000499999999} PREDS {{259 0 0 0-7149 {}} {130 0 0 0-6143 {}}} SUCCS {{259 0 0 0-7151 {}}} CYCLES {}}
set a(0-7151) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1039 LOC {17 1.0 18 0.8650000499999999 18 0.8650000499999999 18 0.8650000499999999} PREDS {{259 0 0 0-7150 {}} {130 0 0 0-6143 {}}} SUCCS {{259 0 0 0-7152 {}}} CYCLES {}}
set a(0-7152) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.08 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1040 LOC {18 0.125625 18 0.8650000499999999 18 0.8650000499999999 18 0.9999999249999999 18 0.9999999249999999} PREDS {{259 0 0 0-7151 {}} {258 0 0 0-7148 {}} {130 0 0 0-6143 {}}} SUCCS {{259 0 0 0-7153 {}}} CYCLES {}}
set a(0-7153) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1041 LOC {18 0.26062494999999997 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-7152 {}} {130 0 0 0-6143 {}}} SUCCS {{259 0 0 0-7154 {}}} CYCLES {}}
set a(0-7154) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1042 LOC {18 0.26062494999999997 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-7153 {}} {130 0 0 0-6143 {}}} SUCCS {{259 0 0 0-7155 {}}} CYCLES {}}
set a(0-7155) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6127 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1043 LOC {18 0.26062494999999997 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{772 0 0 0-7155 {}} {259 0 0 0-7154 {}} {130 0 0 0-6143 {}} {256 0 0 0-6155 {}}} SUCCS {{774 0 0 0-6155 {}} {772 0 0 0-7155 {}}} CYCLES {}}
set a(0-6127) {CHI {0-6155 0-6156 0-6157 0-6158 0-6159 0-6160 0-6161 0-6162 0-6163 0-6164 0-6165 0-6166 0-6167 0-6168 0-6128 0-6215 0-6216 0-6217 0-6218 0-6219 0-6220 0-6221 0-6222 0-6223 0-6224 0-6225 0-6226 0-6227 0-6228 0-6229 0-6230 0-6231 0-6232 0-6129 0-6274 0-6275 0-6276 0-6277 0-6278 0-6279 0-6280 0-6281 0-6282 0-6283 0-6284 0-6285 0-6286 0-6287 0-6288 0-6289 0-6290 0-6291 0-6292 0-6293 0-6130 0-6341 0-6342 0-6343 0-6344 0-6345 0-6346 0-6347 0-6348 0-6349 0-6350 0-6351 0-6352 0-6353 0-6354 0-6355 0-6356 0-6357 0-6131 0-6399 0-6400 0-6401 0-6402 0-6403 0-6404 0-6405 0-6406 0-6407 0-6408 0-6409 0-6410 0-6411 0-6412 0-6413 0-6414 0-6415 0-6416 0-6417 0-6418 0-6132 0-6466 0-6467 0-6468 0-6469 0-6470 0-6471 0-6472 0-6473 0-6474 0-6475 0-6476 0-6477 0-6478 0-6479 0-6480 0-6481 0-6482 0-6133 0-6524 0-6525 0-6526 0-6527 0-6528 0-6529 0-6530 0-6531 0-6532 0-6533 0-6534 0-6535 0-6536 0-6537 0-6538 0-6539 0-6540 0-6541 0-6542 0-6134 0-6590 0-6591 0-6592 0-6593 0-6594 0-6595 0-6596 0-6597 0-6598 0-6599 0-6600 0-6601 0-6602 0-6603 0-6604 0-6605 0-6606 0-6135 0-6648 0-6649 0-6650 0-6651 0-6652 0-6653 0-6654 0-6655 0-6656 0-6657 0-6658 0-6659 0-6660 0-6661 0-6662 0-6663 0-6664 0-6665 0-6666 0-6667 0-6136 0-6715 0-6716 0-6717 0-6718 0-6719 0-6720 0-6721 0-6722 0-6723 0-6724 0-6725 0-6726 0-6727 0-6728 0-6729 0-6730 0-6731 0-6137 0-6773 0-6774 0-6775 0-6776 0-6777 0-6778 0-6779 0-6780 0-6781 0-6782 0-6783 0-6784 0-6785 0-6786 0-6787 0-6788 0-6789 0-6790 0-6791 0-6138 0-6839 0-6840 0-6841 0-6842 0-6843 0-6844 0-6845 0-6846 0-6847 0-6848 0-6849 0-6850 0-6851 0-6852 0-6853 0-6854 0-6855 0-6139 0-6897 0-6898 0-6899 0-6900 0-6901 0-6902 0-6903 0-6904 0-6905 0-6906 0-6907 0-6908 0-6909 0-6910 0-6911 0-6912 0-6913 0-6914 0-6915 0-6140 0-6963 0-6964 0-6965 0-6966 0-6967 0-6968 0-6969 0-6970 0-6971 0-6972 0-6973 0-6974 0-6975 0-6976 0-6977 0-6978 0-6979 0-6141 0-7021 0-7022 0-7023 0-7024 0-7025 0-7026 0-7027 0-7028 0-7029 0-7030 0-7031 0-7032 0-7033 0-7034 0-7035 0-7036 0-7037 0-7038 0-7039 0-6142 0-7087 0-7088 0-7089 0-7090 0-7091 0-7092 0-7093 0-7094 0-7095 0-7096 0-7097 0-7098 0-7099 0-7100 0-7101 0-7102 0-6143 0-7144 0-7145 0-7146 0-7147 0-7148 0-7149 0-7150 0-7151 0-7152 0-7153 0-7154 0-7155} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 18 UNROLL 16 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {400920 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 4626 TOTAL_CYCLES_IN 55512 TOTAL_CYCLES_UNDER 345408 TOTAL_CYCLES 400920 NAME COMP_LOOP TYPE LOOP DELAY {4009210.00 ns} PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1044 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-6154 {}} {258 0 0 0-6153 {}} {258 0 0 0-6152 {}} {130 0 0 0-6151 {}} {774 0 0 0-7164 {}}} SUCCS {{772 0 0 0-6153 {}} {772 0 0 0-6154 {}} {131 0 0 0-7156 {}} {130 0 0 0-7157 {}} {130 0 0 0-7158 {}} {130 0 0 0-7159 {}} {130 0 0 0-7160 {}} {130 0 0 0-7161 {}} {130 0 0 0-7162 {}} {130 0 0 0-7163 {}} {256 0 0 0-7164 {}}} CYCLES {}}
set a(0-7156) {AREA_SCORE {} NAME STAGE_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1045 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-6127 {}} {774 0 0 0-7164 {}}} SUCCS {{259 0 0 0-7157 {}} {130 0 0 0-7163 {}} {256 0 0 0-7164 {}}} CYCLES {}}
set a(0-7157) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1046 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-7156 {}} {130 0 0 0-6127 {}}} SUCCS {{259 0 0 0-7158 {}} {130 0 0 0-7163 {}} {258 0 0 0-7164 {}}} CYCLES {}}
set a(0-7158) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1047 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-7157 {}} {130 0 0 0-6127 {}}} SUCCS {{259 0 0 0-7159 {}} {130 0 0 0-7163 {}}} CYCLES {}}
set a(0-7159) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1048 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-7158 {}} {130 0 0 0-6127 {}}} SUCCS {{259 0 0 0-7160 {}} {130 0 0 0-7163 {}}} CYCLES {}}
set a(0-7160) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1049 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-7159 {}} {130 0 0 0-6127 {}}} SUCCS {{259 0 0 0-7161 {}} {130 0 0 0-7163 {}}} CYCLES {}}
set a(0-7161) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1050 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7160 {}} {130 0 0 0-6127 {}}} SUCCS {{259 0 0 0-7162 {}} {130 0 0 0-7163 {}}} CYCLES {}}
set a(0-7162) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1051 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7161 {}} {130 0 0 0-6127 {}}} SUCCS {{259 0 0 0-7163 {}}} CYCLES {}}
set a(0-7163) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-6126 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1052 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-7162 {}} {130 0 0 0-7161 {}} {130 0 0 0-7160 {}} {130 0 0 0-7159 {}} {130 0 0 0-7158 {}} {130 0 0 0-7157 {}} {130 0 0 0-7156 {}} {130 0 0 0-6127 {}}} SUCCS {{129 0 0 0-7164 {}}} CYCLES {}}
set a(0-7164) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-6126 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-7164 {}} {129 0 0 0-7163 {}} {258 0 0 0-7157 {}} {256 0 0 0-7156 {}} {256 0 0 0-6127 {}} {256 0 0 0-6151 {}}} SUCCS {{774 0 0 0-6151 {}} {774 0 0 0-6127 {}} {774 0 0 0-7156 {}} {772 0 0 0-7164 {}}} CYCLES {}}
set a(0-6126) {CHI {0-6151 0-6152 0-6153 0-6154 0-6127 0-7156 0-7157 0-7158 0-7159 0-7160 0-7161 0-7162 0-7163 0-7164} ITERATIONS 12 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {400944 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 24 TOTAL_CYCLES_IN 24 TOTAL_CYCLES_UNDER 400920 TOTAL_CYCLES 400944 NAME STAGE_LOOP TYPE LOOP DELAY {4009450.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1053 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-6150 {}} {130 0 0 0-6149 {}} {130 0 0 0-6148 {}} {130 0 0 0-6146 {}} {130 0 0 0-6145 {}} {258 0 0 0-6144 {}}} SUCCS {{772 0 0 0-6150 {}} {131 0 0 0-7165 {}} {130 0 0 0-7166 {}} {130 0 0 0-7167 {}} {130 0 0 0-7168 {}} {130 0 0 0-7169 {}} {130 0 0 0-7170 {}} {130 0 0 0-7171 {}} {130 0 0 0-7172 {}} {130 0 0 0-7173 {}} {130 0 0 0-7174 {}} {130 0 0 0-7175 {}} {130 0 0 0-7176 {}} {130 0 0 0-7177 {}} {130 0 0 0-7178 {}} {130 0 0 0-7179 {}} {130 0 0 0-7180 {}} {130 0 0 0-7181 {}} {130 0 0 0-7182 {}}} CYCLES {}}
set a(0-7165) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1054 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-6126 {}} {130 0 0 0-6149 {}}} SUCCS {} CYCLES {}}
set a(0-7166) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1055 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-6126 {}} {130 0 0 0-6149 {}}} SUCCS {{66 0 0 0-7169 {}} {66 0 0 0-7172 {}} {66 0 0 0-7175 {}} {66 0 0 0-7178 {}} {66 0 0 0-7181 {}}} CYCLES {}}
set a(0-7167) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1056 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-6126 {}} {146 0 0 0-6149 {}}} SUCCS {} CYCLES {}}
set a(0-7168) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1057 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-6126 {}} {128 0 0 0-7169 {}}} SUCCS {{259 0 0 0-7169 {}}} CYCLES {}}
set a(0-7169) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1058 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-7169 {}} {259 0 0 0-7168 {}} {66 0 0 0-7166 {}} {130 0 0 0-6126 {}} {66 0 0 0-6147 {}}} SUCCS {{128 0 0 0-7168 {}} {772 0 0 0-7169 {}} {259 0 0 0-7170 {}}} CYCLES {}}
set a(0-7170) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1059 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-7169 {}} {130 0 0 0-6126 {}}} SUCCS {} CYCLES {}}
set a(0-7171) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1060 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-6126 {}} {128 0 0 0-7172 {}}} SUCCS {{259 0 0 0-7172 {}}} CYCLES {}}
set a(0-7172) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1061 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-7172 {}} {259 0 0 0-7171 {}} {66 0 0 0-7166 {}} {130 0 0 0-6126 {}} {66 0 0 0-6147 {}}} SUCCS {{128 0 0 0-7171 {}} {772 0 0 0-7172 {}} {259 0 0 0-7173 {}}} CYCLES {}}
set a(0-7173) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1062 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-7172 {}} {130 0 0 0-6126 {}}} SUCCS {} CYCLES {}}
set a(0-7174) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1063 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-6126 {}} {128 0 0 0-7175 {}}} SUCCS {{259 0 0 0-7175 {}}} CYCLES {}}
set a(0-7175) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1064 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-7175 {}} {259 0 0 0-7174 {}} {66 0 0 0-7166 {}} {130 0 0 0-6126 {}} {66 0 0 0-6147 {}} {256 0 0 0-6145 {}}} SUCCS {{774 0 0 0-6145 {}} {128 0 0 0-7174 {}} {772 0 0 0-7175 {}} {259 0 0 0-7176 {}}} CYCLES {}}
set a(0-7176) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1065 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-7175 {}} {130 0 0 0-6126 {}}} SUCCS {} CYCLES {}}
set a(0-7177) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1066 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-6126 {}} {128 0 0 0-7178 {}}} SUCCS {{259 0 0 0-7178 {}}} CYCLES {}}
set a(0-7178) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1067 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-7178 {}} {259 0 0 0-7177 {}} {66 0 0 0-7166 {}} {130 0 0 0-6126 {}} {66 0 0 0-6147 {}} {256 0 0 0-6144 {}}} SUCCS {{774 0 0 0-6144 {}} {128 0 0 0-7177 {}} {772 0 0 0-7178 {}} {259 0 0 0-7179 {}}} CYCLES {}}
set a(0-7179) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1068 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-7178 {}} {130 0 0 0-6126 {}}} SUCCS {} CYCLES {}}
set a(0-7180) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1069 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-6126 {}} {128 0 0 0-7181 {}}} SUCCS {{259 0 0 0-7181 {}}} CYCLES {}}
set a(0-7181) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1070 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-7181 {}} {259 0 0 0-7180 {}} {66 0 0 0-7166 {}} {130 0 0 0-6126 {}} {66 0 0 0-6147 {}}} SUCCS {{128 0 0 0-7180 {}} {772 0 0 0-7181 {}} {259 0 0 0-7182 {}}} CYCLES {}}
set a(0-7182) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-6125 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1071 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-7181 {}} {130 0 0 0-6126 {}}} SUCCS {} CYCLES {}}
set a(0-6125) {CHI {0-6144 0-6145 0-6146 0-6147 0-6148 0-6149 0-6150 0-6126 0-7165 0-7166 0-7167 0-7168 0-7169 0-7170 0-7171 0-7172 0-7173 0-7174 0-7175 0-7176 0-7177 0-7178 0-7179 0-7180 0-7181 0-7182} ITERATIONS Infinite LATENCY {400941 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {400947 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 400944 TOTAL_CYCLES 400947 NAME main TYPE LOOP DELAY {4009480.00 ns} PAR 0-6124 XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1072 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-6124) {CHI 0-6125 ITERATIONS Infinite LATENCY {400941 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {400947 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 400947 TOTAL_CYCLES 400947 NAME core:rlp TYPE LOOP DELAY {4009480.00 ns} PAR {} XREFS 32cc9428-6f97-43d2-b8fc-9be174d7bb3a-1073 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-6124-TOTALCYCLES) {400947}
set a(0-6124-QMOD) {ccs_in(14,32) 0-6144 ccs_in(15,32) 0-6145 ccs_sync_in_wait(12) 0-6147 mgc_shift_l(1,0,4,13) {0-6152 0-6658} mgc_add(4,0,3,1,4) {0-6159 0-7157} mgc_shift_l(1,0,4,12) {0-6160 0-6225 0-6284 0-6409} mgc_mul(9,0,9,0,9) 0-6163 BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) {0-6165 0-6230 0-6290 0-6355 0-6415 0-6480 0-6539 0-6604 0-6664 0-6729 0-6788 0-6853 0-6912 0-6977 0-7036 0-7100} BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) {0-6167 0-6231 0-6292 0-6356 0-6417 0-6481 0-6541 0-6605 0-6666 0-6730 0-6790 0-6854 0-6914 0-6978 0-7038 0-7101} mgc_add(8,0,8,0,8) 0-6173 BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) {0-6177 0-6186 0-6195 0-6208 0-6239 0-6248 0-6254 0-6267 0-6303 0-6312 0-6321 0-6334 0-6364 0-6373 0-6379 0-6392 0-6428 0-6437 0-6446 0-6459 0-6489 0-6498 0-6504 0-6517 0-6552 0-6561 0-6570 0-6583 0-6613 0-6622 0-6628 0-6641 0-6677 0-6686 0-6695 0-6708 0-6738 0-6747 0-6753 0-6766 0-6801 0-6810 0-6819 0-6832 0-6862 0-6871 0-6877 0-6890 0-6925 0-6934 0-6943 0-6956 0-6986 0-6995 0-7001 0-7014 0-7049 0-7058 0-7067 0-7080 0-7109 0-7118 0-7124 0-7137} mgc_add(12,0,12,0,12) {0-6182 0-6185 0-6238 0-6244 0-6247 0-6308 0-6311 0-6363 0-6369 0-6372 0-6433 0-6436 0-6488 0-6494 0-6497 0-6557 0-6560 0-6612 0-6618 0-6621 0-6682 0-6685 0-6737 0-6743 0-6746 0-6806 0-6809 0-6861 0-6867 0-6870 0-6930 0-6933 0-6985 0-6991 0-6994 0-7054 0-7057 0-7108 0-7114 0-7117} mgc_add(32,0,32,0,32) {0-6187 0-6197 0-6249 0-6256 0-6313 0-6323 0-6374 0-6381 0-6438 0-6448 0-6499 0-6506 0-6562 0-6572 0-6623 0-6630 0-6687 0-6697 0-6748 0-6755 0-6811 0-6821 0-6872 0-6879 0-6935 0-6945 0-6996 0-7003 0-7059 0-7069 0-7119 0-7126} modulo_add_86a4e13eef67db9706364ef65c383d9d60fa() {0-6190 0-6252 0-6316 0-6377 0-6441 0-6502 0-6565 0-6626 0-6690 0-6751 0-6814 0-6875 0-6938 0-6999 0-7062 0-7122} modulo_sub_1bb50f5def739ec4079134016dea7c766383() {0-6200 0-6259 0-6326 0-6384 0-6451 0-6509 0-6575 0-6633 0-6700 0-6758 0-6824 0-6882 0-6948 0-7006 0-7072 0-7129} mult_81c1b7d49a9f3c7ad693045e78ab662170f2() {0-6206 0-6265 0-6332 0-6390 0-6457 0-6515 0-6581 0-6639 0-6706 0-6764 0-6830 0-6888 0-6954 0-7012 0-7078 0-7135} mgc_add(13,0,12,0,13) {0-6211 0-6221 0-6270 0-6280 0-6337 0-6395 0-6405 0-6462 0-6472 0-6520 0-6530 0-6586 0-6644 0-6654 0-6711 0-6721 0-6769 0-6779 0-6835 0-6893 0-6903 0-6959 0-6969 0-7017 0-7027 0-7083 0-7140} mgc_mul(12,0,12,0,12) {0-6229 0-6288 0-6354 0-6413 0-6479 0-6537 0-6603 0-6662 0-6728 0-6786 0-6852 0-6910 0-6976 0-7034 0-7099} mgc_add(11,0,11,0,11) {0-6299 0-6347 0-6548 0-6797 0-6845 0-7045} mgc_add(10,0,10,0,10) {0-6424 0-6596 0-6921} mgc_add(9,0,9,0,9) {0-6673 0-7092} mgc_add(8,0,2,1,9) 0-7146 mgc_add(13,0,13,0,13) 0-7152 mgc_add(5,0,2,1,5) 0-7160 ccs_sync_out_wait(18) 0-7166 mgc_io_sync(0) {0-7169 0-7172 0-7175 0-7178 0-7181}}
set a(0-6124-PROC_NAME) {core}
set a(0-6124-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-6124}

