Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.0.1.281.2

Thu Mar 26 11:53:45 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Addatone_ICE40_impl_1.tw1 Addatone_ICE40_impl_1_map.udb -gui -msgset D:/Eurorack/Addatone/Addatone_ICE40/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock Main_Clock
        2.2  Clock pll_48/i_Clock_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/u_PLL_B/OUTCORE }] 
create_clock -name {pll_48/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "Main_Clock"
=======================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From Main_Clock                        |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          51.202 ns |         19.530 MHz 
Minimum Pulse Width Period              |                                                              
-------------------------               |                                                              
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_48/i_Clock_c                  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_48/i_Clock_c"
=======================
create_clock -name {pll_48/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_48/i_Clock_c         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_48/i_Clock_c                  |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |           1.340 ns |        746.269 MHz 
Minimum Pulse Width Period              |                                                              
-------------------------               |                                                              
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_48/i_Clock_c         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From Main_Clock                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 71.1329%

3.1.2  Timing Errors
---------------------
Timing Errors: 112 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 1578.978 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
genadder[0].adder/o_Accumulator__i18/D   |  -30.370 ns 
genadder[1].adder/o_Accumulator__i18/D   |  -30.370 ns 
genadder[0].adder/o_Accumulator__i17/D   |  -28.017 ns 
genadder[1].adder/o_Accumulator__i17/D   |  -28.017 ns 
sample_position/Accumulated_Offset_i0_i15/D              
                                         |  -25.849 ns 
sample_position/Accumulated_Frequency_849__i15/D              
                                         |  -25.849 ns 
genadder[0].adder/o_Accumulator__i16/D   |  -25.664 ns 
genadder[1].adder/o_Accumulator__i16/D   |  -25.664 ns 
sample_position/Accumulated_Offset_i0_i2/SP              
                                         |  -23.664 ns 
sample_position/Accumulated_Offset_i0_i1/SP              
                                         |  -23.664 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         112 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0/iCE40UP.sp4k/RADDR9              
                                         |    3.360 ns 
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0/iCE40UP.sp4k/RADDR10              
                                         |    3.360 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR0              
                                         |    3.360 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR1              
                                         |    3.360 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR2              
                                         |    3.360 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR3              
                                         |    3.360 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR4              
                                         |    3.360 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR5              
                                         |    3.360 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR6              
                                         |    3.360 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR7              
                                         |    3.360 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
sample_output/dac/o_SPI_Data/Q          |          No required time
sample_output/dac/o_SPI_CS/Q            |          No required time
adc/CS_Stable_c/Q                       |          No required time
adc/Clock_Stable_c/Q                    |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
sample_output/r_Sample_R__i18/SR        |           No arrival time
{sample_output/r_Sample_R__i16/SR   sample_output/r_Sample_R__i17/SR}                           
                                        |           No arrival time
{sample_output/r_Sample_R__i14/SR   sample_output/r_Sample_R__i15/SR}                           
                                        |           No arrival time
{sample_output/r_Sample_R__i12/SR   sample_output/r_Sample_R__i13/SR}                           
                                        |           No arrival time
{sample_output/r_Sample_R__i10/SR   sample_output/r_Sample_R__i11/SR}                           
                                        |           No arrival time
sample_output/r_Sample_R__i9/SR         |           No arrival time
sample_output/r_Sample_L__i18/SR        |           No arrival time
{sample_output/r_Sample_L__i16/SR   sample_output/r_Sample_L__i17/SR}                           
                                        |           No arrival time
{sample_output/r_Sample_L__i14/SR   sample_output/r_Sample_L__i15/SR}                           
                                        |           No arrival time
{sample_output/r_Sample_L__i12/SR   sample_output/r_Sample_L__i13/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        78
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
o_DAC_MOSI                              |                    output
test                                    |                    output
o_DAC_CS                                |                    output
o_DAC_SCK                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
test_i0                                 |                  No Clock
Comb_Interval_i3                        |                  No Clock
Frequency_i5                            |                  No Clock
Harmonic_Scale_i0                       |                  No Clock
Frequency_i7                            |                  No Clock
Frequency_i1                            |                  No Clock
Frequency_i0                            |                  No Clock
Frequency_i2                            |                  No Clock
Frequency_i4                            |                  No Clock
Frequency_i6                            |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       682
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[0].adder/o_Accumulator__i0/Q  (SLICE)
Path End         : genadder[0].adder/o_Accumulator__i18/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 21
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -30.369 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



genadder[0].adder/o_Accumulator__i0/CK->genadder[0].adder/o_Accumulator__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        18.141  1       
genadder[0].adder/Adder_Total[0][0]                       NET DELAY            2.075        20.216  1       
genadder[0].adder/add_7_add_5_1/B1->genadder[0].adder/add_7_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        20.574  2       
genadder[0].adder/n6736                                   NET DELAY            2.075        22.649  1       
genadder[0].adder/add_7_add_5_3/CI0->genadder[0].adder/add_7_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.927  2       
genadder[0].adder/n9919                                   NET DELAY            2.075        25.002  1       
genadder[0].adder/add_7_add_5_3/CI1->genadder[0].adder/add_7_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.280  2       
genadder[0].adder/n6738                                   NET DELAY            2.075        27.355  1       
genadder[0].adder/add_7_add_5_5/CI0->genadder[0].adder/add_7_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        27.633  2       
genadder[0].adder/n9922                                   NET DELAY            2.075        29.708  1       
genadder[0].adder/add_7_add_5_5/CI1->genadder[0].adder/add_7_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.986  2       
genadder[0].adder/n6740                                   NET DELAY            2.075        32.061  1       
genadder[0].adder/add_7_add_5_7/CI0->genadder[0].adder/add_7_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        32.339  2       
genadder[0].adder/n9928                                   NET DELAY            2.075        34.414  1       
genadder[0].adder/add_7_add_5_7/CI1->genadder[0].adder/add_7_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.692  2       
genadder[0].adder/n6742                                   NET DELAY            2.075        36.767  1       
genadder[0].adder/add_7_add_5_9/CI0->genadder[0].adder/add_7_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.045  2       
genadder[0].adder/n9931                                   NET DELAY            2.075        39.120  1       
genadder[0].adder/add_7_add_5_9/CI1->genadder[0].adder/add_7_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.398  2       
genadder[0].adder/n6744                                   NET DELAY            2.075        41.473  1       
genadder[0].adder/add_7_add_5_11/CI0->genadder[0].adder/add_7_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.751  2       
genadder[0].adder/n9934                                   NET DELAY            2.075        43.826  1       
genadder[0].adder/add_7_add_5_11/CI1->genadder[0].adder/add_7_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.104  2       
genadder[0].adder/n6746                                   NET DELAY            2.075        46.179  1       
genadder[0].adder/add_7_add_5_13/CI0->genadder[0].adder/add_7_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        46.457  2       
genadder[0].adder/n9982                                   NET DELAY            2.075        48.532  1       
genadder[0].adder/add_7_add_5_13/CI1->genadder[0].adder/add_7_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.810  2       
genadder[0].adder/n6748                                   NET DELAY            2.075        50.885  1       
genadder[0].adder/add_7_add_5_15/CI0->genadder[0].adder/add_7_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.163  2       
genadder[0].adder/n9985                                   NET DELAY            2.075        53.238  1       
genadder[0].adder/add_7_add_5_15/CI1->genadder[0].adder/add_7_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.516  2       
genadder[0].adder/n6750                                   NET DELAY            2.075        55.591  1       
genadder[0].adder/add_7_add_5_17/CI0->genadder[0].adder/add_7_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        55.869  2       
genadder[0].adder/n10006                                  NET DELAY            2.075        57.944  1       
genadder[0].adder/add_7_add_5_17/CI1->genadder[0].adder/add_7_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.222  2       
genadder[0].adder/n6752                                   NET DELAY            2.075        60.297  1       
genadder[0].adder/add_7_add_5_19/CI0->genadder[0].adder/add_7_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        60.575  2       
genadder[0].adder/n10012                                  NET DELAY            2.075        62.650  1       
genadder[0].adder/add_7_add_5_19/D1->genadder[0].adder/add_7_add_5_19/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        63.127  1       
genadder[0].adder/n167[18]                                NET DELAY            2.075        65.202  1       
genadder[0].adder/i3903_2_lut/A->genadder[0].adder/i3903_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        65.679  1       
genadder[0].adder/n5704 ( DI0 )                           NET DELAY            2.075        67.754  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -67.754  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -30.369  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[1].adder/o_Accumulator__i0/Q  (SLICE)
Path End         : genadder[1].adder/o_Accumulator__i18/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 21
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -30.369 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



genadder[1].adder/o_Accumulator__i0/CK->genadder[1].adder/o_Accumulator__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        18.141  1       
genadder[1].adder/Adder_Total[1][0]                       NET DELAY            2.075        20.216  1       
genadder[1].adder/add_7_add_5_1/B1->genadder[1].adder/add_7_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        20.574  2       
genadder[1].adder/n6769                                   NET DELAY            2.075        22.649  1       
genadder[1].adder/add_7_add_5_3/CI0->genadder[1].adder/add_7_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.927  2       
genadder[1].adder/n9898                                   NET DELAY            2.075        25.002  1       
genadder[1].adder/add_7_add_5_3/CI1->genadder[1].adder/add_7_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.280  2       
genadder[1].adder/n6771                                   NET DELAY            2.075        27.355  1       
genadder[1].adder/add_7_add_5_5/CI0->genadder[1].adder/add_7_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        27.633  2       
genadder[1].adder/n9901                                   NET DELAY            2.075        29.708  1       
genadder[1].adder/add_7_add_5_5/CI1->genadder[1].adder/add_7_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.986  2       
genadder[1].adder/n6773                                   NET DELAY            2.075        32.061  1       
genadder[1].adder/add_7_add_5_7/CI0->genadder[1].adder/add_7_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        32.339  2       
genadder[1].adder/n9904                                   NET DELAY            2.075        34.414  1       
genadder[1].adder/add_7_add_5_7/CI1->genadder[1].adder/add_7_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.692  2       
genadder[1].adder/n6775                                   NET DELAY            2.075        36.767  1       
genadder[1].adder/add_7_add_5_9/CI0->genadder[1].adder/add_7_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.045  2       
genadder[1].adder/n10003                                  NET DELAY            2.075        39.120  1       
genadder[1].adder/add_7_add_5_9/CI1->genadder[1].adder/add_7_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.398  2       
genadder[1].adder/n6777                                   NET DELAY            2.075        41.473  1       
genadder[1].adder/add_7_add_5_11/CI0->genadder[1].adder/add_7_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.751  2       
genadder[1].adder/n10126                                  NET DELAY            2.075        43.826  1       
genadder[1].adder/add_7_add_5_11/CI1->genadder[1].adder/add_7_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.104  2       
genadder[1].adder/n6779                                   NET DELAY            2.075        46.179  1       
genadder[1].adder/add_7_add_5_13/CI0->genadder[1].adder/add_7_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        46.457  2       
genadder[1].adder/n10156                                  NET DELAY            2.075        48.532  1       
genadder[1].adder/add_7_add_5_13/CI1->genadder[1].adder/add_7_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.810  2       
genadder[1].adder/n6781                                   NET DELAY            2.075        50.885  1       
genadder[1].adder/add_7_add_5_15/CI0->genadder[1].adder/add_7_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.163  2       
genadder[1].adder/n10159                                  NET DELAY            2.075        53.238  1       
genadder[1].adder/add_7_add_5_15/CI1->genadder[1].adder/add_7_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.516  2       
genadder[1].adder/n6783                                   NET DELAY            2.075        55.591  1       
genadder[1].adder/add_7_add_5_17/CI0->genadder[1].adder/add_7_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        55.869  2       
genadder[1].adder/n10162                                  NET DELAY            2.075        57.944  1       
genadder[1].adder/add_7_add_5_17/CI1->genadder[1].adder/add_7_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.222  2       
genadder[1].adder/n6785                                   NET DELAY            2.075        60.297  1       
genadder[1].adder/add_7_add_5_19/CI0->genadder[1].adder/add_7_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        60.575  2       
genadder[1].adder/n10165                                  NET DELAY            2.075        62.650  1       
genadder[1].adder/add_7_add_5_19/D1->genadder[1].adder/add_7_add_5_19/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        63.127  1       
genadder[1].adder/n167[18]                                NET DELAY            2.075        65.202  1       
genadder[1].adder/i4040_2_lut/A->genadder[1].adder/i4040_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        65.679  1       
genadder[1].adder/n5847 ( DI0 )                           NET DELAY            2.075        67.754  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -67.754  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -30.369  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[0].adder/o_Accumulator__i0/Q  (SLICE)
Path End         : genadder[0].adder/o_Accumulator__i17/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 20
Delay Ratio      : 85.3% (route), 14.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -28.016 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



genadder[0].adder/o_Accumulator__i0/CK->genadder[0].adder/o_Accumulator__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        18.141  1       
genadder[0].adder/Adder_Total[0][0]                       NET DELAY            2.075        20.216  1       
genadder[0].adder/add_7_add_5_1/B1->genadder[0].adder/add_7_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        20.574  2       
genadder[0].adder/n6736                                   NET DELAY            2.075        22.649  1       
genadder[0].adder/add_7_add_5_3/CI0->genadder[0].adder/add_7_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.927  2       
genadder[0].adder/n9919                                   NET DELAY            2.075        25.002  1       
genadder[0].adder/add_7_add_5_3/CI1->genadder[0].adder/add_7_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.280  2       
genadder[0].adder/n6738                                   NET DELAY            2.075        27.355  1       
genadder[0].adder/add_7_add_5_5/CI0->genadder[0].adder/add_7_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        27.633  2       
genadder[0].adder/n9922                                   NET DELAY            2.075        29.708  1       
genadder[0].adder/add_7_add_5_5/CI1->genadder[0].adder/add_7_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.986  2       
genadder[0].adder/n6740                                   NET DELAY            2.075        32.061  1       
genadder[0].adder/add_7_add_5_7/CI0->genadder[0].adder/add_7_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        32.339  2       
genadder[0].adder/n9928                                   NET DELAY            2.075        34.414  1       
genadder[0].adder/add_7_add_5_7/CI1->genadder[0].adder/add_7_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.692  2       
genadder[0].adder/n6742                                   NET DELAY            2.075        36.767  1       
genadder[0].adder/add_7_add_5_9/CI0->genadder[0].adder/add_7_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.045  2       
genadder[0].adder/n9931                                   NET DELAY            2.075        39.120  1       
genadder[0].adder/add_7_add_5_9/CI1->genadder[0].adder/add_7_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.398  2       
genadder[0].adder/n6744                                   NET DELAY            2.075        41.473  1       
genadder[0].adder/add_7_add_5_11/CI0->genadder[0].adder/add_7_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.751  2       
genadder[0].adder/n9934                                   NET DELAY            2.075        43.826  1       
genadder[0].adder/add_7_add_5_11/CI1->genadder[0].adder/add_7_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.104  2       
genadder[0].adder/n6746                                   NET DELAY            2.075        46.179  1       
genadder[0].adder/add_7_add_5_13/CI0->genadder[0].adder/add_7_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        46.457  2       
genadder[0].adder/n9982                                   NET DELAY            2.075        48.532  1       
genadder[0].adder/add_7_add_5_13/CI1->genadder[0].adder/add_7_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.810  2       
genadder[0].adder/n6748                                   NET DELAY            2.075        50.885  1       
genadder[0].adder/add_7_add_5_15/CI0->genadder[0].adder/add_7_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.163  2       
genadder[0].adder/n9985                                   NET DELAY            2.075        53.238  1       
genadder[0].adder/add_7_add_5_15/CI1->genadder[0].adder/add_7_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.516  2       
genadder[0].adder/n6750                                   NET DELAY            2.075        55.591  1       
genadder[0].adder/add_7_add_5_17/CI0->genadder[0].adder/add_7_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        55.869  2       
genadder[0].adder/n10006                                  NET DELAY            2.075        57.944  1       
genadder[0].adder/add_7_add_5_17/CI1->genadder[0].adder/add_7_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.222  2       
genadder[0].adder/n6752                                   NET DELAY            2.075        60.297  1       
genadder[0].adder/add_7_add_5_19/D0->genadder[0].adder/add_7_add_5_19/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        60.774  1       
genadder[0].adder/n167[17]                                NET DELAY            2.075        62.849  1       
genadder[0].adder/i3904_2_lut/A->genadder[0].adder/i3904_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        63.326  1       
genadder[0].adder/n5706 ( DI0 )                           NET DELAY            2.075        65.401  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -65.401  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -28.016  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[1].adder/o_Accumulator__i0/Q  (SLICE)
Path End         : genadder[1].adder/o_Accumulator__i17/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 20
Delay Ratio      : 85.3% (route), 14.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -28.016 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



genadder[1].adder/o_Accumulator__i0/CK->genadder[1].adder/o_Accumulator__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        18.141  1       
genadder[1].adder/Adder_Total[1][0]                       NET DELAY            2.075        20.216  1       
genadder[1].adder/add_7_add_5_1/B1->genadder[1].adder/add_7_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        20.574  2       
genadder[1].adder/n6769                                   NET DELAY            2.075        22.649  1       
genadder[1].adder/add_7_add_5_3/CI0->genadder[1].adder/add_7_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.927  2       
genadder[1].adder/n9898                                   NET DELAY            2.075        25.002  1       
genadder[1].adder/add_7_add_5_3/CI1->genadder[1].adder/add_7_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.280  2       
genadder[1].adder/n6771                                   NET DELAY            2.075        27.355  1       
genadder[1].adder/add_7_add_5_5/CI0->genadder[1].adder/add_7_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        27.633  2       
genadder[1].adder/n9901                                   NET DELAY            2.075        29.708  1       
genadder[1].adder/add_7_add_5_5/CI1->genadder[1].adder/add_7_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.986  2       
genadder[1].adder/n6773                                   NET DELAY            2.075        32.061  1       
genadder[1].adder/add_7_add_5_7/CI0->genadder[1].adder/add_7_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        32.339  2       
genadder[1].adder/n9904                                   NET DELAY            2.075        34.414  1       
genadder[1].adder/add_7_add_5_7/CI1->genadder[1].adder/add_7_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.692  2       
genadder[1].adder/n6775                                   NET DELAY            2.075        36.767  1       
genadder[1].adder/add_7_add_5_9/CI0->genadder[1].adder/add_7_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.045  2       
genadder[1].adder/n10003                                  NET DELAY            2.075        39.120  1       
genadder[1].adder/add_7_add_5_9/CI1->genadder[1].adder/add_7_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.398  2       
genadder[1].adder/n6777                                   NET DELAY            2.075        41.473  1       
genadder[1].adder/add_7_add_5_11/CI0->genadder[1].adder/add_7_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.751  2       
genadder[1].adder/n10126                                  NET DELAY            2.075        43.826  1       
genadder[1].adder/add_7_add_5_11/CI1->genadder[1].adder/add_7_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.104  2       
genadder[1].adder/n6779                                   NET DELAY            2.075        46.179  1       
genadder[1].adder/add_7_add_5_13/CI0->genadder[1].adder/add_7_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        46.457  2       
genadder[1].adder/n10156                                  NET DELAY            2.075        48.532  1       
genadder[1].adder/add_7_add_5_13/CI1->genadder[1].adder/add_7_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.810  2       
genadder[1].adder/n6781                                   NET DELAY            2.075        50.885  1       
genadder[1].adder/add_7_add_5_15/CI0->genadder[1].adder/add_7_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.163  2       
genadder[1].adder/n10159                                  NET DELAY            2.075        53.238  1       
genadder[1].adder/add_7_add_5_15/CI1->genadder[1].adder/add_7_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.516  2       
genadder[1].adder/n6783                                   NET DELAY            2.075        55.591  1       
genadder[1].adder/add_7_add_5_17/CI0->genadder[1].adder/add_7_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        55.869  2       
genadder[1].adder/n10162                                  NET DELAY            2.075        57.944  1       
genadder[1].adder/add_7_add_5_17/CI1->genadder[1].adder/add_7_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.222  2       
genadder[1].adder/n6785                                   NET DELAY            2.075        60.297  1       
genadder[1].adder/add_7_add_5_19/D0->genadder[1].adder/add_7_add_5_19/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        60.774  1       
genadder[1].adder/n167[17]                                NET DELAY            2.075        62.849  1       
genadder[1].adder/i4039_2_lut/A->genadder[1].adder/i4039_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        63.326  1       
genadder[1].adder/n5845 ( DI0 )                           NET DELAY            2.075        65.401  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -65.401  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -28.016  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_i0_i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset_i0_i15/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 19
Delay Ratio      : 84.8% (route), 15.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -25.848 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



sample_position/Accumulated_Freq_Offset_i0_i0/CK->sample_position/Accumulated_Freq_Offset_i0_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        18.141  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY            2.075        20.216  1       
sample_position/unary_minus_6_inv_0_i1_1_lut/A->sample_position/unary_minus_6_inv_0_i1_1_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.693  1       
sample_position/n1[0]                                     NET DELAY            2.075        22.768  1       
sample_position/unary_minus_6_add_3_add_5_1/C1->sample_position/unary_minus_6_add_3_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        23.112  2       
sample_position/n6811                                     NET DELAY            2.075        25.187  1       
sample_position/unary_minus_6_add_3_add_5_3/CI0->sample_position/unary_minus_6_add_3_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.465  2       
sample_position/n10069                                    NET DELAY            2.075        27.540  1       
sample_position/unary_minus_6_add_3_add_5_3/CI1->sample_position/unary_minus_6_add_3_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        27.818  2       
sample_position/n6813                                     NET DELAY            2.075        29.893  1       
sample_position/unary_minus_6_add_3_add_5_5/CI0->sample_position/unary_minus_6_add_3_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.171  2       
sample_position/n10072                                    NET DELAY            2.075        32.246  1       
sample_position/unary_minus_6_add_3_add_5_5/CI1->sample_position/unary_minus_6_add_3_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        32.524  2       
sample_position/n6815                                     NET DELAY            2.075        34.599  1       
sample_position/unary_minus_6_add_3_add_5_7/CI0->sample_position/unary_minus_6_add_3_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.877  2       
sample_position/n10075                                    NET DELAY            2.075        36.952  1       
sample_position/unary_minus_6_add_3_add_5_7/CI1->sample_position/unary_minus_6_add_3_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.230  2       
sample_position/n6817                                     NET DELAY            2.075        39.305  1       
sample_position/unary_minus_6_add_3_add_5_9/CI0->sample_position/unary_minus_6_add_3_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.583  2       
sample_position/n10078                                    NET DELAY            2.075        41.658  1       
sample_position/unary_minus_6_add_3_add_5_9/CI1->sample_position/unary_minus_6_add_3_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.936  2       
sample_position/n6819                                     NET DELAY            2.075        44.011  1       
sample_position/unary_minus_6_add_3_add_5_11/CI0->sample_position/unary_minus_6_add_3_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        44.289  2       
sample_position/n10081                                    NET DELAY            2.075        46.364  1       
sample_position/unary_minus_6_add_3_add_5_11/CI1->sample_position/unary_minus_6_add_3_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        46.642  2       
sample_position/n6821                                     NET DELAY            2.075        48.717  1       
sample_position/unary_minus_6_add_3_add_5_13/CI0->sample_position/unary_minus_6_add_3_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        48.995  2       
sample_position/n10084                                    NET DELAY            2.075        51.070  1       
sample_position/unary_minus_6_add_3_add_5_13/CI1->sample_position/unary_minus_6_add_3_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        51.348  2       
sample_position/n6823                                     NET DELAY            2.075        53.423  1       
sample_position/unary_minus_6_add_3_add_5_15/CI0->sample_position/unary_minus_6_add_3_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        53.701  2       
sample_position/n10087                                    NET DELAY            2.075        55.776  1       
sample_position/unary_minus_6_add_3_add_5_15/CI1->sample_position/unary_minus_6_add_3_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        56.054  2       
sample_position/n6825                                     NET DELAY            2.075        58.129  1       
sample_position/unary_minus_6_add_3_add_5_17/D0->sample_position/unary_minus_6_add_3_add_5_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        58.606  1       
sample_position/n87_adj_1157[15]                          NET DELAY            2.075        60.681  1       
sample_position/mux_8_i16_3_lut/A->sample_position/mux_8_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        61.158  1       
sample_position/n105[15] ( DI0 )                          NET DELAY            2.075        63.233  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -63.233  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -25.848  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/SM_Sample_Position__i1/Q  (SLICE)
Path End         : sample_position/Accumulated_Frequency_849__i15/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 19
Delay Ratio      : 84.8% (route), 15.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -25.848 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



sample_position/SM_Sample_Position__i1/CK->sample_position/SM_Sample_Position__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        18.141  19      
sample_position/SM_Sample_Position[1]                     NET DELAY            2.075        20.216  1       
sample_position/i5924_2_lut_3_lut_4_lut/A->sample_position/i5924_2_lut_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        20.693  18      
sample_position/n7_adj_1092                               NET DELAY            2.075        22.768  1       
sample_position/i4523_2_lut/B->sample_position/i4523_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        23.245  1       
sample_position/n6622                                     NET DELAY            2.075        25.320  1       
sample_position/Accumulated_Frequency_849_add_4_1/C1->sample_position/Accumulated_Frequency_849_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        25.664  2       
sample_position/n6702                                     NET DELAY            2.075        27.739  1       
sample_position/Accumulated_Frequency_849_add_4_3/CI0->sample_position/Accumulated_Frequency_849_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.017  2       
sample_position/n10132                                    NET DELAY            2.075        30.092  1       
sample_position/Accumulated_Frequency_849_add_4_3/CI1->sample_position/Accumulated_Frequency_849_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.370  2       
sample_position/n6704                                     NET DELAY            2.075        32.445  1       
sample_position/Accumulated_Frequency_849_add_4_5/CI0->sample_position/Accumulated_Frequency_849_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        32.723  2       
sample_position/n10135                                    NET DELAY            2.075        34.798  1       
sample_position/Accumulated_Frequency_849_add_4_5/CI1->sample_position/Accumulated_Frequency_849_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.076  2       
sample_position/n6706                                     NET DELAY            2.075        37.151  1       
sample_position/Accumulated_Frequency_849_add_4_7/CI0->sample_position/Accumulated_Frequency_849_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.429  2       
sample_position/n10138                                    NET DELAY            2.075        39.504  1       
sample_position/Accumulated_Frequency_849_add_4_7/CI1->sample_position/Accumulated_Frequency_849_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.782  2       
sample_position/n6708                                     NET DELAY            2.075        41.857  1       
sample_position/Accumulated_Frequency_849_add_4_9/CI0->sample_position/Accumulated_Frequency_849_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.135  2       
sample_position/n10141                                    NET DELAY            2.075        44.210  1       
sample_position/Accumulated_Frequency_849_add_4_9/CI1->sample_position/Accumulated_Frequency_849_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.488  2       
sample_position/n6710                                     NET DELAY            2.075        46.563  1       
sample_position/Accumulated_Frequency_849_add_4_11/CI0->sample_position/Accumulated_Frequency_849_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        46.841  2       
sample_position/n10144                                    NET DELAY            2.075        48.916  1       
sample_position/Accumulated_Frequency_849_add_4_11/CI1->sample_position/Accumulated_Frequency_849_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        49.194  2       
sample_position/n6712                                     NET DELAY            2.075        51.269  1       
sample_position/Accumulated_Frequency_849_add_4_13/CI0->sample_position/Accumulated_Frequency_849_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.547  2       
sample_position/n10147                                    NET DELAY            2.075        53.622  1       
sample_position/Accumulated_Frequency_849_add_4_13/CI1->sample_position/Accumulated_Frequency_849_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.900  2       
sample_position/n6714                                     NET DELAY            2.075        55.975  1       
sample_position/Accumulated_Frequency_849_add_4_15/CI0->sample_position/Accumulated_Frequency_849_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        56.253  2       
sample_position/n10150                                    NET DELAY            2.075        58.328  1       
sample_position/Accumulated_Frequency_849_add_4_15/CI1->sample_position/Accumulated_Frequency_849_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        58.606  2       
sample_position/n6716                                     NET DELAY            2.075        60.681  1       
sample_position/Accumulated_Frequency_849_add_4_17/D0->sample_position/Accumulated_Frequency_849_add_4_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        61.158  1       
sample_position/n69[15] ( DI0 )                           NET DELAY            2.075        63.233  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -63.233  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -25.848  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[0].adder/o_Accumulator__i0/Q  (SLICE)
Path End         : genadder[0].adder/o_Accumulator__i16/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 19
Delay Ratio      : 85.2% (route), 14.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -25.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



genadder[0].adder/o_Accumulator__i0/CK->genadder[0].adder/o_Accumulator__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        18.141  1       
genadder[0].adder/Adder_Total[0][0]                       NET DELAY            2.075        20.216  1       
genadder[0].adder/add_7_add_5_1/B1->genadder[0].adder/add_7_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        20.574  2       
genadder[0].adder/n6736                                   NET DELAY            2.075        22.649  1       
genadder[0].adder/add_7_add_5_3/CI0->genadder[0].adder/add_7_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.927  2       
genadder[0].adder/n9919                                   NET DELAY            2.075        25.002  1       
genadder[0].adder/add_7_add_5_3/CI1->genadder[0].adder/add_7_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.280  2       
genadder[0].adder/n6738                                   NET DELAY            2.075        27.355  1       
genadder[0].adder/add_7_add_5_5/CI0->genadder[0].adder/add_7_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        27.633  2       
genadder[0].adder/n9922                                   NET DELAY            2.075        29.708  1       
genadder[0].adder/add_7_add_5_5/CI1->genadder[0].adder/add_7_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.986  2       
genadder[0].adder/n6740                                   NET DELAY            2.075        32.061  1       
genadder[0].adder/add_7_add_5_7/CI0->genadder[0].adder/add_7_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        32.339  2       
genadder[0].adder/n9928                                   NET DELAY            2.075        34.414  1       
genadder[0].adder/add_7_add_5_7/CI1->genadder[0].adder/add_7_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.692  2       
genadder[0].adder/n6742                                   NET DELAY            2.075        36.767  1       
genadder[0].adder/add_7_add_5_9/CI0->genadder[0].adder/add_7_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.045  2       
genadder[0].adder/n9931                                   NET DELAY            2.075        39.120  1       
genadder[0].adder/add_7_add_5_9/CI1->genadder[0].adder/add_7_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.398  2       
genadder[0].adder/n6744                                   NET DELAY            2.075        41.473  1       
genadder[0].adder/add_7_add_5_11/CI0->genadder[0].adder/add_7_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.751  2       
genadder[0].adder/n9934                                   NET DELAY            2.075        43.826  1       
genadder[0].adder/add_7_add_5_11/CI1->genadder[0].adder/add_7_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.104  2       
genadder[0].adder/n6746                                   NET DELAY            2.075        46.179  1       
genadder[0].adder/add_7_add_5_13/CI0->genadder[0].adder/add_7_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        46.457  2       
genadder[0].adder/n9982                                   NET DELAY            2.075        48.532  1       
genadder[0].adder/add_7_add_5_13/CI1->genadder[0].adder/add_7_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.810  2       
genadder[0].adder/n6748                                   NET DELAY            2.075        50.885  1       
genadder[0].adder/add_7_add_5_15/CI0->genadder[0].adder/add_7_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.163  2       
genadder[0].adder/n9985                                   NET DELAY            2.075        53.238  1       
genadder[0].adder/add_7_add_5_15/CI1->genadder[0].adder/add_7_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.516  2       
genadder[0].adder/n6750                                   NET DELAY            2.075        55.591  1       
genadder[0].adder/add_7_add_5_17/CI0->genadder[0].adder/add_7_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        55.869  2       
genadder[0].adder/n10006                                  NET DELAY            2.075        57.944  1       
genadder[0].adder/add_7_add_5_17/D1->genadder[0].adder/add_7_add_5_17/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        58.421  1       
genadder[0].adder/n167[16]                                NET DELAY            2.075        60.496  1       
genadder[0].adder/i3905_2_lut/A->genadder[0].adder/i3905_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        60.973  1       
genadder[0].adder/n5708 ( DI0 )                           NET DELAY            2.075        63.048  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -63.048  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -25.663  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genadder[1].adder/o_Accumulator__i0/Q  (SLICE)
Path End         : genadder[1].adder/o_Accumulator__i16/D  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 19
Delay Ratio      : 85.2% (route), 14.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -25.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



genadder[1].adder/o_Accumulator__i0/CK->genadder[1].adder/o_Accumulator__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        18.141  1       
genadder[1].adder/Adder_Total[1][0]                       NET DELAY            2.075        20.216  1       
genadder[1].adder/add_7_add_5_1/B1->genadder[1].adder/add_7_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        20.574  2       
genadder[1].adder/n6769                                   NET DELAY            2.075        22.649  1       
genadder[1].adder/add_7_add_5_3/CI0->genadder[1].adder/add_7_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.927  2       
genadder[1].adder/n9898                                   NET DELAY            2.075        25.002  1       
genadder[1].adder/add_7_add_5_3/CI1->genadder[1].adder/add_7_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.280  2       
genadder[1].adder/n6771                                   NET DELAY            2.075        27.355  1       
genadder[1].adder/add_7_add_5_5/CI0->genadder[1].adder/add_7_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        27.633  2       
genadder[1].adder/n9901                                   NET DELAY            2.075        29.708  1       
genadder[1].adder/add_7_add_5_5/CI1->genadder[1].adder/add_7_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.986  2       
genadder[1].adder/n6773                                   NET DELAY            2.075        32.061  1       
genadder[1].adder/add_7_add_5_7/CI0->genadder[1].adder/add_7_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        32.339  2       
genadder[1].adder/n9904                                   NET DELAY            2.075        34.414  1       
genadder[1].adder/add_7_add_5_7/CI1->genadder[1].adder/add_7_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.692  2       
genadder[1].adder/n6775                                   NET DELAY            2.075        36.767  1       
genadder[1].adder/add_7_add_5_9/CI0->genadder[1].adder/add_7_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        37.045  2       
genadder[1].adder/n10003                                  NET DELAY            2.075        39.120  1       
genadder[1].adder/add_7_add_5_9/CI1->genadder[1].adder/add_7_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.398  2       
genadder[1].adder/n6777                                   NET DELAY            2.075        41.473  1       
genadder[1].adder/add_7_add_5_11/CI0->genadder[1].adder/add_7_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        41.751  2       
genadder[1].adder/n10126                                  NET DELAY            2.075        43.826  1       
genadder[1].adder/add_7_add_5_11/CI1->genadder[1].adder/add_7_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        44.104  2       
genadder[1].adder/n6779                                   NET DELAY            2.075        46.179  1       
genadder[1].adder/add_7_add_5_13/CI0->genadder[1].adder/add_7_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        46.457  2       
genadder[1].adder/n10156                                  NET DELAY            2.075        48.532  1       
genadder[1].adder/add_7_add_5_13/CI1->genadder[1].adder/add_7_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        48.810  2       
genadder[1].adder/n6781                                   NET DELAY            2.075        50.885  1       
genadder[1].adder/add_7_add_5_15/CI0->genadder[1].adder/add_7_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        51.163  2       
genadder[1].adder/n10159                                  NET DELAY            2.075        53.238  1       
genadder[1].adder/add_7_add_5_15/CI1->genadder[1].adder/add_7_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        53.516  2       
genadder[1].adder/n6783                                   NET DELAY            2.075        55.591  1       
genadder[1].adder/add_7_add_5_17/CI0->genadder[1].adder/add_7_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        55.869  2       
genadder[1].adder/n10162                                  NET DELAY            2.075        57.944  1       
genadder[1].adder/add_7_add_5_17/D1->genadder[1].adder/add_7_add_5_17/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        58.421  1       
genadder[1].adder/n167[16]                                NET DELAY            2.075        60.496  1       
genadder[1].adder/i4038_2_lut/A->genadder[1].adder/i4038_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        60.973  1       
genadder[1].adder/n5843 ( DI0 )                           NET DELAY            2.075        63.048  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -63.048  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -25.663  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_i0_i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset_i0_i2/SP  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



sample_position/Accumulated_Freq_Offset_i0_i0/CK->sample_position/Accumulated_Freq_Offset_i0_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        18.141  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        20.216  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.693  1       
sample_position/n4_adj_1141                               NET DELAY        2.075        22.768  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.245  1       
sample_position/n6_adj_1140                               NET DELAY        2.075        25.320  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.797  1       
sample_position/n8_adj_1139                               NET DELAY        2.075        27.872  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        28.349  1       
sample_position/n10_adj_1138                              NET DELAY        2.075        30.424  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        30.901  1       
sample_position/n12_adj_1137                              NET DELAY        2.075        32.976  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        33.453  1       
sample_position/n14_adj_1136                              NET DELAY        2.075        35.528  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        36.005  1       
sample_position/n16_adj_1135                              NET DELAY        2.075        38.080  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        38.557  1       
sample_position/n18                                       NET DELAY        2.075        40.632  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        41.109  1       
sample_position/n20                                       NET DELAY        2.075        43.184  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        43.661  1       
sample_position/n22                                       NET DELAY        2.075        45.736  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        46.213  1       
sample_position/n24                                       NET DELAY        2.075        48.288  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        48.765  1       
sample_position/n26                                       NET DELAY        2.075        50.840  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        51.317  1       
sample_position/n28                                       NET DELAY        2.075        53.392  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        53.869  1       
sample_position/n30                                       NET DELAY        2.075        55.944  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        56.421  1       
sample_position/n4_adj_1133                               NET DELAY        2.075        58.496  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        58.973  16      
sample_position/n5288 ( CE )                              NET DELAY        2.075        61.048  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -61.048  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -23.663  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Freq_Offset_i0_i0/Q  (SLICE)
Path End         : sample_position/Accumulated_Offset_i0_i1/SP  (SLICE)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 17
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -23.663 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



sample_position/Accumulated_Freq_Offset_i0_i0/CK->sample_position/Accumulated_Freq_Offset_i0_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        18.141  4       
sample_position/Accumulated_Freq_Offset[0]
                                                          NET DELAY        2.075        20.216  1       
sample_position/LessThan_5_i4_4_lut/A->sample_position/LessThan_5_i4_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.693  1       
sample_position/n4_adj_1141                               NET DELAY        2.075        22.768  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.245  1       
sample_position/n6_adj_1140                               NET DELAY        2.075        25.320  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.797  1       
sample_position/n8_adj_1139                               NET DELAY        2.075        27.872  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        28.349  1       
sample_position/n10_adj_1138                              NET DELAY        2.075        30.424  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        30.901  1       
sample_position/n12_adj_1137                              NET DELAY        2.075        32.976  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        33.453  1       
sample_position/n14_adj_1136                              NET DELAY        2.075        35.528  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        36.005  1       
sample_position/n16_adj_1135                              NET DELAY        2.075        38.080  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        38.557  1       
sample_position/n18                                       NET DELAY        2.075        40.632  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        41.109  1       
sample_position/n20                                       NET DELAY        2.075        43.184  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        43.661  1       
sample_position/n22                                       NET DELAY        2.075        45.736  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        46.213  1       
sample_position/n24                                       NET DELAY        2.075        48.288  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        48.765  1       
sample_position/n26                                       NET DELAY        2.075        50.840  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        51.317  1       
sample_position/n28                                       NET DELAY        2.075        53.392  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        53.869  1       
sample_position/n30                                       NET DELAY        2.075        55.944  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        56.421  1       
sample_position/n4_adj_1133                               NET DELAY        2.075        58.496  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          SLICE           D0_TO_F0_DELAY   0.477        58.973  16      
sample_position/n5288 ( CE )                              NET DELAY        2.075        61.048  1       



                                                          CONSTRAINT      0.000        20.833  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000        20.833  1       
pll_48/i_Clock_c                                          NET DELAY       2.075        22.908  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( CLK )
                                                          NET DELAY      14.525        37.583  1       
                                                          Uncertainty     0.000        37.583  
                                                          Setup time      0.199        37.384  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          37.384  
Arrival Time                                                                          -61.048  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -23.663  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/LUT_Pos__i9/Q  (SLICE)
Path End         : sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0/iCE40UP.sp4k/RADDR9  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



sample_position/LUT_Pos__i9/CK->sample_position/LUT_Pos__i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        18.141  16      
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/LUT_Pos[9] ( RADDR9 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/LUT_Pos__i10/Q  (SLICE)
Path End         : sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0/iCE40UP.sp4k/RADDR10  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



sample_position/LUT_Pos__i10/CK->sample_position/LUT_Pos__i10/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        18.141  16      
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/LUT_Pos[10] ( RADDR10 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i0/Q  (SLICE)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR0  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



Harmonic__i0/CK->Harmonic__i0/Q           SLICE           CLK_TO_Q0_DELAY  1.391        18.141  23      
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Harmonic[0] ( RADDR0 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i1/Q  (SLICE)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR1  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



Harmonic__i1/CK->Harmonic__i1/Q           SLICE           CLK_TO_Q0_DELAY  1.391        18.141  5       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Harmonic[1] ( RADDR1 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i2/Q  (SLICE)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR2  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



Harmonic__i2/CK->Harmonic__i2/Q           SLICE           CLK_TO_Q0_DELAY  1.391        18.141  5       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Harmonic[2] ( RADDR2 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i3/Q  (SLICE)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR3  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



Harmonic__i3/CK->Harmonic__i3/Q           SLICE           CLK_TO_Q0_DELAY  1.391        18.141  5       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Harmonic[3] ( RADDR3 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i4/Q  (SLICE)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR4  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



Harmonic__i4/CK->Harmonic__i4/Q           SLICE           CLK_TO_Q0_DELAY  1.391        18.141  5       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Harmonic[4] ( RADDR4 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i5/Q  (SLICE)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR5  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



Harmonic__i5/CK->Harmonic__i5/Q           SLICE           CLK_TO_Q0_DELAY  1.391        18.141  5       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Harmonic[5] ( RADDR5 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i6/Q  (SLICE)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR6  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



Harmonic__i6/CK->Harmonic__i6/Q           SLICE           CLK_TO_Q0_DELAY  1.391        18.141  5       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Harmonic[6] ( RADDR6 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i7/Q  (SLICE)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR7  (EBR)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock
                                                          NET DELAY      14.525        16.750  1       



Harmonic__i7/CK->Harmonic__i7/Q           SLICE           CLK_TO_Q0_DELAY  1.391        18.141  5       
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Harmonic[7] ( RADDR7 )
                                                          NET DELAY        2.075        20.216  1       



                                                          CONSTRAINT      0.000         0.000  1       
i_Clock_pad.bb_inst/PADDI                 PIO             CLOCK LATENCY   0.000         0.000  1       
pll_48/i_Clock_c                                          NET DELAY       2.075         2.075  1       
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE
                                          PLL                             0.000         2.075  329     
pll_48/u_PLL_B/REFERENCECLK->pll_48/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                             0.150         2.225  329     
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/Main_Clock ( RCLK )
                                                          NET DELAY      14.525        16.750  1       
                                                          Uncertainty     0.000        16.750  
                                                          Hold time       0.106        16.856  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -16.856  
Arrival Time                                                                           20.216  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    3.360  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

