<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/kernel/cpu/amd.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/kernel/cpu</a> - amd.c<span style="font-size: 80%;"> (source / <a href="amd.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">330</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-07 12:34:12</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">21</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0-only</a>
<a name="2"><span class="lineNum">       2 </span>            : #include &lt;linux/export.h&gt;</a>
<a name="3"><span class="lineNum">       3 </span>            : #include &lt;linux/bitops.h&gt;</a>
<a name="4"><span class="lineNum">       4 </span>            : #include &lt;linux/elf.h&gt;</a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;linux/mm.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : </a>
<a name="7"><span class="lineNum">       7 </span>            : #include &lt;linux/io.h&gt;</a>
<a name="8"><span class="lineNum">       8 </span>            : #include &lt;linux/sched.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;linux/sched/clock.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;linux/random.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : #include &lt;linux/topology.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;asm/processor.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;asm/apic.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;asm/cacheinfo.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;asm/cpu.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;asm/spec-ctrl.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;asm/smp.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;asm/numa.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;asm/pci-direct.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;asm/delay.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;asm/debugreg.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;asm/resctrl.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #ifdef CONFIG_X86_64</a>
<a name="25"><span class="lineNum">      25 </span>            : # include &lt;asm/mmconfig.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #endif</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;cpu.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : static const int amd_erratum_383[];</a>
<a name="31"><span class="lineNum">      31 </span>            : static const int amd_erratum_400[];</a>
<a name="32"><span class="lineNum">      32 </span>            : static const int amd_erratum_1054[];</a>
<a name="33"><span class="lineNum">      33 </span>            : static bool cpu_has_amd_erratum(struct cpuinfo_x86 *cpu, const int *erratum);</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : /*</a>
<a name="36"><span class="lineNum">      36 </span>            :  * nodes_per_socket: Stores the number of nodes per socket.</a>
<a name="37"><span class="lineNum">      37 </span>            :  * Refer to Fam15h Models 00-0fh BKDG - CPUID Fn8000_001E_ECX</a>
<a name="38"><span class="lineNum">      38 </span>            :  * Node Identifiers[10:8]</a>
<a name="39"><span class="lineNum">      39 </span>            :  */</a>
<a name="40"><span class="lineNum">      40 </span>            : static u32 nodes_per_socket = 1;</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 : static inline int rdmsrl_amd_safe(unsigned msr, unsigned long long *p)</span></a>
<a name="43"><span class="lineNum">      43 </span>            : {</a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :         u32 gprs[8] = { 0 };</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :         int err;</span></a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :         WARN_ONCE((boot_cpu_data.x86 != 0xf),</span></a>
<a name="48"><span class="lineNum">      48 </span>            :                   &quot;%s should only be used on K8!\n&quot;, __func__);</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :         gprs[1] = msr;</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         gprs[7] = 0x9c5a203a;</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :         err = rdmsr_safe_regs(gprs);</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :         *p = gprs[0] | ((u64)gprs[2] &lt;&lt; 32);</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :         return err;</span></a>
<a name="58"><span class="lineNum">      58 </span>            : }</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 : static inline int wrmsrl_amd_safe(unsigned msr, unsigned long long val)</span></a>
<a name="61"><span class="lineNum">      61 </span>            : {</a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         u32 gprs[8] = { 0 };</span></a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :         WARN_ONCE((boot_cpu_data.x86 != 0xf),</span></a>
<a name="65"><span class="lineNum">      65 </span>            :                   &quot;%s should only be used on K8!\n&quot;, __func__);</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :         gprs[0] = (u32)val;</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :         gprs[1] = msr;</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         gprs[2] = val &gt;&gt; 32;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         gprs[7] = 0x9c5a203a;</span></a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :         return wrmsr_safe_regs(gprs);</span></a>
<a name="73"><span class="lineNum">      73 </span>            : }</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            : /*</a>
<a name="76"><span class="lineNum">      76 </span>            :  *      B step AMD K6 before B 9730xxxx have hardware bugs that can cause</a>
<a name="77"><span class="lineNum">      77 </span>            :  *      misexecution of code under Linux. Owners of such processors should</a>
<a name="78"><span class="lineNum">      78 </span>            :  *      contact AMD for precise details and a CPU swap.</a>
<a name="79"><span class="lineNum">      79 </span>            :  *</a>
<a name="80"><span class="lineNum">      80 </span>            :  *      See     http://www.multimania.com/poulot/k6bug.html</a>
<a name="81"><span class="lineNum">      81 </span>            :  *      and     section 2.6.2 of &quot;AMD-K6 Processor Revision Guide - Model 6&quot;</a>
<a name="82"><span class="lineNum">      82 </span>            :  *              (Publication # 21266  Issue Date: August 1998)</a>
<a name="83"><span class="lineNum">      83 </span>            :  *</a>
<a name="84"><span class="lineNum">      84 </span>            :  *      The following test is erm.. interesting. AMD neglected to up</a>
<a name="85"><span class="lineNum">      85 </span>            :  *      the chip setting when fixing the bug but they also tweaked some</a>
<a name="86"><span class="lineNum">      86 </span>            :  *      performance at the same time..</a>
<a name="87"><span class="lineNum">      87 </span>            :  */</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            : #ifdef CONFIG_X86_32</a>
<a name="90"><span class="lineNum">      90 </span>            : extern __visible void vide(void);</a>
<a name="91"><span class="lineNum">      91 </span>            : __asm__(&quot;.text\n&quot;</a>
<a name="92"><span class="lineNum">      92 </span>            :         &quot;.globl vide\n&quot;</a>
<a name="93"><span class="lineNum">      93 </span>            :         &quot;.type vide, @function\n&quot;</a>
<a name="94"><span class="lineNum">      94 </span>            :         &quot;.align 4\n&quot;</a>
<a name="95"><span class="lineNum">      95 </span>            :         &quot;vide: ret\n&quot;);</a>
<a name="96"><span class="lineNum">      96 </span>            : #endif</a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span>            : static void init_amd_k5(struct cpuinfo_x86 *c)</a>
<a name="99"><span class="lineNum">      99 </span>            : {</a>
<a name="100"><span class="lineNum">     100 </span>            : #ifdef CONFIG_X86_32</a>
<a name="101"><span class="lineNum">     101 </span>            : /*</a>
<a name="102"><span class="lineNum">     102 </span>            :  * General Systems BIOSen alias the cpu frequency registers</a>
<a name="103"><span class="lineNum">     103 </span>            :  * of the Elan at 0x000df000. Unfortunately, one of the Linux</a>
<a name="104"><span class="lineNum">     104 </span>            :  * drivers subsequently pokes it, and changes the CPU speed.</a>
<a name="105"><span class="lineNum">     105 </span>            :  * Workaround : Remove the unneeded alias.</a>
<a name="106"><span class="lineNum">     106 </span>            :  */</a>
<a name="107"><span class="lineNum">     107 </span>            : #define CBAR            (0xfffc) /* Configuration Base Address  (32-bit) */</a>
<a name="108"><span class="lineNum">     108 </span>            : #define CBAR_ENB        (0x80000000)</a>
<a name="109"><span class="lineNum">     109 </span>            : #define CBAR_KEY        (0X000000CB)</a>
<a name="110"><span class="lineNum">     110 </span>            :         if (c-&gt;x86_model == 9 || c-&gt;x86_model == 10) {</a>
<a name="111"><span class="lineNum">     111 </span>            :                 if (inl(CBAR) &amp; CBAR_ENB)</a>
<a name="112"><span class="lineNum">     112 </span>            :                         outl(0 | CBAR_KEY, CBAR);</a>
<a name="113"><span class="lineNum">     113 </span>            :         }</a>
<a name="114"><span class="lineNum">     114 </span>            : #endif</a>
<a name="115"><span class="lineNum">     115 </span>            : }</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            : static void init_amd_k6(struct cpuinfo_x86 *c)</a>
<a name="118"><span class="lineNum">     118 </span>            : {</a>
<a name="119"><span class="lineNum">     119 </span>            : #ifdef CONFIG_X86_32</a>
<a name="120"><span class="lineNum">     120 </span>            :         u32 l, h;</a>
<a name="121"><span class="lineNum">     121 </span>            :         int mbytes = get_num_physpages() &gt;&gt; (20-PAGE_SHIFT);</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            :         if (c-&gt;x86_model &lt; 6) {</a>
<a name="124"><span class="lineNum">     124 </span>            :                 /* Based on AMD doc 20734R - June 2000 */</a>
<a name="125"><span class="lineNum">     125 </span>            :                 if (c-&gt;x86_model == 0) {</a>
<a name="126"><span class="lineNum">     126 </span>            :                         clear_cpu_cap(c, X86_FEATURE_APIC);</a>
<a name="127"><span class="lineNum">     127 </span>            :                         set_cpu_cap(c, X86_FEATURE_PGE);</a>
<a name="128"><span class="lineNum">     128 </span>            :                 }</a>
<a name="129"><span class="lineNum">     129 </span>            :                 return;</a>
<a name="130"><span class="lineNum">     130 </span>            :         }</a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            :         if (c-&gt;x86_model == 6 &amp;&amp; c-&gt;x86_stepping == 1) {</a>
<a name="133"><span class="lineNum">     133 </span>            :                 const int K6_BUG_LOOP = 1000000;</a>
<a name="134"><span class="lineNum">     134 </span>            :                 int n;</a>
<a name="135"><span class="lineNum">     135 </span>            :                 void (*f_vide)(void);</a>
<a name="136"><span class="lineNum">     136 </span>            :                 u64 d, d2;</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            :                 pr_info(&quot;AMD K6 stepping B detected - &quot;);</a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span>            :                 /*</a>
<a name="141"><span class="lineNum">     141 </span>            :                  * It looks like AMD fixed the 2.6.2 bug and improved indirect</a>
<a name="142"><span class="lineNum">     142 </span>            :                  * calls at the same time.</a>
<a name="143"><span class="lineNum">     143 </span>            :                  */</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            :                 n = K6_BUG_LOOP;</a>
<a name="146"><span class="lineNum">     146 </span>            :                 f_vide = vide;</a>
<a name="147"><span class="lineNum">     147 </span>            :                 OPTIMIZER_HIDE_VAR(f_vide);</a>
<a name="148"><span class="lineNum">     148 </span>            :                 d = rdtsc();</a>
<a name="149"><span class="lineNum">     149 </span>            :                 while (n--)</a>
<a name="150"><span class="lineNum">     150 </span>            :                         f_vide();</a>
<a name="151"><span class="lineNum">     151 </span>            :                 d2 = rdtsc();</a>
<a name="152"><span class="lineNum">     152 </span>            :                 d = d2-d;</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span>            :                 if (d &gt; 20*K6_BUG_LOOP)</a>
<a name="155"><span class="lineNum">     155 </span>            :                         pr_cont(&quot;system stability may be impaired when more than 32 MB are used.\n&quot;);</a>
<a name="156"><span class="lineNum">     156 </span>            :                 else</a>
<a name="157"><span class="lineNum">     157 </span>            :                         pr_cont(&quot;probably OK (after B9730xxxx).\n&quot;);</a>
<a name="158"><span class="lineNum">     158 </span>            :         }</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :         /* K6 with old style WHCR */</a>
<a name="161"><span class="lineNum">     161 </span>            :         if (c-&gt;x86_model &lt; 8 ||</a>
<a name="162"><span class="lineNum">     162 </span>            :            (c-&gt;x86_model == 8 &amp;&amp; c-&gt;x86_stepping &lt; 8)) {</a>
<a name="163"><span class="lineNum">     163 </span>            :                 /* We can only write allocate on the low 508Mb */</a>
<a name="164"><span class="lineNum">     164 </span>            :                 if (mbytes &gt; 508)</a>
<a name="165"><span class="lineNum">     165 </span>            :                         mbytes = 508;</a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            :                 rdmsr(MSR_K6_WHCR, l, h);</a>
<a name="168"><span class="lineNum">     168 </span>            :                 if ((l&amp;0x0000FFFF) == 0) {</a>
<a name="169"><span class="lineNum">     169 </span>            :                         unsigned long flags;</a>
<a name="170"><span class="lineNum">     170 </span>            :                         l = (1&lt;&lt;0)|((mbytes/4)&lt;&lt;1);</a>
<a name="171"><span class="lineNum">     171 </span>            :                         local_irq_save(flags);</a>
<a name="172"><span class="lineNum">     172 </span>            :                         wbinvd();</a>
<a name="173"><span class="lineNum">     173 </span>            :                         wrmsr(MSR_K6_WHCR, l, h);</a>
<a name="174"><span class="lineNum">     174 </span>            :                         local_irq_restore(flags);</a>
<a name="175"><span class="lineNum">     175 </span>            :                         pr_info(&quot;Enabling old style K6 write allocation for %d Mb\n&quot;,</a>
<a name="176"><span class="lineNum">     176 </span>            :                                 mbytes);</a>
<a name="177"><span class="lineNum">     177 </span>            :                 }</a>
<a name="178"><span class="lineNum">     178 </span>            :                 return;</a>
<a name="179"><span class="lineNum">     179 </span>            :         }</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            :         if ((c-&gt;x86_model == 8 &amp;&amp; c-&gt;x86_stepping &gt; 7) ||</a>
<a name="182"><span class="lineNum">     182 </span>            :              c-&gt;x86_model == 9 || c-&gt;x86_model == 13) {</a>
<a name="183"><span class="lineNum">     183 </span>            :                 /* The more serious chips .. */</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            :                 if (mbytes &gt; 4092)</a>
<a name="186"><span class="lineNum">     186 </span>            :                         mbytes = 4092;</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            :                 rdmsr(MSR_K6_WHCR, l, h);</a>
<a name="189"><span class="lineNum">     189 </span>            :                 if ((l&amp;0xFFFF0000) == 0) {</a>
<a name="190"><span class="lineNum">     190 </span>            :                         unsigned long flags;</a>
<a name="191"><span class="lineNum">     191 </span>            :                         l = ((mbytes&gt;&gt;2)&lt;&lt;22)|(1&lt;&lt;16);</a>
<a name="192"><span class="lineNum">     192 </span>            :                         local_irq_save(flags);</a>
<a name="193"><span class="lineNum">     193 </span>            :                         wbinvd();</a>
<a name="194"><span class="lineNum">     194 </span>            :                         wrmsr(MSR_K6_WHCR, l, h);</a>
<a name="195"><span class="lineNum">     195 </span>            :                         local_irq_restore(flags);</a>
<a name="196"><span class="lineNum">     196 </span>            :                         pr_info(&quot;Enabling new style K6 write allocation for %d Mb\n&quot;,</a>
<a name="197"><span class="lineNum">     197 </span>            :                                 mbytes);</a>
<a name="198"><span class="lineNum">     198 </span>            :                 }</a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span>            :                 return;</a>
<a name="201"><span class="lineNum">     201 </span>            :         }</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :         if (c-&gt;x86_model == 10) {</a>
<a name="204"><span class="lineNum">     204 </span>            :                 /* AMD Geode LX is model 10 */</a>
<a name="205"><span class="lineNum">     205 </span>            :                 /* placeholder for any needed mods */</a>
<a name="206"><span class="lineNum">     206 </span>            :                 return;</a>
<a name="207"><span class="lineNum">     207 </span>            :         }</a>
<a name="208"><span class="lineNum">     208 </span>            : #endif</a>
<a name="209"><span class="lineNum">     209 </span>            : }</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span>            : static void init_amd_k7(struct cpuinfo_x86 *c)</a>
<a name="212"><span class="lineNum">     212 </span>            : {</a>
<a name="213"><span class="lineNum">     213 </span>            : #ifdef CONFIG_X86_32</a>
<a name="214"><span class="lineNum">     214 </span>            :         u32 l, h;</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            :         /*</a>
<a name="217"><span class="lineNum">     217 </span>            :          * Bit 15 of Athlon specific MSR 15, needs to be 0</a>
<a name="218"><span class="lineNum">     218 </span>            :          * to enable SSE on Palomino/Morgan/Barton CPU's.</a>
<a name="219"><span class="lineNum">     219 </span>            :          * If the BIOS didn't enable it already, enable it here.</a>
<a name="220"><span class="lineNum">     220 </span>            :          */</a>
<a name="221"><span class="lineNum">     221 </span>            :         if (c-&gt;x86_model &gt;= 6 &amp;&amp; c-&gt;x86_model &lt;= 10) {</a>
<a name="222"><span class="lineNum">     222 </span>            :                 if (!cpu_has(c, X86_FEATURE_XMM)) {</a>
<a name="223"><span class="lineNum">     223 </span>            :                         pr_info(&quot;Enabling disabled K7/SSE Support.\n&quot;);</a>
<a name="224"><span class="lineNum">     224 </span>            :                         msr_clear_bit(MSR_K7_HWCR, 15);</a>
<a name="225"><span class="lineNum">     225 </span>            :                         set_cpu_cap(c, X86_FEATURE_XMM);</a>
<a name="226"><span class="lineNum">     226 </span>            :                 }</a>
<a name="227"><span class="lineNum">     227 </span>            :         }</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :         /*</a>
<a name="230"><span class="lineNum">     230 </span>            :          * It's been determined by AMD that Athlons since model 8 stepping 1</a>
<a name="231"><span class="lineNum">     231 </span>            :          * are more robust with CLK_CTL set to 200xxxxx instead of 600xxxxx</a>
<a name="232"><span class="lineNum">     232 </span>            :          * As per AMD technical note 27212 0.2</a>
<a name="233"><span class="lineNum">     233 </span>            :          */</a>
<a name="234"><span class="lineNum">     234 </span>            :         if ((c-&gt;x86_model == 8 &amp;&amp; c-&gt;x86_stepping &gt;= 1) || (c-&gt;x86_model &gt; 8)) {</a>
<a name="235"><span class="lineNum">     235 </span>            :                 rdmsr(MSR_K7_CLK_CTL, l, h);</a>
<a name="236"><span class="lineNum">     236 </span>            :                 if ((l &amp; 0xfff00000) != 0x20000000) {</a>
<a name="237"><span class="lineNum">     237 </span>            :                         pr_info(&quot;CPU: CLK_CTL MSR was %x. Reprogramming to %x\n&quot;,</a>
<a name="238"><span class="lineNum">     238 </span>            :                                 l, ((l &amp; 0x000fffff)|0x20000000));</a>
<a name="239"><span class="lineNum">     239 </span>            :                         wrmsr(MSR_K7_CLK_CTL, (l &amp; 0x000fffff)|0x20000000, h);</a>
<a name="240"><span class="lineNum">     240 </span>            :                 }</a>
<a name="241"><span class="lineNum">     241 </span>            :         }</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :         /* calling is from identify_secondary_cpu() ? */</a>
<a name="244"><span class="lineNum">     244 </span>            :         if (!c-&gt;cpu_index)</a>
<a name="245"><span class="lineNum">     245 </span>            :                 return;</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            :         /*</a>
<a name="248"><span class="lineNum">     248 </span>            :          * Certain Athlons might work (for various values of 'work') in SMP</a>
<a name="249"><span class="lineNum">     249 </span>            :          * but they are not certified as MP capable.</a>
<a name="250"><span class="lineNum">     250 </span>            :          */</a>
<a name="251"><span class="lineNum">     251 </span>            :         /* Athlon 660/661 is valid. */</a>
<a name="252"><span class="lineNum">     252 </span>            :         if ((c-&gt;x86_model == 6) &amp;&amp; ((c-&gt;x86_stepping == 0) ||</a>
<a name="253"><span class="lineNum">     253 </span>            :             (c-&gt;x86_stepping == 1)))</a>
<a name="254"><span class="lineNum">     254 </span>            :                 return;</a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            :         /* Duron 670 is valid */</a>
<a name="257"><span class="lineNum">     257 </span>            :         if ((c-&gt;x86_model == 7) &amp;&amp; (c-&gt;x86_stepping == 0))</a>
<a name="258"><span class="lineNum">     258 </span>            :                 return;</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :         /*</a>
<a name="261"><span class="lineNum">     261 </span>            :          * Athlon 662, Duron 671, and Athlon &gt;model 7 have capability</a>
<a name="262"><span class="lineNum">     262 </span>            :          * bit. It's worth noting that the A5 stepping (662) of some</a>
<a name="263"><span class="lineNum">     263 </span>            :          * Athlon XP's have the MP bit set.</a>
<a name="264"><span class="lineNum">     264 </span>            :          * See http://www.heise.de/newsticker/data/jow-18.10.01-000 for</a>
<a name="265"><span class="lineNum">     265 </span>            :          * more.</a>
<a name="266"><span class="lineNum">     266 </span>            :          */</a>
<a name="267"><span class="lineNum">     267 </span>            :         if (((c-&gt;x86_model == 6) &amp;&amp; (c-&gt;x86_stepping &gt;= 2)) ||</a>
<a name="268"><span class="lineNum">     268 </span>            :             ((c-&gt;x86_model == 7) &amp;&amp; (c-&gt;x86_stepping &gt;= 1)) ||</a>
<a name="269"><span class="lineNum">     269 </span>            :              (c-&gt;x86_model &gt; 7))</a>
<a name="270"><span class="lineNum">     270 </span>            :                 if (cpu_has(c, X86_FEATURE_MP))</a>
<a name="271"><span class="lineNum">     271 </span>            :                         return;</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            :         /* If we get here, not a certified SMP capable AMD system. */</a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span>            :         /*</a>
<a name="276"><span class="lineNum">     276 </span>            :          * Don't taint if we are running SMP kernel on a single non-MP</a>
<a name="277"><span class="lineNum">     277 </span>            :          * approved Athlon</a>
<a name="278"><span class="lineNum">     278 </span>            :          */</a>
<a name="279"><span class="lineNum">     279 </span>            :         WARN_ONCE(1, &quot;WARNING: This combination of AMD&quot;</a>
<a name="280"><span class="lineNum">     280 </span>            :                 &quot; processors is not suitable for SMP.\n&quot;);</a>
<a name="281"><span class="lineNum">     281 </span>            :         add_taint(TAINT_CPU_OUT_OF_SPEC, LOCKDEP_NOW_UNRELIABLE);</a>
<a name="282"><span class="lineNum">     282 </span>            : #endif</a>
<a name="283"><span class="lineNum">     283 </span>            : }</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span>            : #ifdef CONFIG_NUMA</a>
<a name="286"><span class="lineNum">     286 </span>            : /*</a>
<a name="287"><span class="lineNum">     287 </span>            :  * To workaround broken NUMA config.  Read the comment in</a>
<a name="288"><span class="lineNum">     288 </span>            :  * srat_detect_node().</a>
<a name="289"><span class="lineNum">     289 </span>            :  */</a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 : static int nearby_node(int apicid)</span></a>
<a name="291"><span class="lineNum">     291 </span>            : {</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         int i, node;</span></a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         for (i = apicid - 1; i &gt;= 0; i--) {</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 node = __apicid_to_node[i];</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 if (node != NUMA_NO_NODE &amp;&amp; node_online(node))</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                         return node;</span></a>
<a name="298"><span class="lineNum">     298 </span>            :         }</a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         for (i = apicid + 1; i &lt; MAX_LOCAL_APIC; i++) {</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 node = __apicid_to_node[i];</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 if (node != NUMA_NO_NODE &amp;&amp; node_online(node))</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :                         return node;</span></a>
<a name="303"><span class="lineNum">     303 </span>            :         }</a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :         return first_node(node_online_map); /* Shouldn't happen */</span></a>
<a name="305"><span class="lineNum">     305 </span>            : }</a>
<a name="306"><span class="lineNum">     306 </span>            : #endif</a>
<a name="307"><span class="lineNum">     307 </span>            : </a>
<a name="308"><span class="lineNum">     308 </span>            : /*</a>
<a name="309"><span class="lineNum">     309 </span>            :  * Fix up cpu_core_id for pre-F17h systems to be in the</a>
<a name="310"><span class="lineNum">     310 </span>            :  * [0 .. cores_per_node - 1] range. Not really needed but</a>
<a name="311"><span class="lineNum">     311 </span>            :  * kept so as not to break existing setups.</a>
<a name="312"><span class="lineNum">     312 </span>            :  */</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 : static void legacy_fixup_core_id(struct cpuinfo_x86 *c)</span></a>
<a name="314"><span class="lineNum">     314 </span>            : {</a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         u32 cus_per_node;</span></a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &gt;= 0x17)</span></a>
<a name="318"><span class="lineNum">     318 </span>            :                 return;</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         cus_per_node = c-&gt;x86_max_cores / nodes_per_socket;</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         c-&gt;cpu_core_id %= cus_per_node;</span></a>
<a name="322"><span class="lineNum">     322 </span>            : }</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            : /*</a>
<a name="325"><span class="lineNum">     325 </span>            :  * Fixup core topology information for</a>
<a name="326"><span class="lineNum">     326 </span>            :  * (1) AMD multi-node processors</a>
<a name="327"><span class="lineNum">     327 </span>            :  *     Assumption: Number of cores in each internal node is the same.</a>
<a name="328"><span class="lineNum">     328 </span>            :  * (2) AMD processors supporting compute units</a>
<a name="329"><span class="lineNum">     329 </span>            :  */</a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 : static void amd_get_topology(struct cpuinfo_x86 *c)</span></a>
<a name="331"><span class="lineNum">     331 </span>            : {</a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :         int cpu = smp_processor_id();</span></a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            :         /* get information required for multi-node processors */</a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :         if (boot_cpu_has(X86_FEATURE_TOPOEXT)) {</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 int err;</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 u32 eax, ebx, ecx, edx;</span></a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 cpuid(0x8000001e, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 c-&gt;cpu_die_id  = ecx &amp; 0xff;</span></a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 if (c-&gt;x86 == 0x15)</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :                         c-&gt;cu_id = ebx &amp; 0xff;</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :                 if (c-&gt;x86 &gt;= 0x17) {</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :                         c-&gt;cpu_core_id = ebx &amp; 0xff;</span></a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :                         if (smp_num_siblings &gt; 1)</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :                                 c-&gt;x86_max_cores /= smp_num_siblings;</span></a>
<a name="351"><span class="lineNum">     351 </span>            :                 }</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            :                 /*</a>
<a name="354"><span class="lineNum">     354 </span>            :                  * In case leaf B is available, use it to derive</a>
<a name="355"><span class="lineNum">     355 </span>            :                  * topology information.</a>
<a name="356"><span class="lineNum">     356 </span>            :                  */</a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 err = detect_extended_topology(c);</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 if (!err)</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                         c-&gt;x86_coreid_bits = get_count_order(c-&gt;x86_max_cores);</span></a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 cacheinfo_amd_init_llc_id(c, cpu);</span></a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :         } else if (cpu_has(c, X86_FEATURE_NODEID_MSR)) {</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 u64 value;</span></a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_FAM10H_NODE_ID, value);</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 c-&gt;cpu_die_id = value &amp; 7;</span></a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 per_cpu(cpu_llc_id, cpu) = c-&gt;cpu_die_id;</span></a>
<a name="370"><span class="lineNum">     370 </span>            :         } else</a>
<a name="371"><span class="lineNum">     371 </span>            :                 return;</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         if (nodes_per_socket &gt; 1) {</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_AMD_DCM);</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 legacy_fixup_core_id(c);</span></a>
<a name="376"><span class="lineNum">     376 </span>            :         }</a>
<a name="377"><span class="lineNum">     377 </span>            : }</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            : /*</a>
<a name="380"><span class="lineNum">     380 </span>            :  * On a AMD dual core setup the lower bits of the APIC id distinguish the cores.</a>
<a name="381"><span class="lineNum">     381 </span>            :  * Assumes number of cores is a power of two.</a>
<a name="382"><span class="lineNum">     382 </span>            :  */</a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 : static void amd_detect_cmp(struct cpuinfo_x86 *c)</span></a>
<a name="384"><span class="lineNum">     384 </span>            : {</a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :         unsigned bits;</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         int cpu = smp_processor_id();</span></a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         bits = c-&gt;x86_coreid_bits;</span></a>
<a name="389"><span class="lineNum">     389 </span>            :         /* Low order bits define the core id (index of core in socket) */</a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :         c-&gt;cpu_core_id = c-&gt;initial_apicid &amp; ((1 &lt;&lt; bits)-1);</span></a>
<a name="391"><span class="lineNum">     391 </span>            :         /* Convert the initial APIC ID into the socket ID */</a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         c-&gt;phys_proc_id = c-&gt;initial_apicid &gt;&gt; bits;</span></a>
<a name="393"><span class="lineNum">     393 </span>            :         /* use socket ID also for last level cache */</a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :         per_cpu(cpu_llc_id, cpu) = c-&gt;cpu_die_id = c-&gt;phys_proc_id;</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 : }</span></a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 : static void amd_detect_ppin(struct cpuinfo_x86 *c)</span></a>
<a name="398"><span class="lineNum">     398 </span>            : {</a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :         unsigned long long val;</span></a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :         if (!cpu_has(c, X86_FEATURE_AMD_PPIN))</span></a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span>            :         /* When PPIN is defined in CPUID, still need to check PPIN_CTL MSR */</a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :         if (rdmsrl_safe(MSR_AMD_PPIN_CTL, &amp;val))</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 goto clear_ppin;</span></a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span>            :         /* PPIN is locked in disabled mode, clear feature bit */</a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :         if ((val &amp; 3UL) == 1UL)</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 goto clear_ppin;</span></a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            :         /* If PPIN is disabled, try to enable it */</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :         if (!(val &amp; 2UL)) {</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :                 wrmsrl_safe(MSR_AMD_PPIN_CTL,  val | 2UL);</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :                 rdmsrl_safe(MSR_AMD_PPIN_CTL, &amp;val);</span></a>
<a name="416"><span class="lineNum">     416 </span>            :         }</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span>            :         /* If PPIN_EN bit is 1, return from here; otherwise fall through */</a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :         if (val &amp; 2UL)</span></a>
<a name="420"><span class="lineNum">     420 </span>            :                 return;</a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 : clear_ppin:</span></a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :         clear_cpu_cap(c, X86_FEATURE_AMD_PPIN);</span></a>
<a name="424"><span class="lineNum">     424 </span>            : }</a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 : u32 amd_get_nodes_per_socket(void)</span></a>
<a name="427"><span class="lineNum">     427 </span>            : {</a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :         return nodes_per_socket;</span></a>
<a name="429"><span class="lineNum">     429 </span>            : }</a>
<a name="430"><span class="lineNum">     430 </span>            : EXPORT_SYMBOL_GPL(amd_get_nodes_per_socket);</a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 : static void srat_detect_node(struct cpuinfo_x86 *c)</span></a>
<a name="433"><span class="lineNum">     433 </span>            : {</a>
<a name="434"><span class="lineNum">     434 </span>            : #ifdef CONFIG_NUMA</a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :         int cpu = smp_processor_id();</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         int node;</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :         unsigned apicid = c-&gt;apicid;</span></a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :         node = numa_cpu_node(cpu);</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         if (node == NUMA_NO_NODE)</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 node = per_cpu(cpu_llc_id, cpu);</span></a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :         /*</a>
<a name="444"><span class="lineNum">     444 </span>            :          * On multi-fabric platform (e.g. Numascale NumaChip) a</a>
<a name="445"><span class="lineNum">     445 </span>            :          * platform-specific handler needs to be called to fixup some</a>
<a name="446"><span class="lineNum">     446 </span>            :          * IDs of the CPU.</a>
<a name="447"><span class="lineNum">     447 </span>            :          */</a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         if (x86_cpuinit.fixup_cpu_id)</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 x86_cpuinit.fixup_cpu_id(c, node);</span></a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         if (!node_online(node)) {</span></a>
<a name="452"><span class="lineNum">     452 </span>            :                 /*</a>
<a name="453"><span class="lineNum">     453 </span>            :                  * Two possibilities here:</a>
<a name="454"><span class="lineNum">     454 </span>            :                  *</a>
<a name="455"><span class="lineNum">     455 </span>            :                  * - The CPU is missing memory and no node was created.  In</a>
<a name="456"><span class="lineNum">     456 </span>            :                  *   that case try picking one from a nearby CPU.</a>
<a name="457"><span class="lineNum">     457 </span>            :                  *</a>
<a name="458"><span class="lineNum">     458 </span>            :                  * - The APIC IDs differ from the HyperTransport node IDs</a>
<a name="459"><span class="lineNum">     459 </span>            :                  *   which the K8 northbridge parsing fills in.  Assume</a>
<a name="460"><span class="lineNum">     460 </span>            :                  *   they are all increased by a constant offset, but in</a>
<a name="461"><span class="lineNum">     461 </span>            :                  *   the same order as the HT nodeids.  If that doesn't</a>
<a name="462"><span class="lineNum">     462 </span>            :                  *   result in a usable node fall back to the path for the</a>
<a name="463"><span class="lineNum">     463 </span>            :                  *   previous case.</a>
<a name="464"><span class="lineNum">     464 </span>            :                  *</a>
<a name="465"><span class="lineNum">     465 </span>            :                  * This workaround operates directly on the mapping between</a>
<a name="466"><span class="lineNum">     466 </span>            :                  * APIC ID and NUMA node, assuming certain relationship</a>
<a name="467"><span class="lineNum">     467 </span>            :                  * between APIC ID, HT node ID and NUMA topology.  As going</a>
<a name="468"><span class="lineNum">     468 </span>            :                  * through CPU mapping may alter the outcome, directly</a>
<a name="469"><span class="lineNum">     469 </span>            :                  * access __apicid_to_node[].</a>
<a name="470"><span class="lineNum">     470 </span>            :                  */</a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :                 int ht_nodeid = c-&gt;initial_apicid;</span></a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 if (__apicid_to_node[ht_nodeid] != NUMA_NO_NODE)</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :                         node = __apicid_to_node[ht_nodeid];</span></a>
<a name="475"><span class="lineNum">     475 </span>            :                 /* Pick a nearby node */</a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 :                 if (!node_online(node))</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :                         node = nearby_node(apicid);</span></a>
<a name="478"><span class="lineNum">     478 </span>            :         }</a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :         numa_set_node(cpu, node);</span></a>
<a name="480"><span class="lineNum">     480 </span>            : #endif</a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 : }</span></a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 : static void early_init_amd_mc(struct cpuinfo_x86 *c)</span></a>
<a name="484"><span class="lineNum">     484 </span>            : {</a>
<a name="485"><span class="lineNum">     485 </span>            : #ifdef CONFIG_SMP</a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :         unsigned bits, ecx;</span></a>
<a name="487"><span class="lineNum">     487 </span>            : </a>
<a name="488"><span class="lineNum">     488 </span>            :         /* Multi core CPU? */</a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :         if (c-&gt;extended_cpuid_level &lt; 0x80000008)</span></a>
<a name="490"><span class="lineNum">     490 </span>            :                 return;</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :         ecx = cpuid_ecx(0x80000008);</span></a>
<a name="493"><span class="lineNum">     493 </span>            : </a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :         c-&gt;x86_max_cores = (ecx &amp; 0xff) + 1;</span></a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span>            :         /* CPU telling us the core id bits shift? */</a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :         bits = (ecx &gt;&gt; 12) &amp; 0xF;</span></a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span>            :         /* Otherwise recompute */</a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :         if (bits == 0) {</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :                 while ((1 &lt;&lt; bits) &lt; c-&gt;x86_max_cores)</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :                         bits++;</span></a>
<a name="503"><span class="lineNum">     503 </span>            :         }</a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :         c-&gt;x86_coreid_bits = bits;</span></a>
<a name="506"><span class="lineNum">     506 </span>            : #endif</a>
<a name="507"><span class="lineNum">     507 </span>            : }</a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 : static void bsp_init_amd(struct cpuinfo_x86 *c)</span></a>
<a name="510"><span class="lineNum">     510 </span>            : {</a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_CONSTANT_TSC)) {</span></a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :                 if (c-&gt;x86 &gt; 0x10 ||</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 :                     (c-&gt;x86 == 0x10 &amp;&amp; c-&gt;x86_model &gt;= 0x2)) {</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :                         u64 val;</span></a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :                         rdmsrl(MSR_K7_HWCR, val);</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :                         if (!(val &amp; BIT(24)))</span></a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :                                 pr_warn(FW_BUG &quot;TSC doesn't count with P0 frequency!\n&quot;);</span></a>
<a name="520"><span class="lineNum">     520 </span>            :                 }</a>
<a name="521"><span class="lineNum">     521 </span>            :         }</a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 == 0x15) {</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 unsigned long upperbit;</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 u32 cpuid, assoc;</span></a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :                 cpuid    = cpuid_edx(0x80000005);</span></a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :                 assoc    = cpuid &gt;&gt; 16 &amp; 0xff;</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 upperbit = ((cpuid &gt;&gt; 24) &lt;&lt; 10) / assoc;</span></a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :                 va_align.mask     = (upperbit - 1) &amp; PAGE_MASK;</span></a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 va_align.flags    = ALIGN_VA_32 | ALIGN_VA_64;</span></a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span>            :                 /* A random value per boot for bit slice [12:upper_bit) */</a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :                 va_align.bits = get_random_int() &amp; va_align.mask;</span></a>
<a name="536"><span class="lineNum">     536 </span>            :         }</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_MWAITX))</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :                 use_mwaitx_delay();</span></a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :         if (boot_cpu_has(X86_FEATURE_TOPOEXT)) {</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 u32 ecx;</span></a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 ecx = cpuid_ecx(0x8000001e);</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 __max_die_per_package = nodes_per_socket = ((ecx &gt;&gt; 8) &amp; 7) + 1;</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :         } else if (boot_cpu_has(X86_FEATURE_NODEID_MSR)) {</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 u64 value;</span></a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_FAM10H_NODE_ID, value);</span></a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 __max_die_per_package = nodes_per_socket = ((value &gt;&gt; 3) &amp; 7) + 1;</span></a>
<a name="551"><span class="lineNum">     551 </span>            :         }</a>
<a name="552"><span class="lineNum">     552 </span>            : </a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :         if (!boot_cpu_has(X86_FEATURE_AMD_SSBD) &amp;&amp;</span></a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :             !boot_cpu_has(X86_FEATURE_VIRT_SSBD) &amp;&amp;</span></a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :             c-&gt;x86 &gt;= 0x15 &amp;&amp; c-&gt;x86 &lt;= 0x17) {</span></a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :                 unsigned int bit;</span></a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 switch (c-&gt;x86) {</span></a>
<a name="559"><span class="lineNum">     559 </span>            :                 case 0x15: bit = 54; break;</a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 case 0x16: bit = 33; break;</span></a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :                 case 0x17: bit = 10; break;</span></a>
<a name="562"><span class="lineNum">     562 </span>            :                 default: return;</a>
<a name="563"><span class="lineNum">     563 </span>            :                 }</a>
<a name="564"><span class="lineNum">     564 </span>            :                 /*</a>
<a name="565"><span class="lineNum">     565 </span>            :                  * Try to cache the base value so further operations can</a>
<a name="566"><span class="lineNum">     566 </span>            :                  * avoid RMW. If that faults, do not enable SSBD.</a>
<a name="567"><span class="lineNum">     567 </span>            :                  */</a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 if (!rdmsrl_safe(MSR_AMD64_LS_CFG, &amp;x86_amd_ls_cfg_base)) {</span></a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :                         setup_force_cpu_cap(X86_FEATURE_LS_CFG_SSBD);</span></a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :                         setup_force_cpu_cap(X86_FEATURE_SSBD);</span></a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :                         x86_amd_ls_cfg_ssbd_mask = 1ULL &lt;&lt; bit;</span></a>
<a name="572"><span class="lineNum">     572 </span>            :                 }</a>
<a name="573"><span class="lineNum">     573 </span>            :         }</a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         resctrl_cpu_detect(c);</span></a>
<a name="576"><span class="lineNum">     576 </span>            : }</a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 : static void early_detect_mem_encrypt(struct cpuinfo_x86 *c)</span></a>
<a name="579"><span class="lineNum">     579 </span>            : {</a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :         u64 msr;</span></a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            :         /*</a>
<a name="583"><span class="lineNum">     583 </span>            :          * BIOS support is required for SME and SEV.</a>
<a name="584"><span class="lineNum">     584 </span>            :          *   For SME: If BIOS has enabled SME then adjust x86_phys_bits by</a>
<a name="585"><span class="lineNum">     585 </span>            :          *            the SME physical address space reduction value.</a>
<a name="586"><span class="lineNum">     586 </span>            :          *            If BIOS has not enabled SME then don't advertise the</a>
<a name="587"><span class="lineNum">     587 </span>            :          *            SME feature (set in scattered.c).</a>
<a name="588"><span class="lineNum">     588 </span>            :          *   For SEV: If BIOS has not enabled SEV then don't advertise the</a>
<a name="589"><span class="lineNum">     589 </span>            :          *            SEV and SEV_ES feature (set in scattered.c).</a>
<a name="590"><span class="lineNum">     590 </span>            :          *</a>
<a name="591"><span class="lineNum">     591 </span>            :          *   In all cases, since support for SME and SEV requires long mode,</a>
<a name="592"><span class="lineNum">     592 </span>            :          *   don't advertise the feature under CONFIG_X86_32.</a>
<a name="593"><span class="lineNum">     593 </span>            :          */</a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_SME) || cpu_has(c, X86_FEATURE_SEV)) {</span></a>
<a name="595"><span class="lineNum">     595 </span>            :                 /* Check if memory encryption is enabled */</a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_K8_SYSCFG, msr);</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 if (!(msr &amp; MSR_K8_SYSCFG_MEM_ENCRYPT))</span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :                         goto clear_all;</span></a>
<a name="599"><span class="lineNum">     599 </span>            : </a>
<a name="600"><span class="lineNum">     600 </span>            :                 /*</a>
<a name="601"><span class="lineNum">     601 </span>            :                  * Always adjust physical address bits. Even though this</a>
<a name="602"><span class="lineNum">     602 </span>            :                  * will be a value above 32-bits this is still done for</a>
<a name="603"><span class="lineNum">     603 </span>            :                  * CONFIG_X86_32 so that accurate values are reported.</a>
<a name="604"><span class="lineNum">     604 </span>            :                  */</a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :                 c-&gt;x86_phys_bits -= (cpuid_ebx(0x8000001f) &gt;&gt; 6) &amp; 0x3f;</span></a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 if (IS_ENABLED(CONFIG_X86_32))</span></a>
<a name="608"><span class="lineNum">     608 </span>            :                         goto clear_all;</a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_K7_HWCR, msr);</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 if (!(msr &amp; MSR_K7_HWCR_SMMLOCK))</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :                         goto clear_sev;</span></a>
<a name="613"><span class="lineNum">     613 </span>            : </a>
<a name="614"><span class="lineNum">     614 </span>            :                 return;</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 : clear_all:</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_SME);</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 : clear_sev:</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_SEV);</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_SEV_ES);</span></a>
<a name="621"><span class="lineNum">     621 </span>            :         }</a>
<a name="622"><span class="lineNum">     622 </span>            : }</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 : static void early_init_amd(struct cpuinfo_x86 *c)</span></a>
<a name="625"><span class="lineNum">     625 </span>            : {</a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :         u64 value;</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :         u32 dummy;</span></a>
<a name="628"><span class="lineNum">     628 </span>            : </a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :         early_init_amd_mc(c);</span></a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span>            : #ifdef CONFIG_X86_32</a>
<a name="632"><span class="lineNum">     632 </span>            :         if (c-&gt;x86 == 6)</a>
<a name="633"><span class="lineNum">     633 </span>            :                 set_cpu_cap(c, X86_FEATURE_K7);</a>
<a name="634"><span class="lineNum">     634 </span>            : #endif</a>
<a name="635"><span class="lineNum">     635 </span>            : </a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &gt;= 0xf)</span></a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_K8);</span></a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :         rdmsr_safe(MSR_AMD64_PATCH_LEVEL, &amp;c-&gt;microcode, &amp;dummy);</span></a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span>            :         /*</a>
<a name="642"><span class="lineNum">     642 </span>            :          * c-&gt;x86_power is 8000_0007 edx. Bit 8 is TSC runs at constant rate</a>
<a name="643"><span class="lineNum">     643 </span>            :          * with P/T states and does not stop in deep C-states</a>
<a name="644"><span class="lineNum">     644 </span>            :          */</a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :         if (c-&gt;x86_power &amp; (1 &lt;&lt; 8)) {</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_NONSTOP_TSC);</span></a>
<a name="648"><span class="lineNum">     648 </span>            :         }</a>
<a name="649"><span class="lineNum">     649 </span>            : </a>
<a name="650"><span class="lineNum">     650 </span>            :         /* Bit 12 of 8000_0007 edx is accumulated power mechanism. */</a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :         if (c-&gt;x86_power &amp; BIT(12))</span></a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_ACC_POWER);</span></a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span>            : #ifdef CONFIG_X86_64</a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_SYSCALL32);</span></a>
<a name="656"><span class="lineNum">     656 </span>            : #else</a>
<a name="657"><span class="lineNum">     657 </span>            :         /*  Set MTRR capability flag if appropriate */</a>
<a name="658"><span class="lineNum">     658 </span>            :         if (c-&gt;x86 == 5)</a>
<a name="659"><span class="lineNum">     659 </span>            :                 if (c-&gt;x86_model == 13 || c-&gt;x86_model == 9 ||</a>
<a name="660"><span class="lineNum">     660 </span>            :                     (c-&gt;x86_model == 8 &amp;&amp; c-&gt;x86_stepping &gt;= 8))</a>
<a name="661"><span class="lineNum">     661 </span>            :                         set_cpu_cap(c, X86_FEATURE_K6_MTRR);</a>
<a name="662"><span class="lineNum">     662 </span>            : #endif</a>
<a name="663"><span class="lineNum">     663 </span>            : #if defined(CONFIG_X86_LOCAL_APIC) &amp;&amp; defined(CONFIG_PCI)</a>
<a name="664"><span class="lineNum">     664 </span>            :         /*</a>
<a name="665"><span class="lineNum">     665 </span>            :          * ApicID can always be treated as an 8-bit value for AMD APIC versions</a>
<a name="666"><span class="lineNum">     666 </span>            :          * &gt;= 0x10, but even old K8s came out of reset with version 0x10. So, we</a>
<a name="667"><span class="lineNum">     667 </span>            :          * can safely set X86_FEATURE_EXTD_APICID unconditionally for families</a>
<a name="668"><span class="lineNum">     668 </span>            :          * after 16h.</a>
<a name="669"><span class="lineNum">     669 </span>            :          */</a>
<a name="670"><span class="lineNum">     670 </span>            :         if (boot_cpu_has(X86_FEATURE_APIC)) {</a>
<a name="671"><span class="lineNum">     671 </span>            :                 if (c-&gt;x86 &gt; 0x16)</a>
<a name="672"><span class="lineNum">     672 </span>            :                         set_cpu_cap(c, X86_FEATURE_EXTD_APICID);</a>
<a name="673"><span class="lineNum">     673 </span>            :                 else if (c-&gt;x86 &gt;= 0xf) {</a>
<a name="674"><span class="lineNum">     674 </span>            :                         /* check CPU config space for extended APIC ID */</a>
<a name="675"><span class="lineNum">     675 </span>            :                         unsigned int val;</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span>            :                         val = read_pci_config(0, 24, 0, 0x68);</a>
<a name="678"><span class="lineNum">     678 </span>            :                         if ((val &gt;&gt; 17 &amp; 0x3) == 0x3)</a>
<a name="679"><span class="lineNum">     679 </span>            :                                 set_cpu_cap(c, X86_FEATURE_EXTD_APICID);</a>
<a name="680"><span class="lineNum">     680 </span>            :                 }</a>
<a name="681"><span class="lineNum">     681 </span>            :         }</a>
<a name="682"><span class="lineNum">     682 </span>            : #endif</a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            :         /*</a>
<a name="685"><span class="lineNum">     685 </span>            :          * This is only needed to tell the kernel whether to use VMCALL</a>
<a name="686"><span class="lineNum">     686 </span>            :          * and VMMCALL.  VMMCALL is never executed except under virt, so</a>
<a name="687"><span class="lineNum">     687 </span>            :          * we can set it unconditionally.</a>
<a name="688"><span class="lineNum">     688 </span>            :          */</a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_VMMCALL);</span></a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span>            :         /* F16h erratum 793, CVE-2013-6885 */</a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 == 0x16 &amp;&amp; c-&gt;x86_model &lt;= 0xf)</span></a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :                 msr_set_bit(MSR_AMD64_LS_CFG, 15);</span></a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span>            :         /*</a>
<a name="696"><span class="lineNum">     696 </span>            :          * Check whether the machine is affected by erratum 400. This is</a>
<a name="697"><span class="lineNum">     697 </span>            :          * used to select the proper idle routine and to enable the check</a>
<a name="698"><span class="lineNum">     698 </span>            :          * whether the machine is affected in arch_post_acpi_init(), which</a>
<a name="699"><span class="lineNum">     699 </span>            :          * sets the X86_BUG_AMD_APIC_C1E bug depending on the MSR check.</a>
<a name="700"><span class="lineNum">     700 </span>            :          */</a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :         if (cpu_has_amd_erratum(c, amd_erratum_400))</span></a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 set_cpu_bug(c, X86_BUG_AMD_E400);</span></a>
<a name="703"><span class="lineNum">     703 </span>            : </a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :         early_detect_mem_encrypt(c);</span></a>
<a name="705"><span class="lineNum">     705 </span>            : </a>
<a name="706"><span class="lineNum">     706 </span>            :         /* Re-enable TopologyExtensions if switched off by BIOS */</a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 == 0x15 &amp;&amp;</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :             (c-&gt;x86_model &gt;= 0x10 &amp;&amp; c-&gt;x86_model &lt;= 0x6f) &amp;&amp;</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :             !cpu_has(c, X86_FEATURE_TOPOEXT)) {</span></a>
<a name="710"><span class="lineNum">     710 </span>            : </a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 if (msr_set_bit(0xc0011005, 54) &gt; 0) {</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :                         rdmsrl(0xc0011005, value);</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :                         if (value &amp; BIT_64(54)) {</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :                                 set_cpu_cap(c, X86_FEATURE_TOPOEXT);</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :                                 pr_info_once(FW_INFO &quot;CPU: Re-enabling disabled Topology Extensions Support.\n&quot;);</span></a>
<a name="716"><span class="lineNum">     716 </span>            :                         }</a>
<a name="717"><span class="lineNum">     717 </span>            :                 }</a>
<a name="718"><span class="lineNum">     718 </span>            :         }</a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_TOPOEXT))</span></a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :                 smp_num_siblings = ((cpuid_ebx(0x8000001e) &gt;&gt; 8) &amp; 0xff) + 1;</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 : }</span></a>
<a name="723"><span class="lineNum">     723 </span>            : </a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 : static void init_amd_k8(struct cpuinfo_x86 *c)</span></a>
<a name="725"><span class="lineNum">     725 </span>            : {</a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :         u32 level;</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :         u64 value;</span></a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span>            :         /* On C+ stepping K8 rep microcode works well for copy/memset */</a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :         level = cpuid_eax(1);</span></a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :         if ((level &gt;= 0x0f48 &amp;&amp; level &lt; 0x0f50) || level &gt;= 0x0f58)</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_REP_GOOD);</span></a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span>            :         /*</a>
<a name="735"><span class="lineNum">     735 </span>            :          * Some BIOSes incorrectly force this feature, but only K8 revision D</a>
<a name="736"><span class="lineNum">     736 </span>            :          * (model = 0x14) and later actually support it.</a>
<a name="737"><span class="lineNum">     737 </span>            :          * (AMD Erratum #110, docId: 25759).</a>
<a name="738"><span class="lineNum">     738 </span>            :          */</a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         if (c-&gt;x86_model &lt; 0x14 &amp;&amp; cpu_has(c, X86_FEATURE_LAHF_LM)) {</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :                 clear_cpu_cap(c, X86_FEATURE_LAHF_LM);</span></a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 if (!rdmsrl_amd_safe(0xc001100d, &amp;value)) {</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :                         value &amp;= ~BIT_64(32);</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :                         wrmsrl_amd_safe(0xc001100d, value);</span></a>
<a name="744"><span class="lineNum">     744 </span>            :                 }</a>
<a name="745"><span class="lineNum">     745 </span>            :         }</a>
<a name="746"><span class="lineNum">     746 </span>            : </a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :         if (!c-&gt;x86_model_id[0])</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 strcpy(c-&gt;x86_model_id, &quot;Hammer&quot;);</span></a>
<a name="749"><span class="lineNum">     749 </span>            : </a>
<a name="750"><span class="lineNum">     750 </span>            : #ifdef CONFIG_SMP</a>
<a name="751"><span class="lineNum">     751 </span>            :         /*</a>
<a name="752"><span class="lineNum">     752 </span>            :          * Disable TLB flush filter by setting HWCR.FFDIS on K8</a>
<a name="753"><span class="lineNum">     753 </span>            :          * bit 6 of msr C001_0015</a>
<a name="754"><span class="lineNum">     754 </span>            :          *</a>
<a name="755"><span class="lineNum">     755 </span>            :          * Errata 63 for SH-B3 steppings</a>
<a name="756"><span class="lineNum">     756 </span>            :          * Errata 122 for all steppings (F+ have it disabled by default)</a>
<a name="757"><span class="lineNum">     757 </span>            :          */</a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :         msr_set_bit(MSR_K7_HWCR, 6);</span></a>
<a name="759"><span class="lineNum">     759 </span>            : #endif</a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :         set_cpu_bug(c, X86_BUG_SWAPGS_FENCE);</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 : }</span></a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 : static void init_amd_gh(struct cpuinfo_x86 *c)</span></a>
<a name="764"><span class="lineNum">     764 </span>            : {</a>
<a name="765"><span class="lineNum">     765 </span>            : #ifdef CONFIG_MMCONF_FAM10H</a>
<a name="766"><span class="lineNum">     766 </span>            :         /* do this for boot cpu */</a>
<a name="767"><span class="lineNum">     767 </span>            :         if (c == &amp;boot_cpu_data)</a>
<a name="768"><span class="lineNum">     768 </span>            :                 check_enable_amd_mmconf_dmi();</a>
<a name="769"><span class="lineNum">     769 </span>            : </a>
<a name="770"><span class="lineNum">     770 </span>            :         fam10h_check_enable_mmcfg();</a>
<a name="771"><span class="lineNum">     771 </span>            : #endif</a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span>            :         /*</a>
<a name="774"><span class="lineNum">     774 </span>            :          * Disable GART TLB Walk Errors on Fam10h. We do this here because this</a>
<a name="775"><span class="lineNum">     775 </span>            :          * is always needed when GART is enabled, even in a kernel which has no</a>
<a name="776"><span class="lineNum">     776 </span>            :          * MCE support built in. BIOS should disable GartTlbWlk Errors already.</a>
<a name="777"><span class="lineNum">     777 </span>            :          * If it doesn't, we do it here as suggested by the BKDG.</a>
<a name="778"><span class="lineNum">     778 </span>            :          *</a>
<a name="779"><span class="lineNum">     779 </span>            :          * Fixes: https://bugzilla.kernel.org/show_bug.cgi?id=33012</a>
<a name="780"><span class="lineNum">     780 </span>            :          */</a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :         msr_set_bit(MSR_AMD64_MCx_MASK(4), 10);</span></a>
<a name="782"><span class="lineNum">     782 </span>            : </a>
<a name="783"><span class="lineNum">     783 </span>            :         /*</a>
<a name="784"><span class="lineNum">     784 </span>            :          * On family 10h BIOS may not have properly enabled WC+ support, causing</a>
<a name="785"><span class="lineNum">     785 </span>            :          * it to be converted to CD memtype. This may result in performance</a>
<a name="786"><span class="lineNum">     786 </span>            :          * degradation for certain nested-paging guests. Prevent this conversion</a>
<a name="787"><span class="lineNum">     787 </span>            :          * by clearing bit 24 in MSR_AMD64_BU_CFG2.</a>
<a name="788"><span class="lineNum">     788 </span>            :          *</a>
<a name="789"><span class="lineNum">     789 </span>            :          * NOTE: we want to use the _safe accessors so as not to #GP kvm</a>
<a name="790"><span class="lineNum">     790 </span>            :          * guests on older kvm hosts.</a>
<a name="791"><span class="lineNum">     791 </span>            :          */</a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :         msr_clear_bit(MSR_AMD64_BU_CFG2, 24);</span></a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :         if (cpu_has_amd_erratum(c, amd_erratum_383))</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :                 set_cpu_bug(c, X86_BUG_AMD_TLB_MMATCH);</span></a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 : }</span></a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span>            : #define MSR_AMD64_DE_CFG        0xC0011029</a>
<a name="799"><span class="lineNum">     799 </span>            : </a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 : static void init_amd_ln(struct cpuinfo_x86 *c)</span></a>
<a name="801"><span class="lineNum">     801 </span>            : {</a>
<a name="802"><span class="lineNum">     802 </span>            :         /*</a>
<a name="803"><span class="lineNum">     803 </span>            :          * Apply erratum 665 fix unconditionally so machines without a BIOS</a>
<a name="804"><span class="lineNum">     804 </span>            :          * fix work.</a>
<a name="805"><span class="lineNum">     805 </span>            :          */</a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 :         msr_set_bit(MSR_AMD64_DE_CFG, 31);</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 : }</span></a>
<a name="808"><span class="lineNum">     808 </span>            : </a>
<a name="809"><span class="lineNum">     809 </span>            : static bool rdrand_force;</a>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 : static int __init rdrand_cmdline(char *str)</span></a>
<a name="812"><span class="lineNum">     812 </span>            : {</a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :         if (!str)</span></a>
<a name="814"><span class="lineNum">     814 </span>            :                 return -EINVAL;</a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :         if (!strcmp(str, &quot;force&quot;))</span></a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :                 rdrand_force = true;</span></a>
<a name="818"><span class="lineNum">     818 </span>            :         else</a>
<a name="819"><span class="lineNum">     819 </span>            :                 return -EINVAL;</a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="822"><span class="lineNum">     822 </span>            : }</a>
<a name="823"><span class="lineNum">     823 </span>            : early_param(&quot;rdrand&quot;, rdrand_cmdline);</a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span><span class="lineNoCov">          0 : static void clear_rdrand_cpuid_bit(struct cpuinfo_x86 *c)</span></a>
<a name="826"><span class="lineNum">     826 </span>            : {</a>
<a name="827"><span class="lineNum">     827 </span>            :         /*</a>
<a name="828"><span class="lineNum">     828 </span>            :          * Saving of the MSR used to hide the RDRAND support during</a>
<a name="829"><span class="lineNum">     829 </span>            :          * suspend/resume is done by arch/x86/power/cpu.c, which is</a>
<a name="830"><span class="lineNum">     830 </span>            :          * dependent on CONFIG_PM_SLEEP.</a>
<a name="831"><span class="lineNum">     831 </span>            :          */</a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 :         if (!IS_ENABLED(CONFIG_PM_SLEEP))</span></a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span>            :         /*</a>
<a name="836"><span class="lineNum">     836 </span>            :          * The nordrand option can clear X86_FEATURE_RDRAND, so check for</a>
<a name="837"><span class="lineNum">     837 </span>            :          * RDRAND support using the CPUID function directly.</a>
<a name="838"><span class="lineNum">     838 </span>            :          */</a>
<a name="839"><span class="lineNum">     839 </span>            :         if (!(cpuid_ecx(1) &amp; BIT(30)) || rdrand_force)</a>
<a name="840"><span class="lineNum">     840 </span>            :                 return;</a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span>            :         msr_clear_bit(MSR_AMD64_CPUID_FN_1, 62);</a>
<a name="843"><span class="lineNum">     843 </span>            : </a>
<a name="844"><span class="lineNum">     844 </span>            :         /*</a>
<a name="845"><span class="lineNum">     845 </span>            :          * Verify that the CPUID change has occurred in case the kernel is</a>
<a name="846"><span class="lineNum">     846 </span>            :          * running virtualized and the hypervisor doesn't support the MSR.</a>
<a name="847"><span class="lineNum">     847 </span>            :          */</a>
<a name="848"><span class="lineNum">     848 </span>            :         if (cpuid_ecx(1) &amp; BIT(30)) {</a>
<a name="849"><span class="lineNum">     849 </span>            :                 pr_info_once(&quot;BIOS may not properly restore RDRAND after suspend, but hypervisor does not support hiding RDRAND via CPUID.\n&quot;);</a>
<a name="850"><span class="lineNum">     850 </span>            :                 return;</a>
<a name="851"><span class="lineNum">     851 </span>            :         }</a>
<a name="852"><span class="lineNum">     852 </span>            : </a>
<a name="853"><span class="lineNum">     853 </span>            :         clear_cpu_cap(c, X86_FEATURE_RDRAND);</a>
<a name="854"><span class="lineNum">     854 </span>            :         pr_info_once(&quot;BIOS may not properly restore RDRAND after suspend, hiding RDRAND via CPUID. Use rdrand=force to reenable.\n&quot;);</a>
<a name="855"><span class="lineNum">     855 </span>            : }</a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span>            : static void init_amd_jg(struct cpuinfo_x86 *c)</a>
<a name="858"><span class="lineNum">     858 </span>            : {</a>
<a name="859"><span class="lineNum">     859 </span>            :         /*</a>
<a name="860"><span class="lineNum">     860 </span>            :          * Some BIOS implementations do not restore proper RDRAND support</a>
<a name="861"><span class="lineNum">     861 </span>            :          * across suspend and resume. Check on whether to hide the RDRAND</a>
<a name="862"><span class="lineNum">     862 </span>            :          * instruction support via CPUID.</a>
<a name="863"><span class="lineNum">     863 </span>            :          */</a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :         clear_rdrand_cpuid_bit(c);</span></a>
<a name="865"><span class="lineNum">     865 </span>            : }</a>
<a name="866"><span class="lineNum">     866 </span>            : </a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 : static void init_amd_bd(struct cpuinfo_x86 *c)</span></a>
<a name="868"><span class="lineNum">     868 </span>            : {</a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :         u64 value;</span></a>
<a name="870"><span class="lineNum">     870 </span>            : </a>
<a name="871"><span class="lineNum">     871 </span>            :         /*</a>
<a name="872"><span class="lineNum">     872 </span>            :          * The way access filter has a performance penalty on some workloads.</a>
<a name="873"><span class="lineNum">     873 </span>            :          * Disable it on the affected CPUs.</a>
<a name="874"><span class="lineNum">     874 </span>            :          */</a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :         if ((c-&gt;x86_model &gt;= 0x02) &amp;&amp; (c-&gt;x86_model &lt; 0x20)) {</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :                 if (!rdmsrl_safe(MSR_F15H_IC_CFG, &amp;value) &amp;&amp; !(value &amp; 0x1E)) {</span></a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 :                         value |= 0x1E;</span></a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 :                         wrmsrl_safe(MSR_F15H_IC_CFG, value);</span></a>
<a name="879"><span class="lineNum">     879 </span>            :                 }</a>
<a name="880"><span class="lineNum">     880 </span>            :         }</a>
<a name="881"><span class="lineNum">     881 </span>            : </a>
<a name="882"><span class="lineNum">     882 </span>            :         /*</a>
<a name="883"><span class="lineNum">     883 </span>            :          * Some BIOS implementations do not restore proper RDRAND support</a>
<a name="884"><span class="lineNum">     884 </span>            :          * across suspend and resume. Check on whether to hide the RDRAND</a>
<a name="885"><span class="lineNum">     885 </span>            :          * instruction support via CPUID.</a>
<a name="886"><span class="lineNum">     886 </span>            :          */</a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :         clear_rdrand_cpuid_bit(c);</span></a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 : }</span></a>
<a name="889"><span class="lineNum">     889 </span>            : </a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 : static void init_amd_zn(struct cpuinfo_x86 *c)</span></a>
<a name="891"><span class="lineNum">     891 </span>            : {</a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_ZEN);</span></a>
<a name="893"><span class="lineNum">     893 </span>            : </a>
<a name="894"><span class="lineNum">     894 </span>            : #ifdef CONFIG_NUMA</a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :         node_reclaim_distance = 32;</span></a>
<a name="896"><span class="lineNum">     896 </span>            : #endif</a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span>            :         /*</a>
<a name="899"><span class="lineNum">     899 </span>            :          * Fix erratum 1076: CPB feature bit not being set in CPUID.</a>
<a name="900"><span class="lineNum">     900 </span>            :          * Always set it, except when running under a hypervisor.</a>
<a name="901"><span class="lineNum">     901 </span>            :          */</a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :         if (!cpu_has(c, X86_FEATURE_HYPERVISOR) &amp;&amp; !cpu_has(c, X86_FEATURE_CPB))</span></a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_CPB);</span></a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 : }</span></a>
<a name="905"><span class="lineNum">     905 </span>            : </a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 : static void init_amd(struct cpuinfo_x86 *c)</span></a>
<a name="907"><span class="lineNum">     907 </span>            : {</a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 :         early_init_amd(c);</span></a>
<a name="909"><span class="lineNum">     909 </span>            : </a>
<a name="910"><span class="lineNum">     910 </span>            :         /*</a>
<a name="911"><span class="lineNum">     911 </span>            :          * Bit 31 in normal CPUID used for nonstandard 3DNow ID;</a>
<a name="912"><span class="lineNum">     912 </span>            :          * 3DNow is IDd by bit 31 in extended CPUID (1*32+31) anyway</a>
<a name="913"><span class="lineNum">     913 </span>            :          */</a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :         clear_cpu_cap(c, 0*32+31);</span></a>
<a name="915"><span class="lineNum">     915 </span>            : </a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &gt;= 0x10)</span></a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_REP_GOOD);</span></a>
<a name="918"><span class="lineNum">     918 </span>            : </a>
<a name="919"><span class="lineNum">     919 </span>            :         /* get apicid instead of initial apic id from cpuid */</a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :         c-&gt;apicid = hard_smp_processor_id();</span></a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span>            :         /* K6s reports MCEs but don't actually have all the MSRs */</a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &lt; 6)</span></a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :                 clear_cpu_cap(c, X86_FEATURE_MCE);</span></a>
<a name="925"><span class="lineNum">     925 </span>            : </a>
<a name="926"><span class="lineNum">     926 </span><span class="lineNoCov">          0 :         switch (c-&gt;x86) {</span></a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :         case 4:    init_amd_k5(c); break;</span></a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 :         case 5:    init_amd_k6(c); break;</span></a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :         case 6:    init_amd_k7(c); break;</span></a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :         case 0xf:  init_amd_k8(c); break;</span></a>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 :         case 0x10: init_amd_gh(c); break;</span></a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :         case 0x12: init_amd_ln(c); break;</span></a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 :         case 0x15: init_amd_bd(c); break;</span></a>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 :         case 0x16: init_amd_jg(c); break;</span></a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :         case 0x17: fallthrough;</span></a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :         case 0x19: init_amd_zn(c); break;</span></a>
<a name="937"><span class="lineNum">     937 </span>            :         }</a>
<a name="938"><span class="lineNum">     938 </span>            : </a>
<a name="939"><span class="lineNum">     939 </span>            :         /*</a>
<a name="940"><span class="lineNum">     940 </span>            :          * Enable workaround for FXSAVE leak on CPUs</a>
<a name="941"><span class="lineNum">     941 </span>            :          * without a XSaveErPtr feature</a>
<a name="942"><span class="lineNum">     942 </span>            :          */</a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :         if ((c-&gt;x86 &gt;= 6) &amp;&amp; (!cpu_has(c, X86_FEATURE_XSAVEERPTR)))</span></a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :                 set_cpu_bug(c, X86_BUG_FXSAVE_LEAK);</span></a>
<a name="945"><span class="lineNum">     945 </span>            : </a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :         cpu_detect_cache_sizes(c);</span></a>
<a name="947"><span class="lineNum">     947 </span>            : </a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 :         amd_detect_cmp(c);</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :         amd_get_topology(c);</span></a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :         srat_detect_node(c);</span></a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :         amd_detect_ppin(c);</span></a>
<a name="952"><span class="lineNum">     952 </span>            : </a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :         init_amd_cacheinfo(c);</span></a>
<a name="954"><span class="lineNum">     954 </span>            : </a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_XMM2)) {</span></a>
<a name="956"><span class="lineNum">     956 </span>            :                 /*</a>
<a name="957"><span class="lineNum">     957 </span>            :                  * Use LFENCE for execution serialization.  On families which</a>
<a name="958"><span class="lineNum">     958 </span>            :                  * don't have that MSR, LFENCE is already serializing.</a>
<a name="959"><span class="lineNum">     959 </span>            :                  * msr_set_bit() uses the safe accessors, too, even if the MSR</a>
<a name="960"><span class="lineNum">     960 </span>            :                  * is not present.</a>
<a name="961"><span class="lineNum">     961 </span>            :                  */</a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :                 msr_set_bit(MSR_F10H_DECFG,</span></a>
<a name="963"><span class="lineNum">     963 </span>            :                             MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT);</a>
<a name="964"><span class="lineNum">     964 </span>            : </a>
<a name="965"><span class="lineNum">     965 </span>            :                 /* A serializing LFENCE stops RDTSC speculation */</a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_LFENCE_RDTSC);</span></a>
<a name="967"><span class="lineNum">     967 </span>            :         }</a>
<a name="968"><span class="lineNum">     968 </span>            : </a>
<a name="969"><span class="lineNum">     969 </span>            :         /*</a>
<a name="970"><span class="lineNum">     970 </span>            :          * Family 0x12 and above processors have APIC timer</a>
<a name="971"><span class="lineNum">     971 </span>            :          * running in deep C states.</a>
<a name="972"><span class="lineNum">     972 </span>            :          */</a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &gt; 0x11)</span></a>
<a name="974"><span class="lineNum">     974 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_ARAT);</span></a>
<a name="975"><span class="lineNum">     975 </span>            : </a>
<a name="976"><span class="lineNum">     976 </span>            :         /* 3DNow or LM implies PREFETCHW */</a>
<a name="977"><span class="lineNum">     977 </span><span class="lineNoCov">          0 :         if (!cpu_has(c, X86_FEATURE_3DNOWPREFETCH))</span></a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 :                 if (cpu_has(c, X86_FEATURE_3DNOW) || cpu_has(c, X86_FEATURE_LM))</span></a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 :                         set_cpu_cap(c, X86_FEATURE_3DNOWPREFETCH);</span></a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span>            :         /* AMD CPUs don't reset SS attributes on SYSRET, Xen does. */</a>
<a name="982"><span class="lineNum">     982 </span><span class="lineNoCov">          0 :         if (!cpu_has(c, X86_FEATURE_XENPV))</span></a>
<a name="983"><span class="lineNum">     983 </span><span class="lineNoCov">          0 :                 set_cpu_bug(c, X86_BUG_SYSRET_SS_ATTRS);</span></a>
<a name="984"><span class="lineNum">     984 </span>            : </a>
<a name="985"><span class="lineNum">     985 </span>            :         /*</a>
<a name="986"><span class="lineNum">     986 </span>            :          * Turn on the Instructions Retired free counter on machines not</a>
<a name="987"><span class="lineNum">     987 </span>            :          * susceptible to erratum #1054 &quot;Instructions Retired Performance</a>
<a name="988"><span class="lineNum">     988 </span>            :          * Counter May Be Inaccurate&quot;.</a>
<a name="989"><span class="lineNum">     989 </span>            :          */</a>
<a name="990"><span class="lineNum">     990 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_IRPERF) &amp;&amp;</span></a>
<a name="991"><span class="lineNum">     991 </span><span class="lineNoCov">          0 :             !cpu_has_amd_erratum(c, amd_erratum_1054))</span></a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 :                 msr_set_bit(MSR_K7_HWCR, MSR_K7_HWCR_IRPERF_EN_BIT);</span></a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 : }</span></a>
<a name="994"><span class="lineNum">     994 </span>            : </a>
<a name="995"><span class="lineNum">     995 </span>            : #ifdef CONFIG_X86_32</a>
<a name="996"><span class="lineNum">     996 </span>            : static unsigned int amd_size_cache(struct cpuinfo_x86 *c, unsigned int size)</a>
<a name="997"><span class="lineNum">     997 </span>            : {</a>
<a name="998"><span class="lineNum">     998 </span>            :         /* AMD errata T13 (order #21922) */</a>
<a name="999"><span class="lineNum">     999 </span>            :         if (c-&gt;x86 == 6) {</a>
<a name="1000"><span class="lineNum">    1000 </span>            :                 /* Duron Rev A0 */</a>
<a name="1001"><span class="lineNum">    1001 </span>            :                 if (c-&gt;x86_model == 3 &amp;&amp; c-&gt;x86_stepping == 0)</a>
<a name="1002"><span class="lineNum">    1002 </span>            :                         size = 64;</a>
<a name="1003"><span class="lineNum">    1003 </span>            :                 /* Tbird rev A1/A2 */</a>
<a name="1004"><span class="lineNum">    1004 </span>            :                 if (c-&gt;x86_model == 4 &amp;&amp;</a>
<a name="1005"><span class="lineNum">    1005 </span>            :                         (c-&gt;x86_stepping == 0 || c-&gt;x86_stepping == 1))</a>
<a name="1006"><span class="lineNum">    1006 </span>            :                         size = 256;</a>
<a name="1007"><span class="lineNum">    1007 </span>            :         }</a>
<a name="1008"><span class="lineNum">    1008 </span>            :         return size;</a>
<a name="1009"><span class="lineNum">    1009 </span>            : }</a>
<a name="1010"><span class="lineNum">    1010 </span>            : #endif</a>
<a name="1011"><span class="lineNum">    1011 </span>            : </a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 : static void cpu_detect_tlb_amd(struct cpuinfo_x86 *c)</span></a>
<a name="1013"><span class="lineNum">    1013 </span>            : {</a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         u32 ebx, eax, ecx, edx;</span></a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :         u16 mask = 0xfff;</span></a>
<a name="1016"><span class="lineNum">    1016 </span>            : </a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &lt; 0xf)</span></a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1019"><span class="lineNum">    1019 </span>            : </a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         if (c-&gt;extended_cpuid_level &lt; 0x80000006)</span></a>
<a name="1021"><span class="lineNum">    1021 </span>            :                 return;</a>
<a name="1022"><span class="lineNum">    1022 </span>            : </a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 :         cpuid(0x80000006, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="1024"><span class="lineNum">    1024 </span>            : </a>
<a name="1025"><span class="lineNum">    1025 </span><span class="lineNoCov">          0 :         tlb_lld_4k[ENTRIES] = (ebx &gt;&gt; 16) &amp; mask;</span></a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         tlb_lli_4k[ENTRIES] = ebx &amp; mask;</span></a>
<a name="1027"><span class="lineNum">    1027 </span>            : </a>
<a name="1028"><span class="lineNum">    1028 </span>            :         /*</a>
<a name="1029"><span class="lineNum">    1029 </span>            :          * K8 doesn't have 2M/4M entries in the L2 TLB so read out the L1 TLB</a>
<a name="1030"><span class="lineNum">    1030 </span>            :          * characteristics from the CPUID function 0x80000005 instead.</a>
<a name="1031"><span class="lineNum">    1031 </span>            :          */</a>
<a name="1032"><span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 == 0xf) {</span></a>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                 cpuid(0x80000005, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                 mask = 0xff;</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            :         }</a>
<a name="1036"><span class="lineNum">    1036 </span>            : </a>
<a name="1037"><span class="lineNum">    1037 </span>            :         /* Handle DTLB 2M and 4M sizes, fall back to L1 if L2 is disabled */</a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         if (!((eax &gt;&gt; 16) &amp; mask))</span></a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 tlb_lld_2m[ENTRIES] = (cpuid_eax(0x80000005) &gt;&gt; 16) &amp; 0xff;</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            :         else</a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 tlb_lld_2m[ENTRIES] = (eax &gt;&gt; 16) &amp; mask;</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            : </a>
<a name="1043"><span class="lineNum">    1043 </span>            :         /* a 4M entry uses two 2M entries */</a>
<a name="1044"><span class="lineNum">    1044 </span><span class="lineNoCov">          0 :         tlb_lld_4m[ENTRIES] = tlb_lld_2m[ENTRIES] &gt;&gt; 1;</span></a>
<a name="1045"><span class="lineNum">    1045 </span>            : </a>
<a name="1046"><span class="lineNum">    1046 </span>            :         /* Handle ITLB 2M and 4M sizes, fall back to L1 if L2 is disabled */</a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         if (!(eax &amp; mask)) {</span></a>
<a name="1048"><span class="lineNum">    1048 </span>            :                 /* Erratum 658 */</a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                 if (c-&gt;x86 == 0x15 &amp;&amp; c-&gt;x86_model &lt;= 0x1f) {</span></a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                         tlb_lli_2m[ENTRIES] = 1024;</span></a>
<a name="1051"><span class="lineNum">    1051 </span>            :                 } else {</a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineNoCov">          0 :                         cpuid(0x80000005, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                         tlb_lli_2m[ENTRIES] = eax &amp; 0xff;</span></a>
<a name="1054"><span class="lineNum">    1054 </span>            :                 }</a>
<a name="1055"><span class="lineNum">    1055 </span>            :         } else</a>
<a name="1056"><span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                 tlb_lli_2m[ENTRIES] = eax &amp; mask;</span></a>
<a name="1057"><span class="lineNum">    1057 </span>            : </a>
<a name="1058"><span class="lineNum">    1058 </span><span class="lineNoCov">          0 :         tlb_lli_4m[ENTRIES] = tlb_lli_2m[ENTRIES] &gt;&gt; 1;</span></a>
<a name="1059"><span class="lineNum">    1059 </span>            : }</a>
<a name="1060"><span class="lineNum">    1060 </span>            : </a>
<a name="1061"><span class="lineNum">    1061 </span>            : static const struct cpu_dev amd_cpu_dev = {</a>
<a name="1062"><span class="lineNum">    1062 </span>            :         .c_vendor       = &quot;AMD&quot;,</a>
<a name="1063"><span class="lineNum">    1063 </span>            :         .c_ident        = { &quot;AuthenticAMD&quot; },</a>
<a name="1064"><span class="lineNum">    1064 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1065"><span class="lineNum">    1065 </span>            :         .legacy_models = {</a>
<a name="1066"><span class="lineNum">    1066 </span>            :                 { .family = 4, .model_names =</a>
<a name="1067"><span class="lineNum">    1067 </span>            :                   {</a>
<a name="1068"><span class="lineNum">    1068 </span>            :                           [3] = &quot;486 DX/2&quot;,</a>
<a name="1069"><span class="lineNum">    1069 </span>            :                           [7] = &quot;486 DX/2-WB&quot;,</a>
<a name="1070"><span class="lineNum">    1070 </span>            :                           [8] = &quot;486 DX/4&quot;,</a>
<a name="1071"><span class="lineNum">    1071 </span>            :                           [9] = &quot;486 DX/4-WB&quot;,</a>
<a name="1072"><span class="lineNum">    1072 </span>            :                           [14] = &quot;Am5x86-WT&quot;,</a>
<a name="1073"><span class="lineNum">    1073 </span>            :                           [15] = &quot;Am5x86-WB&quot;</a>
<a name="1074"><span class="lineNum">    1074 </span>            :                   }</a>
<a name="1075"><span class="lineNum">    1075 </span>            :                 },</a>
<a name="1076"><span class="lineNum">    1076 </span>            :         },</a>
<a name="1077"><span class="lineNum">    1077 </span>            :         .legacy_cache_size = amd_size_cache,</a>
<a name="1078"><span class="lineNum">    1078 </span>            : #endif</a>
<a name="1079"><span class="lineNum">    1079 </span>            :         .c_early_init   = early_init_amd,</a>
<a name="1080"><span class="lineNum">    1080 </span>            :         .c_detect_tlb   = cpu_detect_tlb_amd,</a>
<a name="1081"><span class="lineNum">    1081 </span>            :         .c_bsp_init     = bsp_init_amd,</a>
<a name="1082"><span class="lineNum">    1082 </span>            :         .c_init         = init_amd,</a>
<a name="1083"><span class="lineNum">    1083 </span>            :         .c_x86_vendor   = X86_VENDOR_AMD,</a>
<a name="1084"><span class="lineNum">    1084 </span>            : };</a>
<a name="1085"><span class="lineNum">    1085 </span>            : </a>
<a name="1086"><span class="lineNum">    1086 </span>            : cpu_dev_register(amd_cpu_dev);</a>
<a name="1087"><span class="lineNum">    1087 </span>            : </a>
<a name="1088"><span class="lineNum">    1088 </span>            : /*</a>
<a name="1089"><span class="lineNum">    1089 </span>            :  * AMD errata checking</a>
<a name="1090"><span class="lineNum">    1090 </span>            :  *</a>
<a name="1091"><span class="lineNum">    1091 </span>            :  * Errata are defined as arrays of ints using the AMD_LEGACY_ERRATUM() or</a>
<a name="1092"><span class="lineNum">    1092 </span>            :  * AMD_OSVW_ERRATUM() macros. The latter is intended for newer errata that</a>
<a name="1093"><span class="lineNum">    1093 </span>            :  * have an OSVW id assigned, which it takes as first argument. Both take a</a>
<a name="1094"><span class="lineNum">    1094 </span>            :  * variable number of family-specific model-stepping ranges created by</a>
<a name="1095"><span class="lineNum">    1095 </span>            :  * AMD_MODEL_RANGE().</a>
<a name="1096"><span class="lineNum">    1096 </span>            :  *</a>
<a name="1097"><span class="lineNum">    1097 </span>            :  * Example:</a>
<a name="1098"><span class="lineNum">    1098 </span>            :  *</a>
<a name="1099"><span class="lineNum">    1099 </span>            :  * const int amd_erratum_319[] =</a>
<a name="1100"><span class="lineNum">    1100 </span>            :  *      AMD_LEGACY_ERRATUM(AMD_MODEL_RANGE(0x10, 0x2, 0x1, 0x4, 0x2),</a>
<a name="1101"><span class="lineNum">    1101 </span>            :  *                         AMD_MODEL_RANGE(0x10, 0x8, 0x0, 0x8, 0x0),</a>
<a name="1102"><span class="lineNum">    1102 </span>            :  *                         AMD_MODEL_RANGE(0x10, 0x9, 0x0, 0x9, 0x0));</a>
<a name="1103"><span class="lineNum">    1103 </span>            :  */</a>
<a name="1104"><span class="lineNum">    1104 </span>            : </a>
<a name="1105"><span class="lineNum">    1105 </span>            : #define AMD_LEGACY_ERRATUM(...)         { -1, __VA_ARGS__, 0 }</a>
<a name="1106"><span class="lineNum">    1106 </span>            : #define AMD_OSVW_ERRATUM(osvw_id, ...)  { osvw_id, __VA_ARGS__, 0 }</a>
<a name="1107"><span class="lineNum">    1107 </span>            : #define AMD_MODEL_RANGE(f, m_start, s_start, m_end, s_end) \</a>
<a name="1108"><span class="lineNum">    1108 </span>            :         ((f &lt;&lt; 24) | (m_start &lt;&lt; 16) | (s_start &lt;&lt; 12) | (m_end &lt;&lt; 4) | (s_end))</a>
<a name="1109"><span class="lineNum">    1109 </span>            : #define AMD_MODEL_RANGE_FAMILY(range)   (((range) &gt;&gt; 24) &amp; 0xff)</a>
<a name="1110"><span class="lineNum">    1110 </span>            : #define AMD_MODEL_RANGE_START(range)    (((range) &gt;&gt; 12) &amp; 0xfff)</a>
<a name="1111"><span class="lineNum">    1111 </span>            : #define AMD_MODEL_RANGE_END(range)      ((range) &amp; 0xfff)</a>
<a name="1112"><span class="lineNum">    1112 </span>            : </a>
<a name="1113"><span class="lineNum">    1113 </span>            : static const int amd_erratum_400[] =</a>
<a name="1114"><span class="lineNum">    1114 </span>            :         AMD_OSVW_ERRATUM(1, AMD_MODEL_RANGE(0xf, 0x41, 0x2, 0xff, 0xf),</a>
<a name="1115"><span class="lineNum">    1115 </span>            :                             AMD_MODEL_RANGE(0x10, 0x2, 0x1, 0xff, 0xf));</a>
<a name="1116"><span class="lineNum">    1116 </span>            : </a>
<a name="1117"><span class="lineNum">    1117 </span>            : static const int amd_erratum_383[] =</a>
<a name="1118"><span class="lineNum">    1118 </span>            :         AMD_OSVW_ERRATUM(3, AMD_MODEL_RANGE(0x10, 0, 0, 0xff, 0xf));</a>
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<a name="1120"><span class="lineNum">    1120 </span>            : /* #1054: Instructions Retired Performance Counter May Be Inaccurate */</a>
<a name="1121"><span class="lineNum">    1121 </span>            : static const int amd_erratum_1054[] =</a>
<a name="1122"><span class="lineNum">    1122 </span>            :         AMD_LEGACY_ERRATUM(AMD_MODEL_RANGE(0x17, 0, 0, 0x2f, 0xf));</a>
<a name="1123"><span class="lineNum">    1123 </span>            : </a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 : static bool cpu_has_amd_erratum(struct cpuinfo_x86 *cpu, const int *erratum)</span></a>
<a name="1125"><span class="lineNum">    1125 </span>            : {</a>
<a name="1126"><span class="lineNum">    1126 </span><span class="lineNoCov">          0 :         int osvw_id = *erratum++;</span></a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         u32 range;</span></a>
<a name="1128"><span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         u32 ms;</span></a>
<a name="1129"><span class="lineNum">    1129 </span>            : </a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         if (osvw_id &gt;= 0 &amp;&amp; osvw_id &lt; 65536 &amp;&amp;</span></a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineNoCov">          0 :             cpu_has(cpu, X86_FEATURE_OSVW)) {</span></a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 u64 osvw_len;</span></a>
<a name="1133"><span class="lineNum">    1133 </span>            : </a>
<a name="1134"><span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_AMD64_OSVW_ID_LENGTH, osvw_len);</span></a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                 if (osvw_id &lt; osvw_len) {</span></a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                         u64 osvw_bits;</span></a>
<a name="1137"><span class="lineNum">    1137 </span>            : </a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                         rdmsrl(MSR_AMD64_OSVW_STATUS + (osvw_id &gt;&gt; 6),</span></a>
<a name="1139"><span class="lineNum">    1139 </span>            :                             osvw_bits);</a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                         return osvw_bits &amp; (1ULL &lt;&lt; (osvw_id &amp; 0x3f));</span></a>
<a name="1141"><span class="lineNum">    1141 </span>            :                 }</a>
<a name="1142"><span class="lineNum">    1142 </span>            :         }</a>
<a name="1143"><span class="lineNum">    1143 </span>            : </a>
<a name="1144"><span class="lineNum">    1144 </span>            :         /* OSVW unavailable or ID unknown, match family-model-stepping range */</a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         ms = (cpu-&gt;x86_model &lt;&lt; 4) | cpu-&gt;x86_stepping;</span></a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :         while ((range = *erratum++))</span></a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                 if ((cpu-&gt;x86 == AMD_MODEL_RANGE_FAMILY(range)) &amp;&amp;</span></a>
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                     (ms &gt;= AMD_MODEL_RANGE_START(range)) &amp;&amp;</span></a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                     (ms &lt;= AMD_MODEL_RANGE_END(range)))</span></a>
<a name="1150"><span class="lineNum">    1150 </span>            :                         return true;</a>
<a name="1151"><span class="lineNum">    1151 </span>            : </a>
<a name="1152"><span class="lineNum">    1152 </span>            :         return false;</a>
<a name="1153"><span class="lineNum">    1153 </span>            : }</a>
<a name="1154"><span class="lineNum">    1154 </span>            : </a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 : void set_dr_addr_mask(unsigned long mask, int dr)</span></a>
<a name="1156"><span class="lineNum">    1156 </span>            : {</a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         if (!boot_cpu_has(X86_FEATURE_BPEXT))</span></a>
<a name="1158"><span class="lineNum">    1158 </span>            :                 return;</a>
<a name="1159"><span class="lineNum">    1159 </span>            : </a>
<a name="1160"><span class="lineNum">    1160 </span><span class="lineNoCov">          0 :         switch (dr) {</span></a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         case 0:</span></a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineNoCov">          0 :                 wrmsr(MSR_F16H_DR0_ADDR_MASK, mask, 0);</span></a>
<a name="1163"><span class="lineNum">    1163 </span>            :                 break;</a>
<a name="1164"><span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         case 1:</span></a>
<a name="1165"><span class="lineNum">    1165 </span>            :         case 2:</a>
<a name="1166"><span class="lineNum">    1166 </span>            :         case 3:</a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :                 wrmsr(MSR_F16H_DR1_ADDR_MASK - 1 + dr, mask, 0);</span></a>
<a name="1168"><span class="lineNum">    1168 </span>            :                 break;</a>
<a name="1169"><span class="lineNum">    1169 </span>            :         default:</a>
<a name="1170"><span class="lineNum">    1170 </span>            :                 break;</a>
<a name="1171"><span class="lineNum">    1171 </span>            :         }</a>
<a name="1172"><span class="lineNum">    1172 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
