set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/root/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/root/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/buffer_chain"
set ::env(DESIGN_NAME) "buff_chain"
set ::env(VERILOG_FILES) "/openlane/designs/buffer_chain/src/sky130_fd_sc_hd.v /openlane/designs/buffer_chain/src/buff_chain.v"
set ::env(CLOCK_PORT) "CLK"
set ::env(CLOCK_PERIOD) "10"
set ::env(GRT_ESTIMATE_PARASITICS) "1"
set ::env(CLOCK_NET) "CLK"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/buffer_chain/pin_order.cfg"
set ::env(FP_PDN_SKIPTRIM) "1"
set ::env(FP_PDN_AUTO_ADJUST) "1"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 250 300"
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) "1"
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) "1"
set ::env(SYNTH_MAX_FANOUT) "30"
set ::env(CLOCK_BUFFER_FANOUT) "30"
set ::env(GRT_ANT_MARGIN) "30"
set ::env(GRT_MAX_DIODE_INS_ITERS) "10"
set ::env(FP_CORE_UTIL) "50"
