//////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2010 Gandhi Puvvada, EE-Systems, VSoE, USC
//
// This design exercise, its solution, and its test-bench are confidential items.
// They are University of Southern California's (USC's) property. All rights are reserved.
// Students in our courses have right only to complete the exercise and submit it as part of their course work.
// They do not have any right on our exercise/solution or even on their completed solution as the solution contains our exercise.
// Students would be violating copyright laws besides the University's Academic Integrity rules if they post or convey to anyone
// either our exercise or our solution or their solution. 
// 
// THIS COPYRIGHT NOTICE MUST BE RETAINED AS PART OF THIS FILE (AND ITS SOLUTION AND/OR ANY OTHER DERIVED FILE) AT ALL TIMES.
//
//////////////////////////////////////////////////////////////////////////////
//
// A student would be violating the University's Academic Integrity rules if he/she gets help in writing or debugging the code 
// from anyone other than the help from his/her lab partner or his/her teaching team members in completing the exercises(s). 
// However he/she can discuss with felllow students the method of solving the exercise. 
// But writing the code or debugging the code should not be with the help of others.. 
// One should never share the code or even look at the code of others (code from classmates or seniors 
// or any code or solution posted online or on GitHub).
// 
// THIS NOTICE OF ACADEMIC INTEGRITY MUST BE RETAINED AS PART OF THIS FILE (AND ITS SOLUTION AND/OR ANY OTHER DERIVED FILE) AT ALL TIMES.
//
//////////////////////////////////////////////////////////////////////////////



// EE457 RTL Exercises
// min_max_finder_part3_M3.v (Part 3 method 3 (compared to method 1) uses a flag to merge CMx and CMxF and also CMn and CMnF)
// Written by Gandhi Puvvada
// June 5, 2010, 1/20/2025
// Given an array of 16 unsigned 8-bit numbers, we need to find the maximum and the minimum number
 

`timescale 1 ns / 100 ps

module min_max_finder_part3_M3 (Start, Clk, Reset, 
				           Qi, Ql, Qcmn, Qcmx, Qd, Min, Max);

input Start, Clk, Reset;
output [7:0] Max, Min;
output Qi, Ql, Qcmn, Qcmx, Qd;

reg [7:0] M [0:15]; 

reg [4:0] state;
reg       Flag; // The Flag is special to M3 and M4 of Part 3 
reg [7:0] Min;
reg [7:0] Max;
reg [3:0] I;

localparam 
INI  = 	5'b00001, // "Initial" state
LOAD = 	5'b00010, // "Load Max and Min with 1st Element" state
CMn = 	5'b00100, // "Compare each number with Min and Update Min if needed" state
CMx = 	5'b01000, // "Compare each number with Max and Update Max if needed" state
DONE = 	5'b10000; // "Done finding Min and Max" state
         
         
assign {Qd, Qcmx, Qcmn, Ql, Qi} = state;  

always @(posedge Clk, posedge Reset) 

  begin  : CU_n_DU
    if (Reset)
       begin
         state <= INI;
         I <= 4'bXXXX;   // to avoid recirculating mux controlled by Reset 
	      Min <= 8'bXXXXXXXX;
	      Max <= 8'bXXXXXXXX;
		  Flag <= 1'bX;
	    end
    else
       begin
           case (state)
	        INI	: 
	          begin
		         // RTL operations in the Data Path            	              
		        I <= 0;
				Flag <= 0;
		         // state transitions in the control unit
		         if (Start)
		           state <= LOAD;
	          end
	        LOAD	:
	          begin
		           // RTL operations in the Data Path  
		           Min <= M[I]; // Load M[I] into Min
		           Max <= M[I]; // Load M[I] into Max
		           I <= I + 1;  // Increment I
		           // state transitions in the control unit
		           state <= CMn; // Transit unconditionally to the CMn state         
 	          end
	        
	        CMn :
	          begin 
	             // RTL operations in the Data Path   		                  
				    if (M[I] < Min) Min <= M[I];
					if (F = 1 || M[I] <= Min) I <= I + 1; 
					if (M[I] > Min) F <= 1;  
					else F <= 0; 
	
					
					
					
				 // state transitions in the control unit    
					if ((M[I] <= Min) && (I != 15)) state <= CMn;
					if ((M[I] <= Min) && (I != 15)) state <= DONE;  
					else state <= CMx; 
				
					
			  end
			  
			  
	        CMx :
	          begin 
	             // RTL operations in the Data Path   		                  
					if (M[I] > Max) Max <= M[I];
					if (F = 1 || M[I] >= Max) I <= I + 1; 
					if (M[I] > Max) F <= 1;  
					else F <= 0; 
					
				 // state transitions in the control unit    
					if ((M[I] >= Max) && (I != 15)) state <= CMx;
					if ((M[I] >= Max) && (I != 15)) state <= DONE;  
					else state <= Cnx; 
					
					
			  end


	        DONE	:
	          begin  
		         // state transitions in the control unit
		           state <= INI; // Transit to INI state unconditionally
		       end    
      endcase
    end 
  end 
endmodule  // min_max_finder_part3_M3 


