# Compile of router_fifo_tb.v was successful.
vsim work.router_fifo_tb
# vsim work.router_fifo_tb 
# Start time: 18:19:04 on Apr 16,2021
# Loading work.router_fifo_tb
# Loading work.router_fifo
add wave -r sim:/router_fifo_tb/*
run -all
# @time:                    0, data_in: xx, data_out: 00, lfd: x, full: 0, empty: 1
# @time:                   25, data_in: 90, data_out: 00, lfd: 1, full: 0, empty: 1
# @time:                   30, data_in: 90, data_out: 00, lfd: 1, full: 0, empty: 0
# @time:                   45, data_in: 09, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   55, data_in: 63, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   65, data_in: 0d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   75, data_in: 8d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   85, data_in: 65, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   95, data_in: 12, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  105, data_in: 01, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  120, data_in: 01, data_out: xx, lfd: 0, full: 0, empty: 0
# @time:                  130, data_in: 01, data_out: 90, lfd: 0, full: 0, empty: 0
# @time:                  140, data_in: 01, data_out: 09, lfd: 0, full: 0, empty: 0
# @time:                  150, data_in: 01, data_out: 63, lfd: 0, full: 0, empty: 0
# @time:                  160, data_in: 01, data_out: 0d, lfd: 0, full: 0, empty: 0
# @time:                  170, data_in: 01, data_out: 8d, lfd: 0, full: 0, empty: 0
# @time:                  180, data_in: 01, data_out: 65, lfd: 0, full: 0, empty: 0
# @time:                  190, data_in: 01, data_out: 12, lfd: 0, full: 0, empty: 1
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v(56)
#    Time: 265 ps  Iteration: 0  Instance: /router_fifo_tb
# 1
# Break in Module router_fifo_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v line 56
# Compile of router_fifo.v was successful.
# Compile of router_fifo_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.router_fifo_tb
# End time: 18:27:17 on Apr 16,2021, Elapsed time: 0:08:13
# Errors: 0, Warnings: 3
# vsim work.router_fifo_tb 
# Start time: 18:27:17 on Apr 16,2021
# Loading work.router_fifo_tb
# Loading work.router_fifo
add wave -r sim:/router_fifo_tb/*
run -all
# @time:                    0, data_in: xx, data_out: 00, lfd: x, full: 0, empty: 1
# @time:                   25, data_in: 82, data_out: 00, lfd: 1, full: 0, empty: 1
# @time:                   30, data_in: 82, data_out: 00, lfd: 1, full: 0, empty: 0
# @time:                   45, data_in: 81, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   55, data_in: 09, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   65, data_in: 63, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   75, data_in: 0d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   85, data_in: 8d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   95, data_in: 65, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  105, data_in: 12, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  120, data_in: 12, data_out: 82, lfd: 0, full: 0, empty: 0
# @time:                  130, data_in: 12, data_out: 81, lfd: 0, full: 0, empty: 0
# @time:                  140, data_in: 12, data_out: 09, lfd: 0, full: 0, empty: 0
# @time:                  150, data_in: 12, data_out: 63, lfd: 0, full: 0, empty: 0
# @time:                  160, data_in: 12, data_out: 0d, lfd: 0, full: 0, empty: 0
# @time:                  170, data_in: 12, data_out: 8d, lfd: 0, full: 0, empty: 0
# @time:                  180, data_in: 12, data_out: 65, lfd: 0, full: 0, empty: 0
# @time:                  190, data_in: 12, data_out: 12, lfd: 0, full: 0, empty: 1
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v(56)
#    Time: 265 ps  Iteration: 0  Instance: /router_fifo_tb
# 1
# Break in Module router_fifo_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v line 56
# Compile of router_fifo_tb.v was successful.
vsim work.router_fifo_tb
# End time: 18:29:57 on Apr 16,2021, Elapsed time: 0:02:40
# Errors: 0, Warnings: 2
# vsim work.router_fifo_tb 
# Start time: 18:29:57 on Apr 16,2021
# Loading work.router_fifo_tb
# Loading work.router_fifo
run -all
# @time:                    0, data_in: xx, data_out: 00, lfd: x, full: 0, empty: 1
# @time:                   25, data_in: 5a, data_out: 00, lfd: 1, full: 0, empty: 1
# @time:                   30, data_in: 5a, data_out: 00, lfd: 1, full: 0, empty: 0
# @time:                   45, data_in: 81, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   55, data_in: 09, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   65, data_in: 63, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   75, data_in: 0d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   85, data_in: 8d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   95, data_in: 65, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  105, data_in: 12, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  120, data_in: 12, data_out: 5a, lfd: 0, full: 0, empty: 0
# @time:                  130, data_in: 12, data_out: 81, lfd: 0, full: 0, empty: 0
# @time:                  140, data_in: 12, data_out: 09, lfd: 0, full: 0, empty: 0
# @time:                  150, data_in: 12, data_out: 63, lfd: 0, full: 0, empty: 0
# @time:                  160, data_in: 12, data_out: 0d, lfd: 0, full: 0, empty: 0
# @time:                  170, data_in: 12, data_out: 8d, lfd: 0, full: 0, empty: 0
# @time:                  180, data_in: 12, data_out: 65, lfd: 0, full: 0, empty: 0
# @time:                  190, data_in: 12, data_out: 12, lfd: 0, full: 0, empty: 1
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v(56)
#    Time: 265 ps  Iteration: 0  Instance: /router_fifo_tb
# 1
# Break in Module router_fifo_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v line 56
quit -sim
# End time: 18:30:16 on Apr 16,2021, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
vsim work.router_fifo_tb
# vsim work.router_fifo_tb 
# Start time: 18:30:20 on Apr 16,2021
# Loading work.router_fifo_tb
# Loading work.router_fifo
add wave -r sim:/router_fifo_tb/*
run -all
# @time:                    0, data_in: xx, data_out: 00, lfd: x, full: 0, empty: 1
# @time:                   25, data_in: 5a, data_out: 00, lfd: 1, full: 0, empty: 1
# @time:                   30, data_in: 5a, data_out: 00, lfd: 1, full: 0, empty: 0
# @time:                   45, data_in: 81, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   55, data_in: 09, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   65, data_in: 63, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   75, data_in: 0d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   85, data_in: 8d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   95, data_in: 65, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  105, data_in: 12, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  120, data_in: 12, data_out: 5a, lfd: 0, full: 0, empty: 0
# @time:                  130, data_in: 12, data_out: 81, lfd: 0, full: 0, empty: 0
# @time:                  140, data_in: 12, data_out: 09, lfd: 0, full: 0, empty: 0
# @time:                  150, data_in: 12, data_out: 63, lfd: 0, full: 0, empty: 0
# @time:                  160, data_in: 12, data_out: 0d, lfd: 0, full: 0, empty: 0
# @time:                  170, data_in: 12, data_out: 8d, lfd: 0, full: 0, empty: 0
# @time:                  180, data_in: 12, data_out: 65, lfd: 0, full: 0, empty: 0
# @time:                  190, data_in: 12, data_out: 12, lfd: 0, full: 0, empty: 1
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v(56)
#    Time: 265 ps  Iteration: 0  Instance: /router_fifo_tb
# 1
# Break in Module router_fifo_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v line 56
# Compile of router_fifo_tb.v was successful.
vsim work.router_fifo_tb
# End time: 18:32:30 on Apr 16,2021, Elapsed time: 0:02:10
# Errors: 0, Warnings: 2
# vsim work.router_fifo_tb 
# Start time: 18:32:30 on Apr 16,2021
# Loading work.router_fifo_tb
# Loading work.router_fifo
add wave -r sim:/router_fifo_tb/*
run -all
# @time:                    0, data_in: xx, data_out: 00, lfd: x, full: 0, empty: 1
# @time:                   25, data_in: 22, data_out: 00, lfd: 1, full: 0, empty: 1
# @time:                   30, data_in: 22, data_out: 00, lfd: 1, full: 0, empty: 0
# @time:                   45, data_in: 81, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   55, data_in: 09, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   65, data_in: 63, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   75, data_in: 0d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   85, data_in: 8d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   95, data_in: 65, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  105, data_in: 12, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  120, data_in: 12, data_out: 22, lfd: 0, full: 0, empty: 0
# @time:                  130, data_in: 12, data_out: 81, lfd: 0, full: 0, empty: 0
# @time:                  140, data_in: 12, data_out: 09, lfd: 0, full: 0, empty: 0
# @time:                  150, data_in: 12, data_out: 63, lfd: 0, full: 0, empty: 0
# @time:                  160, data_in: 12, data_out: 0d, lfd: 0, full: 0, empty: 0
# @time:                  170, data_in: 12, data_out: 8d, lfd: 0, full: 0, empty: 0
# @time:                  180, data_in: 12, data_out: 65, lfd: 0, full: 0, empty: 0
# @time:                  190, data_in: 12, data_out: 12, lfd: 0, full: 0, empty: 1
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v(56)
#    Time: 265 ps  Iteration: 0  Instance: /router_fifo_tb
# 1
# Break in Module router_fifo_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v line 56
run
run
run
quit -sim
# End time: 18:36:30 on Apr 16,2021, Elapsed time: 0:04:00
# Errors: 0, Warnings: 1
vsim work.router_fifo_tb
# vsim work.router_fifo_tb 
# Start time: 18:36:32 on Apr 16,2021
# Loading work.router_fifo_tb
# Loading work.router_fifo
add wave -r sim:/router_fifo_tb/*
run
# @time:                    0, data_in: xx, data_out: 00, lfd: x, full: 0, empty: 1
# @time:                   25, data_in: 22, data_out: 00, lfd: 1, full: 0, empty: 1
# @time:                   30, data_in: 22, data_out: 00, lfd: 1, full: 0, empty: 0
# @time:                   45, data_in: 81, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   55, data_in: 09, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   65, data_in: 63, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   75, data_in: 0d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   85, data_in: 8d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   95, data_in: 65, data_out: 00, lfd: 0, full: 0, empty: 0
run -all
# @time:                  105, data_in: 12, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  120, data_in: 12, data_out: 22, lfd: 0, full: 0, empty: 0
# @time:                  130, data_in: 12, data_out: 81, lfd: 0, full: 0, empty: 0
# @time:                  140, data_in: 12, data_out: 09, lfd: 0, full: 0, empty: 0
# @time:                  150, data_in: 12, data_out: 63, lfd: 0, full: 0, empty: 0
# @time:                  160, data_in: 12, data_out: 0d, lfd: 0, full: 0, empty: 0
# @time:                  170, data_in: 12, data_out: 8d, lfd: 0, full: 0, empty: 0
# @time:                  180, data_in: 12, data_out: 65, lfd: 0, full: 0, empty: 0
# @time:                  190, data_in: 12, data_out: 12, lfd: 0, full: 0, empty: 1
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v(56)
#    Time: 265 ps  Iteration: 0  Instance: /router_fifo_tb
# 1
# Break in Module router_fifo_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v line 56
# Compile of router_fifo.v was successful.
# Compile of router_fifo_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.router_fifo_tb
# End time: 18:41:33 on Apr 16,2021, Elapsed time: 0:05:01
# Errors: 0, Warnings: 2
# vsim work.router_fifo_tb 
# Start time: 18:41:33 on Apr 16,2021
# Loading work.router_fifo_tb
# Loading work.router_fifo
add wave -r sim:/router_fifo_tb/*
run -all
# @time:                    0, data_in: xx, data_out: 00, lfd: x, full: 0, empty: 1
# @time:                   25, data_in: 22, data_out: 00, lfd: 1, full: 0, empty: 1
# @time:                   30, data_in: 22, data_out: 00, lfd: 1, full: 0, empty: 0
# @time:                   45, data_in: 81, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   55, data_in: 09, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   65, data_in: 63, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   75, data_in: 0d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   85, data_in: 8d, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   95, data_in: 65, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  105, data_in: 12, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                  120, data_in: 12, data_out: 22, lfd: 0, full: 0, empty: 0
# @time:                  130, data_in: 12, data_out: 81, lfd: 0, full: 0, empty: 0
# @time:                  140, data_in: 12, data_out: 09, lfd: 0, full: 0, empty: 0
# @time:                  150, data_in: 12, data_out: 63, lfd: 0, full: 0, empty: 0
# @time:                  160, data_in: 12, data_out: 0d, lfd: 0, full: 0, empty: 0
# @time:                  170, data_in: 12, data_out: 8d, lfd: 0, full: 0, empty: 0
# @time:                  180, data_in: 12, data_out: 65, lfd: 0, full: 0, empty: 0
# @time:                  190, data_in: 12, data_out: 12, lfd: 0, full: 0, empty: 1
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v(56)
#    Time: 265 ps  Iteration: 0  Instance: /router_fifo_tb
# 1
# Break in Module router_fifo_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v line 56
# Compile of router_fifo_tb.v was successful.
vsim work.router_fifo_tb
# End time: 18:45:10 on Apr 16,2021, Elapsed time: 0:03:37
# Errors: 0, Warnings: 2
# vsim work.router_fifo_tb 
# Start time: 18:45:10 on Apr 16,2021
# Loading work.router_fifo_tb
# Loading work.router_fifo
add wave -r sim:/router_fifo_tb/*
run -all
# @time:                    0, data_in: xx, data_out: 00, lfd: x, full: 0, empty: 1
# @time:                   25, data_in: 06, data_out: 00, lfd: 1, full: 0, empty: 1
# @time:                   30, data_in: 06, data_out: 00, lfd: 1, full: 0, empty: 0
# @time:                   45, data_in: 81, data_out: 00, lfd: 0, full: 0, empty: 0
# @time:                   60, data_in: 81, data_out: 06, lfd: 0, full: 0, empty: 0
# @time:                   70, data_in: 81, data_out: 81, lfd: 0, full: 0, empty: 1
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v(56)
#    Time: 205 ps  Iteration: 0  Instance: /router_fifo_tb
# 1
# Break in Module router_fifo_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_fifo_tb.v line 56
