V1 31
AR work/TRI_LEVEL_TIMER/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd \
      EN work/TRI_LEVEL_TIMER CP SYNC_STATEMACHINE
FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd 2003/09/19.13:10:58
FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd 2003/09/19.10:20:52
EN work/DA_CONVERTER \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd 2003/09/22.10:39:32
FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd 2003/09/22.10:39:32
FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd 2003/09/22.14:03:20
FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd 2003/09/22.13:59:24
EN work/TRI_LEVEL_TIMER \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_timer.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/DA_CONVERTER/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../da_converter.vhd \
      EN work/DA_CONVERTER
AR work/SYNC_STATEMACHINE/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd \
      EN work/SYNC_STATEMACHINE
EN work/SERIAL_INTERFACE \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/TRI_LEVEL_SYNC_GENERATOR/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd \
      EN work/TRI_LEVEL_SYNC_GENERATOR CP FRAME_TIMER CP TRI_LEVEL_TIMER \
      CP GENLOCK_TIMING CP DA_CONVERTER   CP SERIAL_INTERFACE
EN work/GENLOCK_TIMING \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SERIAL_INTERFACE/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd \
      EN work/SERIAL_INTERFACE
AR work/PHASEDELAY_COUNT/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd \
      EN work/PHASEDELAY_COUNT
AR work/FRAME_TIMER/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd \
      EN work/FRAME_TIMER
EN work/PHASEDELAY_COUNT \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../phasedelay_count.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/GENLOCK_TIMING/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../genlock_timing.vhd \
      EN work/GENLOCK_TIMING CP PHASEDELAY_COUNT
EN work/TRI_LEVEL_SYNC_GENERATOR \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../Tri_level_Sync_Generator.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../serial_interface_reduced.vhd 2003/09/22.14:06:22
EN work/SYNC_STATEMACHINE \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
EN work/FRAME_TIMER \
      FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../frame_timer.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
FL C:/PT-Trilevel/xilinx/v4/TriLevelSyncGenerator/../sync_statemachine.vhd 2003/09/08.15:24:30
