library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.datapathComponents.all;

component PE is
    port(
        inp: in std_logic_vector(15 downto 0);
        v: out std_logic;
        a: out std_logic(2 downto 0);
        d: out std_logic_vector(15 downto 0));
end component;