Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Nov  6 19:53:07 2020
| Host             : DESKTOP-H4I3KC3 running 64-bit major release  (build 9200)
| Command          : report_power -file memsMicRec_top_power_routed.rpt -pb memsMicRec_top_power_summary_routed.pb -rpx memsMicRec_top_power_routed.rpx
| Design           : memsMicRec_top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.229        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.157        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.014 |        6 |       --- |             --- |
| Slice Logic             |     0.004 |    21041 |       --- |             --- |
|   LUT as Logic          |     0.003 |     6580 |     20800 |           31.63 |
|   CARRY4                |    <0.001 |     1097 |      8150 |           13.46 |
|   Register              |    <0.001 |    10627 |     41600 |           25.55 |
|   F7/F8 Muxes           |    <0.001 |      300 |     32600 |            0.92 |
|   LUT as Shift Register |    <0.001 |       92 |      9600 |            0.96 |
|   Others                |     0.000 |       74 |       --- |             --- |
| Signals                 |     0.007 |    20113 |       --- |             --- |
| Block RAM               |     0.000 |        4 |        50 |            8.00 |
| MMCM                    |     0.119 |        1 |         5 |           20.00 |
| DSPs                    |     0.013 |       38 |        90 |           42.22 |
| I/O                     |    <0.001 |        7 |       106 |            6.60 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.229 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.038 |      0.010 |
| Vccaux    |       1.800 |     0.078 |       0.066 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+----------------------------------------------------+-----------------+
| Clock               | Domain                                             | Constraint (ns) |
+---------------------+----------------------------------------------------+-----------------+
| CLK_OUT1_mmcm_clock | clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock |            16.3 |
| clkfbout_mmcm_clock | clocking_comp/mmcm_clocks/inst/clkfbout_mmcm_clock |            50.0 |
| sys_clk_pin         | CLK                                                |            10.0 |
| sys_clk_pin         | CLK_IBUF_BUFG                                      |            10.0 |
+---------------------+----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| memsMicRec_top                 |     0.157 |
|   cicFirDemod_comp             |     0.008 |
|     firFlt_halfBandDec_11_comp |     0.001 |
|     firFlt_halfBandDec_12_comp |     0.001 |
|     firFlt_halfBandDec_13_comp |     0.001 |
|     firFlt_halfBandDec_21_comp |     0.001 |
|     firFlt_halfBandDec_22_comp |     0.001 |
|     firFlt_halfBandDec_23_comp |     0.001 |
|   clocking_comp                |     0.119 |
|     mmcm_clocks                |     0.119 |
|       inst                     |     0.119 |
|   dcFiltering_comp             |     0.026 |
|     bq1_1                      |     0.007 |
|     bq1_2                      |     0.007 |
|     bq1_3                      |     0.007 |
|     bq1_4                      |     0.007 |
+--------------------------------+-----------+


