<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="tb_bonfire_cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cpu_core_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_cpu_core_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_cpu_core_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490020655" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490020655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506446191" xil_pn:in_ck="-2735094724417235974" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1506446191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../rtl/csr_def.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_alu.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_compl.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_cpu.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_dbus.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_decode.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_divider.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_execute.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_fetch.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_interrupt_mux.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_mul16x16.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_mul_dsp.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_mul_opt.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_mul_seq.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_ram256x32.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_scratchpad.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_shifter.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_ubuf.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32u_top.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_counter_64Bit.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_csr_unit.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_decode.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_decodeutil.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_interrupts.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_local_memmap.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_mulsp6.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_regfile.vhd"/>
      <outfile xil_pn:name="../../util/log2.vhd"/>
      <outfile xil_pn:name="../../verify/bonfire/sim_MainMemory.vhd"/>
      <outfile xil_pn:name="../../verify/bonfire/sim_bus.vhd"/>
      <outfile xil_pn:name="../../verify/bonfire/sim_memory_interface.vhd"/>
      <outfile xil_pn:name="../../verify/bonfire/tb_cpu_core.vhd"/>
      <outfile xil_pn:name="../../verify/common_pkg/common_pkg.vhd"/>
      <outfile xil_pn:name="../../verify/common_pkg/common_pkg_body.vhd"/>
      <outfile xil_pn:name="../../verify/lxp32/src/tb/monitor.vhd"/>
      <outfile xil_pn:name="../../verify/lxp32/src/tb/tb_pkg.vhd"/>
      <outfile xil_pn:name="../../verify/lxp32/src/tb/tb_pkg_body.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1506445943" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5037136173755328283" xil_pn:start_ts="1506445943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506445943" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5060026648735575655" xil_pn:start_ts="1506445943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490020655" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7793794716159423003" xil_pn:start_ts="1490020655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506446191" xil_pn:in_ck="-2735094724417235974" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1506446191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../rtl/csr_def.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_alu.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_compl.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_cpu.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_dbus.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_decode.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_divider.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_execute.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_fetch.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_interrupt_mux.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_mul16x16.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_mul_dsp.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_mul_opt.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_mul_seq.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_ram256x32.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_scratchpad.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_shifter.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32_ubuf.vhd"/>
      <outfile xil_pn:name="../../rtl/lxp32u_top.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_counter_64Bit.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_csr_unit.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_decode.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_decodeutil.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_interrupts.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_local_memmap.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_mulsp6.vhd"/>
      <outfile xil_pn:name="../../rtl/riscv_regfile.vhd"/>
      <outfile xil_pn:name="../../util/log2.vhd"/>
      <outfile xil_pn:name="../../verify/bonfire/sim_MainMemory.vhd"/>
      <outfile xil_pn:name="../../verify/bonfire/sim_bus.vhd"/>
      <outfile xil_pn:name="../../verify/bonfire/sim_memory_interface.vhd"/>
      <outfile xil_pn:name="../../verify/bonfire/tb_cpu_core.vhd"/>
      <outfile xil_pn:name="../../verify/common_pkg/common_pkg.vhd"/>
      <outfile xil_pn:name="../../verify/common_pkg/common_pkg_body.vhd"/>
      <outfile xil_pn:name="../../verify/lxp32/src/tb/monitor.vhd"/>
      <outfile xil_pn:name="../../verify/lxp32/src/tb/tb_pkg.vhd"/>
      <outfile xil_pn:name="../../verify/lxp32/src/tb/tb_pkg_body.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1506446195" xil_pn:in_ck="-2735094724417235974" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2462161511900577014" xil_pn:start_ts="1506446191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_cpu_core_beh.prj"/>
      <outfile xil_pn:name="tb_cpu_core_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1506450101" xil_pn:in_ck="-6262925400906109612" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5996915062272025659" xil_pn:start_ts="1506450100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_cpu_core_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
