<root><simulation><result_generated_time />2023-05-16 18:37:35<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />104857600<total_data_size_element />{'W': 1048576, 'I': 102400, 'O': 102400}<total_data_reuse />{'W': 100, 'I': 1024.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />29/60</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [640, 1, 1], 'O': [5, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('C', 4)], [('C', 32)]], [], []]<I />[[], [[('OY', 5), ('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('OY', 5)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2), ('OX', 10), ('OY', 2)], [('K', 64), ('C', 2), ('C', 2)], []]<I />[[('K', 16), ('C', 2), ('OX', 10), ('OY', 2), ('K', 64)], [('C', 2), ('C', 2)], []]<O />[[('K', 16), ('C', 2)], [('OX', 10), ('OY', 2), ('K', 64), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 20, 1, 1], 'I': [1.0, 1024.0, 1.0, 1.0], 'O': [128.0, 2, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 8388608, 8388608], 'I': [320, 819200, 819200], 'O': [128, 819200, 819200], 'O_partial': [128, 819200, 0], 'O_final': [0, 0, 819200]}<actual_mem_utilization_individual />{'W': [0.5, 0.25, 0.0], 'I': [0.62, 0.02, 0.0], 'O': [0.25, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.3, 0.0], 'I': [0.62, 0.3, 0.0], 'O': [0.25, 0.3, 0.0]}<effective_mem_size_bit />{'W': [256, 131072, 8388608], 'I': [320, 409600, 819200], 'O': [128, 819200, 819200], 'O_partial': [128, 819200, 0], 'O_final': [0, 0, 819200]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 640, 1, 1], 'O': [640, 5, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [640, 640, 1, 1], 'O': [5, 5, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[20971520, 1048576], [1048576, 1048576], [1048576, 0]]<I />[[6553600, 102400], [102400, 102400], [102400, 0]]<O />[[(716800, 819200), (409600, 307200)], [(307200, 409600), (102400, 0)], [(0, 102400), (0, 0)]]<O_partial />[[(716800, 819200), (409600, 307200)], [(307200, 409600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (102400, 0)], [(0, 102400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2621440, 131072], [16384, 16384], [4096, 0]]<I />[[819200, 12800], [1600, 1600], [400, 0]]<O />[[(89600, 102400), (51200, 38400)], [(4800, 6400), (1600, 0)], [(0, 400), (0, 0)]]<O_partial />[([89600, 102400], [51200, 38400]), ([4800, 6400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1600, 0]), ([0, 400], [0, 0])]</mem_access_count_word><mac_count><active />104857600<idle />62914560</mac_count></basic_info><energy><total_energy />232377102.2<mem_energy_breakdown><W />[928.7, 3247.1, 5455.3]<I />[279.9, 317.1, 532.7]<O />[98.6, 1268.4, 532.7]</mem_energy_breakdown><MAC_energy><active_MAC />229218713.6<idle_MAC />3145728.0<total />232364441.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.563<utilization_without_data_loading />0.625<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.9008<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />181888<latency_cycle_without_data_loading />163840<ideal_computing_cycle />163840<data_loading><load_cycle_total />18048<load_cycle_individual />{'W': [64, 16384, 0], 'I': [400, 1600, 0]}<load_cycle_combined />{'W': 16384, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-163839], [-162180, -146880], [-163840, -163840]], 'I': [[-163839], [-1905, -720], [-163840, -163840]], 'O': [[-163840], [-153600, -158720], [-162240, -163440]]}<mem_stall_cycle_shared />{'W': [[-163839], [-162180, 0], [0, 0]], 'I': [[-163839], [-1905, 0], [0, 0]], 'O': [[-163840], [-153600, -158720], [-162240, -163440]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 8388608, 8388608], 'I': [320, 819200, 819200], 'O': [128, 819200, 819200], 'O_partial': [128, 819200, 0], 'O_final': [0, 0, 819200]}<data_size_each_level_total />{'W': [32768, 8388608, 8388608], 'I': [204800, 819200, 819200], 'O': [640, 819200, 819200]}<loop_cycles_each_level />{'W': [640, 163840, 163840], 'I': [40960, 163840, 163840], 'O': [32, 163840, 163840]}<top_ir_loop_size />{'W': [20, 1, 1], 'I': [64, 1, 1], 'O': [2, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.4], [51.2, 51.2], [51.2, 51.2]], 'I': [[8.0, 0.0], [5.0, 5.0], [5.0, 5.0]], 'O': [[8.0, 4.0], [20.0, 5.0], [5.0, 5.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 51.2], [51.2, 51.2]], 'I': [[8.0, 0.5], [320.0, 5.0], [5.0, 5.0]], 'O': [[8.0, 8.0], [40.0, 20.0], [20.0, 5.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.4], [51.2, 51.2], [51.2, 0]], 'I': [[8.0, 0.5], [320.0, 5.0], [5.0, 0]], 'O': [[8.0, 4.0], [20.0, 5.0], [5.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.4], [396.2, 76.2], [56.2, 5.0]], 'I': [[8.0, 0.5], [396.2, 76.2], [56.2, 5.0]], 'O': [[8.0, 4.0], [396.2, 76.2], [56.2, 5.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 163840], [640, 640, 256], [163840, 163840, 1]], 'I': [[1, 1, 163840], [640, 40960, 4], [163840, 163840, 1]], 'O': [[1, 1, 163840], [32, 32, 5120], [163840, 163840, 1]]}<trans_time_real />{'W': [[0, 1, 163840], [[4, 640, 256], [64, 640, 256]], [[16384, 163840, 1], [4096, 163840, 1]]], 'I': [[0, 1, 163840], [[5, 40960, 4], [400, 40960, 4]], [[1600, 163840, 1], [400, 163840, 1]]], 'O': [[0, 1, 163840], [[2, 32, 5120], [1, 32, 5120]], [[1600, 163840, 1], [400, 163840, 1]]]}<single_stall_cycle />{'W': [[-1], [-636, -576], [-147456, -159744]], 'I': [[-1], [-635, -240], [-162240, -163440]], 'O': [[-1], [-30, -31], [-162240, -163440]]}<single_stall_count />{'W': [163839, 255, 0], 'I': [163839, 3, 0], 'O': [163840, 5120, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1600, 0]}, 1: {'W': [16320, 0], 'I': [1200, 0], 'O': [10240, 1600]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-163840, -163840], [-162240, -163840]], 1: [[-136080, -163840], [-153600, -162240]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.8<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>