lib_name: adc_sar_templates
cell_name: sar_9b
pins: [ "INP", "INM", "CLK", "VREF<2:0>", "OSP", "OSM", "CLKOUT", "VDD", "VSS", "CKDSEL1<1:0>", "PHI0", "DONE", "EXTSEL_CLK", "UP", "ZP<8:0>", "VOL<7:0>", "CKDSEL0<1:0>", "SARCLK", "SB<8:0>", "VOR<7:0>", "ADCOUT<8:0>", "ZMID<8:0>", "ZM<8:0>", "SARCLKB", "SAOP", "SAOM" ]
instances:
  IABE0:
    lib_name: adc_sar_templates
    cell_name: sarabe_dualdelay
    instpins:
      ADCOUT<0>:
        direction: output
        net_name: "net07"
        num_bits: 1
      SB<0>:
        direction: output
        net_name: "net06"
        num_bits: 1
      ZM<0>:
        direction: output
        net_name: "net08"
        num_bits: 1
      ZMID<0>:
        direction: output
        net_name: "net09"
        num_bits: 1
      ZP<0>:
        direction: output
        net_name: "net010"
        num_bits: 1
      RSTOUT:
        direction: output
        net_name: "CLKOUT"
        num_bits: 1
      PHI0:
        direction: output
        net_name: "PHI0"
        num_bits: 1
      SAOP:
        direction: input
        net_name: "SAOP"
        num_bits: 1
      SAOM:
        direction: input
        net_name: "SAOM"
        num_bits: 1
      CKDSEL0<1:0>:
        direction: input
        net_name: "CKDSEL0<1:0>"
        num_bits: 2
      CKDSEL1<1:0>:
        direction: input
        net_name: "CKDSEL1<1:0>"
        num_bits: 2
      SARCLKB:
        direction: output
        net_name: "SARCLKB"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      DONE:
        direction: output
        net_name: "DONE"
        num_bits: 1
      SARCLK:
        direction: output
        net_name: "SARCLK"
        num_bits: 1
      UP:
        direction: output
        net_name: "UP"
        num_bits: 1
      EXTSEL_CLK:
        direction: input
        net_name: "EXTSEL_CLK"
        num_bits: 1
      RST:
        direction: input
        net_name: "CLK"
        num_bits: 1
  IAFE0:
    lib_name: adc_sar_templates
    cell_name: sarafe_nsw
    instpins:
      VOL:
        direction: output
        net_name: "net6"
        num_bits: 1
      VOR:
        direction: output
        net_name: "net7"
        num_bits: 1
      CLKB:
        direction: input
        net_name: "SARCLKB"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      OUTM:
        direction: output
        net_name: "net8"
        num_bits: 1
      OUTP:
        direction: output
        net_name: "net9"
        num_bits: 1
      ENL0<2:0>:
        direction: input
        net_name: "net10<0:2>"
        num_bits: 3
      ENR0<2:0>:
        direction: input
        net_name: "net11<0:2>"
        num_bits: 3
      INM:
        direction: input
        net_name: "INM"
        num_bits: 1
      INP:
        direction: input
        net_name: "INP"
        num_bits: 1
      OSM:
        direction: input
        net_name: "OSM"
        num_bits: 1
      OSP:
        direction: input
        net_name: "OSP"
        num_bits: 1
      VREF<2:0>:
        direction: input
        net_name: "VREF<2:0>"
        num_bits: 3
