Classic Timing Analyzer report for Lab2
Thu Dec 17 18:01:55 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.255 ns                         ; In                                                                  ; dataPath:DP|memRAM:part2|REGISTER[3][2] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.902 ns                         ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] ; Output[6]                               ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.693 ns                        ; Enter                                                               ; controlUnit:CU|state.Input              ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 132.91 MHz ( period = 7.524 ns ) ; controlUnit:CU|state.decode                                         ; dataPath:DP|memRAM:part2|Q[6]           ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                     ;                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                          ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 132.91 MHz ( period = 7.524 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[6]            ; Clock      ; Clock    ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 133.24 MHz ( period = 7.505 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 133.49 MHz ( period = 7.491 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[4]            ; Clock      ; Clock    ; None                        ; None                      ; 7.251 ns                ;
; N/A                                     ; 133.64 MHz ( period = 7.483 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[6]            ; Clock      ; Clock    ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 7.223 ns                ;
; N/A                                     ; 134.28 MHz ( period = 7.447 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[4]            ; Clock      ; Clock    ; None                        ; None                      ; 7.207 ns                ;
; N/A                                     ; 135.81 MHz ( period = 7.363 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[6]            ; Clock      ; Clock    ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 7.109 ns                ;
; N/A                                     ; 136.17 MHz ( period = 7.344 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 7.098 ns                ;
; N/A                                     ; 136.26 MHz ( period = 7.339 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[4]            ; Clock      ; Clock    ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[2]            ; Clock      ; Clock    ; None                        ; None                      ; 6.962 ns                ;
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 6.958 ns                ;
; N/A                                     ; 139.06 MHz ( period = 7.191 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[5]            ; Clock      ; Clock    ; None                        ; None                      ; 6.946 ns                ;
; N/A                                     ; 139.70 MHz ( period = 7.158 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[2]            ; Clock      ; Clock    ; None                        ; None                      ; 6.921 ns                ;
; N/A                                     ; 139.92 MHz ( period = 7.147 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[5]            ; Clock      ; Clock    ; None                        ; None                      ; 6.902 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[0]            ; Clock      ; Clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 140.81 MHz ( period = 7.102 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[4]            ; Clock      ; Clock    ; None                        ; None                      ; 6.857 ns                ;
; N/A                                     ; 140.98 MHz ( period = 7.093 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 6.847 ns                ;
; N/A                                     ; 140.98 MHz ( period = 7.093 ns )                    ; dataPath:DP|memRAM:part2|REGISTER[13][3]                                      ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 6.850 ns                ;
; N/A                                     ; 141.50 MHz ( period = 7.067 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[0]            ; Clock      ; Clock    ; None                        ; None                      ; 6.827 ns                ;
; N/A                                     ; 142.07 MHz ( period = 7.039 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[5]            ; Clock      ; Clock    ; None                        ; None                      ; 6.789 ns                ;
; N/A                                     ; 142.09 MHz ( period = 7.038 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[2]            ; Clock      ; Clock    ; None                        ; None                      ; 6.796 ns                ;
; N/A                                     ; 143.23 MHz ( period = 6.982 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[2]            ; Clock      ; Clock    ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[1]            ; Clock      ; Clock    ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.60 MHz ( period = 6.964 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[2]            ; Clock      ; Clock    ; None                        ; None                      ; 6.722 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[13][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.712 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[13][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.712 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[13][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.712 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[13][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.712 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[13][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.712 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[13][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.712 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[13][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.712 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[13][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.712 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[0]            ; Clock      ; Clock    ; None                        ; None                      ; 6.702 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[4]            ; Clock      ; Clock    ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 144.03 MHz ( period = 6.943 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[29][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 144.03 MHz ( period = 6.943 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[29][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 144.03 MHz ( period = 6.943 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[29][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 144.03 MHz ( period = 6.943 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[29][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 144.03 MHz ( period = 6.943 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[29][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 144.03 MHz ( period = 6.943 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[29][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 144.03 MHz ( period = 6.943 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[29][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 144.03 MHz ( period = 6.943 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[29][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 144.30 MHz ( period = 6.930 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[0]            ; Clock      ; Clock    ; None                        ; None                      ; 6.685 ns                ;
; N/A                                     ; 144.32 MHz ( period = 6.929 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; dataPath:DP|memRAM:part2|Q[6]            ; Clock      ; Clock    ; None                        ; None                      ; 6.689 ns                ;
; N/A                                     ; 144.45 MHz ( period = 6.923 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; dataPath:DP|memRAM:part2|Q[4]            ; Clock      ; Clock    ; None                        ; None                      ; 6.678 ns                ;
; N/A                                     ; 144.72 MHz ( period = 6.910 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; dataPath:DP|memRAM:part2|Q[4]            ; Clock      ; Clock    ; None                        ; None                      ; 6.654 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[6][5]  ; Clock      ; Clock    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[6][6]  ; Clock      ; Clock    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[6][0]  ; Clock      ; Clock    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[6][2]  ; Clock      ; Clock    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[6][4]  ; Clock      ; Clock    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[6][3]  ; Clock      ; Clock    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[6][1]  ; Clock      ; Clock    ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.60 MHz ( period = 6.868 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[7]            ; Clock      ; Clock    ; None                        ; None                      ; 6.628 ns                ;
; N/A                                     ; 145.96 MHz ( period = 6.851 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[5]            ; Clock      ; Clock    ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[7]            ; Clock      ; Clock    ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[2]            ; Clock      ; Clock    ; None                        ; None                      ; 6.589 ns                ;
; N/A                                     ; 146.56 MHz ( period = 6.823 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[1]            ; Clock      ; Clock    ; None                        ; None                      ; 6.578 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|Q[1]            ; Clock      ; Clock    ; None                        ; None                      ; 6.565 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[13][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[13][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[13][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[13][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[13][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[13][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[13][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 147.10 MHz ( period = 6.798 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[13][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[29][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[29][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[29][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[29][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[29][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[29][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[29][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[29][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[13][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[13][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[13][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[13][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[13][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[13][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[13][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[13][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[0]            ; Clock      ; Clock    ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[29][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[29][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[29][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[29][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[29][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[29][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[29][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[29][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.537 ns                ;
; N/A                                     ; 147.69 MHz ( period = 6.771 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[7]            ; Clock      ; Clock    ; None                        ; None                      ; 6.526 ns                ;
; N/A                                     ; 147.89 MHz ( period = 6.762 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|Q[1]            ; Clock      ; Clock    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 148.04 MHz ( period = 6.755 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[6]            ; Clock      ; Clock    ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[6][5]  ; Clock      ; Clock    ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[6][6]  ; Clock      ; Clock    ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[6][0]  ; Clock      ; Clock    ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[6][2]  ; Clock      ; Clock    ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[6][4]  ; Clock      ; Clock    ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[6][3]  ; Clock      ; Clock    ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|REGISTER[6][1]  ; Clock      ; Clock    ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[6][5]  ; Clock      ; Clock    ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[6][6]  ; Clock      ; Clock    ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[6][0]  ; Clock      ; Clock    ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[6][2]  ; Clock      ; Clock    ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[6][4]  ; Clock      ; Clock    ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[6][3]  ; Clock      ; Clock    ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[6][1]  ; Clock      ; Clock    ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 149.10 MHz ( period = 6.707 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[7]            ; Clock      ; Clock    ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[0]            ; Clock      ; Clock    ; None                        ; None                      ; 6.395 ns                ;
; N/A                                     ; 150.83 MHz ( period = 6.630 ns )                    ; dataPath:DP|memRAM:part2|REGISTER[29][3]                                      ; dataPath:DP|memRAM:part2|Q[3]            ; Clock      ; Clock    ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 150.99 MHz ( period = 6.623 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4]  ; dataPath:DP|memRAM:part2|Q[5]            ; Clock      ; Clock    ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.17 MHz ( period = 6.615 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[7]            ; Clock      ; Clock    ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 151.24 MHz ( period = 6.612 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[30][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.24 MHz ( period = 6.612 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[30][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.24 MHz ( period = 6.612 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[30][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.24 MHz ( period = 6.612 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[30][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.24 MHz ( period = 6.612 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[30][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.24 MHz ( period = 6.612 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[30][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.24 MHz ( period = 6.612 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[30][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.38 MHz ( period = 6.606 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[1]            ; Clock      ; Clock    ; None                        ; None                      ; 6.356 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; dataPath:DP|memRAM:part2|Q[2]            ; Clock      ; Clock    ; None                        ; None                      ; 6.367 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][1]  ; Clock      ; Clock    ; None                        ; None                      ; 6.359 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2]  ; dataPath:DP|memRAM:part2|Q[1]            ; Clock      ; Clock    ; None                        ; None                      ; 6.351 ns                ;
; N/A                                     ; 151.54 MHz ( period = 6.599 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[1] ; dataPath:DP|memRAM:part2|Q[6]            ; Clock      ; Clock    ; None                        ; None                      ; 6.359 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[12][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[12][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[12][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[12][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[12][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[12][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[12][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[12][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 151.65 MHz ( period = 6.594 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; dataPath:DP|memRAM:part2|Q[5]            ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[6][5]  ; Clock      ; Clock    ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[6][6]  ; Clock      ; Clock    ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[6][0]  ; Clock      ; Clock    ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[6][2]  ; Clock      ; Clock    ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[6][4]  ; Clock      ; Clock    ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[6][3]  ; Clock      ; Clock    ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[6][1]  ; Clock      ; Clock    ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 151.88 MHz ( period = 6.584 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[6]            ; Clock      ; Clock    ; None                        ; None                      ; 6.339 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[22][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[22][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[22][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[22][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[22][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[22][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[22][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|REGISTER[22][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 152.44 MHz ( period = 6.560 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[8][1]  ; Clock      ; Clock    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[12][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[12][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[12][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[12][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[12][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[12][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[12][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[12][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 153.40 MHz ( period = 6.519 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[3] ; dataPath:DP|memRAM:part2|Q[2]            ; Clock      ; Clock    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][5]  ; Clock      ; Clock    ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][7]  ; Clock      ; Clock    ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][6]  ; Clock      ; Clock    ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][0]  ; Clock      ; Clock    ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][4]  ; Clock      ; Clock    ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][2]  ; Clock      ; Clock    ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[8][3]  ; Clock      ; Clock    ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 153.54 MHz ( period = 6.513 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[2] ; dataPath:DP|memRAM:part2|Q[0]            ; Clock      ; Clock    ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[13][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[13][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[13][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[13][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[13][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[13][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[13][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[13][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[29][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[29][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[29][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[29][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[29][4] ; Clock      ; Clock    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[29][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[29][1] ; Clock      ; Clock    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[29][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.99 MHz ( period = 6.494 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3]  ; dataPath:DP|memRAM:part2|Q[7]            ; Clock      ; Clock    ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1]  ; dataPath:DP|memRAM:part2|Q[5]            ; Clock      ; Clock    ; None                        ; None                      ; 6.242 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; dataPath:DP|memRAM:part2|REGISTER[2][4]                                       ; dataPath:DP|memRAM:part2|Q[4]            ; Clock      ; Clock    ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[16][5] ; Clock      ; Clock    ; None                        ; None                      ; 6.252 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[16][7] ; Clock      ; Clock    ; None                        ; None                      ; 6.252 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[16][6] ; Clock      ; Clock    ; None                        ; None                      ; 6.252 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[16][0] ; Clock      ; Clock    ; None                        ; None                      ; 6.252 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[16][2] ; Clock      ; Clock    ; None                        ; None                      ; 6.252 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; controlUnit:CU|state.decode                                                   ; dataPath:DP|memRAM:part2|REGISTER[16][3] ; Clock      ; Clock    ; None                        ; None                      ; 6.252 ns                ;
; N/A                                     ; 154.54 MHz ( period = 6.471 ns )                    ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[4] ; dataPath:DP|memRAM:part2|Q[4]            ; Clock      ; Clock    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 154.56 MHz ( period = 6.470 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[8][4]  ; Clock      ; Clock    ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 154.56 MHz ( period = 6.470 ns )                    ; controlUnit:CU|state.store                                                    ; dataPath:DP|memRAM:part2|REGISTER[8][2]  ; Clock      ; Clock    ; None                        ; None                      ; 6.232 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                               ;                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------+------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From ; To                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------+------------------------------------------+----------+
; N/A                                     ; None                                                ; 9.255 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][2]  ; Clock    ;
; N/A                                     ; None                                                ; 9.252 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][2]  ; Clock    ;
; N/A                                     ; None                                                ; 9.244 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[15][2] ; Clock    ;
; N/A                                     ; None                                                ; 8.715 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][3]  ; Clock    ;
; N/A                                     ; None                                                ; 8.708 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][1]  ; Clock    ;
; N/A                                     ; None                                                ; 8.684 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][5] ; Clock    ;
; N/A                                     ; None                                                ; 8.684 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][7] ; Clock    ;
; N/A                                     ; None                                                ; 8.684 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][6] ; Clock    ;
; N/A                                     ; None                                                ; 8.684 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][0] ; Clock    ;
; N/A                                     ; None                                                ; 8.684 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][4] ; Clock    ;
; N/A                                     ; None                                                ; 8.684 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][3] ; Clock    ;
; N/A                                     ; None                                                ; 8.684 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][1] ; Clock    ;
; N/A                                     ; None                                                ; 8.467 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[30][2] ; Clock    ;
; N/A                                     ; None                                                ; 8.420 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][0]  ; Clock    ;
; N/A                                     ; None                                                ; 8.414 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][0]  ; Clock    ;
; N/A                                     ; None                                                ; 8.365 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][3] ; Clock    ;
; N/A                                     ; None                                                ; 8.272 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][5]  ; Clock    ;
; N/A                                     ; None                                                ; 8.271 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][5] ; Clock    ;
; N/A                                     ; None                                                ; 8.209 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][2] ; Clock    ;
; N/A                                     ; None                                                ; 8.173 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][6]  ; Clock    ;
; N/A                                     ; None                                                ; 8.172 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][6] ; Clock    ;
; N/A                                     ; None                                                ; 8.153 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][1]  ; Clock    ;
; N/A                                     ; None                                                ; 8.141 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][1]  ; Clock    ;
; N/A                                     ; None                                                ; 8.140 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][1] ; Clock    ;
; N/A                                     ; None                                                ; 8.098 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][3] ; Clock    ;
; N/A                                     ; None                                                ; 8.094 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][1]  ; Clock    ;
; N/A                                     ; None                                                ; 8.081 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][5] ; Clock    ;
; N/A                                     ; None                                                ; 8.042 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][1] ; Clock    ;
; N/A                                     ; None                                                ; 8.039 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][3]  ; Clock    ;
; N/A                                     ; None                                                ; 7.999 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][1]  ; Clock    ;
; N/A                                     ; None                                                ; 7.943 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][0]  ; Clock    ;
; N/A                                     ; None                                                ; 7.895 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][5]  ; Clock    ;
; N/A                                     ; None                                                ; 7.895 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][7]  ; Clock    ;
; N/A                                     ; None                                                ; 7.895 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.895 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][0]  ; Clock    ;
; N/A                                     ; None                                                ; 7.895 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][4]  ; Clock    ;
; N/A                                     ; None                                                ; 7.895 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.895 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[8][3]  ; Clock    ;
; N/A                                     ; None                                                ; 7.887 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.885 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][5]  ; Clock    ;
; N/A                                     ; None                                                ; 7.885 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][7]  ; Clock    ;
; N/A                                     ; None                                                ; 7.885 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.885 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][4]  ; Clock    ;
; N/A                                     ; None                                                ; 7.885 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.885 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[0][1]  ; Clock    ;
; N/A                                     ; None                                                ; 7.869 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][5]  ; Clock    ;
; N/A                                     ; None                                                ; 7.869 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.869 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][7]  ; Clock    ;
; N/A                                     ; None                                                ; 7.869 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][4]  ; Clock    ;
; N/A                                     ; None                                                ; 7.869 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.869 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[4][1]  ; Clock    ;
; N/A                                     ; None                                                ; 7.856 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.826 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.826 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.826 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.826 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.826 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.826 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.826 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.826 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[14][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.802 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.755 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.714 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.714 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][4]  ; Clock    ;
; N/A                                     ; None                                                ; 7.658 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][3]  ; Clock    ;
; N/A                                     ; None                                                ; 7.642 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.600 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.574 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][5]  ; Clock    ;
; N/A                                     ; None                                                ; 7.562 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][5]  ; Clock    ;
; N/A                                     ; None                                                ; 7.562 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][7]  ; Clock    ;
; N/A                                     ; None                                                ; 7.562 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.562 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[3][4]  ; Clock    ;
; N/A                                     ; None                                                ; 7.527 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.525 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.502 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.502 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.502 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.502 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.502 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.502 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.502 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[12][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.491 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.491 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.491 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.482 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.482 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.482 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.482 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.482 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.482 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.482 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.482 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[26][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.480 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][3]  ; Clock    ;
; N/A                                     ; None                                                ; 7.459 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][3]  ; Clock    ;
; N/A                                     ; None                                                ; 7.445 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[19][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.445 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[19][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.445 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[19][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.445 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[19][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.445 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[19][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.445 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[19][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.445 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[19][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.445 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[19][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.425 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.409 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][1]  ; Clock    ;
; N/A                                     ; None                                                ; 7.409 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][1]  ; Clock    ;
; N/A                                     ; None                                                ; 7.396 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[15][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.395 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.385 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][7]  ; Clock    ;
; N/A                                     ; None                                                ; 7.385 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.385 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][0]  ; Clock    ;
; N/A                                     ; None                                                ; 7.385 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[1][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.377 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.368 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][3]  ; Clock    ;
; N/A                                     ; None                                                ; 7.365 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][3]  ; Clock    ;
; N/A                                     ; None                                                ; 7.320 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][5]  ; Clock    ;
; N/A                                     ; None                                                ; 7.320 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.320 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][0]  ; Clock    ;
; N/A                                     ; None                                                ; 7.320 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.320 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[2][4]  ; Clock    ;
; N/A                                     ; None                                                ; 7.314 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.314 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.314 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.314 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.314 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.314 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[10][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.310 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][3]  ; Clock    ;
; N/A                                     ; None                                                ; 7.309 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.306 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.306 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.306 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.306 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.306 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.306 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[13][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.277 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][2]  ; Clock    ;
; N/A                                     ; None                                                ; 7.241 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.241 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.241 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.241 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.241 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.241 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.241 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.241 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[20][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.236 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[16][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.229 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][0]  ; Clock    ;
; N/A                                     ; None                                                ; 7.217 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.210 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][6]  ; Clock    ;
; N/A                                     ; None                                                ; 7.207 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[15][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.204 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.204 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.204 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.204 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.204 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.204 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.204 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.204 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[29][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.200 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.200 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.200 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.200 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.200 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.200 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.200 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.200 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[24][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.189 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[17][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.161 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.161 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.161 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.161 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][0] ; Clock    ;
; N/A                                     ; None                                                ; 7.161 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.161 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][1] ; Clock    ;
; N/A                                     ; None                                                ; 7.161 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][2] ; Clock    ;
; N/A                                     ; None                                                ; 7.161 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[21][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.098 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[15][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.096 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][4] ; Clock    ;
; N/A                                     ; None                                                ; 7.079 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[7][4]  ; Clock    ;
; N/A                                     ; None                                                ; 7.077 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.018 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][5] ; Clock    ;
; N/A                                     ; None                                                ; 7.018 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][7] ; Clock    ;
; N/A                                     ; None                                                ; 7.018 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][6] ; Clock    ;
; N/A                                     ; None                                                ; 7.018 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][3] ; Clock    ;
; N/A                                     ; None                                                ; 7.018 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[31][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.999 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[9][7]  ; Clock    ;
; N/A                                     ; None                                                ; 6.981 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[5][7]  ; Clock    ;
; N/A                                     ; None                                                ; 6.970 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[15][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.970 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[15][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.970 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[15][3] ; Clock    ;
; N/A                                     ; None                                                ; 6.970 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[15][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.960 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][5]  ; Clock    ;
; N/A                                     ; None                                                ; 6.960 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][0]  ; Clock    ;
; N/A                                     ; None                                                ; 6.960 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][2]  ; Clock    ;
; N/A                                     ; None                                                ; 6.960 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[6][4]  ; Clock    ;
; N/A                                     ; None                                                ; 6.952 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.952 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][7] ; Clock    ;
; N/A                                     ; None                                                ; 6.952 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][0] ; Clock    ;
; N/A                                     ; None                                                ; 6.952 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][4] ; Clock    ;
; N/A                                     ; None                                                ; 6.952 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[11][1] ; Clock    ;
; N/A                                     ; None                                                ; 6.945 ns   ; In   ; dataPath:DP|memRAM:part2|Q[2]            ; Clock    ;
; N/A                                     ; None                                                ; 6.909 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[18][6] ; Clock    ;
; N/A                                     ; None                                                ; 6.909 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[18][5] ; Clock    ;
; N/A                                     ; None                                                ; 6.909 ns   ; In   ; dataPath:DP|memRAM:part2|REGISTER[18][7] ; Clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;      ;                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------+------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                        ;
+-------+--------------+------------+-------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                          ; To        ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 9.902 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]           ; Output[6] ; Clock      ;
; N/A   ; None         ; 9.136 ns   ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[7] ; IR[2]     ; Clock      ;
; N/A   ; None         ; 8.899 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]           ; Output[4] ; Clock      ;
; N/A   ; None         ; 8.574 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3]           ; Output[3] ; Clock      ;
; N/A   ; None         ; 8.573 ns   ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[6] ; IR[1]     ; Clock      ;
; N/A   ; None         ; 8.472 ns   ; controlUnit:CU|state.halt                                                     ; Halt      ; Clock      ;
; N/A   ; None         ; 8.096 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[2]           ; Output[2] ; Clock      ;
; N/A   ; None         ; 7.894 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5]           ; Output[5] ; Clock      ;
; N/A   ; None         ; 7.697 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[7]           ; Output[7] ; Clock      ;
; N/A   ; None         ; 7.638 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[1]           ; Output[1] ; Clock      ;
; N/A   ; None         ; 7.269 ns   ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]           ; Output[0] ; Clock      ;
; N/A   ; None         ; 7.268 ns   ; dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[5] ; IR[0]     ; Clock      ;
+-------+--------------+------------+-------------------------------------------------------------------------------+-----------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -3.693 ns ; Enter    ; controlUnit:CU|state.Input                                          ; Clock    ;
; N/A                                     ; None                                                ; -4.086 ns ; Enter    ; controlUnit:CU|state.start                                          ; Clock    ;
; N/A                                     ; None                                                ; -4.445 ns ; Input[5] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] ; Clock    ;
; N/A                                     ; None                                                ; -4.502 ns ; Input[2] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[2] ; Clock    ;
; N/A                                     ; None                                                ; -4.526 ns ; Input[3] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] ; Clock    ;
; N/A                                     ; None                                                ; -4.634 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -4.641 ns ; Input[1] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[1] ; Clock    ;
; N/A                                     ; None                                                ; -4.695 ns ; Input[0] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] ; Clock    ;
; N/A                                     ; None                                                ; -4.906 ns ; Input[6] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] ; Clock    ;
; N/A                                     ; None                                                ; -5.036 ns ; Input[4] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] ; Clock    ;
; N/A                                     ; None                                                ; -5.102 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.104 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.151 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.151 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.151 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.373 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.397 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.441 ns ; In       ; dataPath:DP|memRAM:part2|Q[7]                                       ; Clock    ;
; N/A                                     ; None                                                ; -5.441 ns ; In       ; dataPath:DP|memRAM:part2|Q[6]                                       ; Clock    ;
; N/A                                     ; None                                                ; -5.472 ns ; Input[7] ; dataPath:DP|instructionSetOperation:part3|register:ARegister|out[7] ; Clock    ;
; N/A                                     ; None                                                ; -5.475 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.476 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.477 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.478 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.511 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.744 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.754 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -5.761 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.850 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.918 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -5.973 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.093 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.106 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.125 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.142 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.174 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[7][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.217 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.226 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.262 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.284 ns ; In       ; dataPath:DP|memRAM:part2|Q[5]                                       ; Clock    ;
; N/A                                     ; None                                                ; -6.284 ns ; In       ; dataPath:DP|memRAM:part2|Q[1]                                       ; Clock    ;
; N/A                                     ; None                                                ; -6.302 ns ; In       ; dataPath:DP|memRAM:part2|Q[0]                                       ; Clock    ;
; N/A                                     ; None                                                ; -6.303 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.305 ns ; In       ; dataPath:DP|memRAM:part2|Q[4]                                       ; Clock    ;
; N/A                                     ; None                                                ; -6.339 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.339 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.339 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.339 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.339 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.339 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[5][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.353 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.368 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[27][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.368 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[27][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.368 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[27][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.368 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[27][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.368 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[27][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.368 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[27][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.368 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[27][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.368 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[27][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.376 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.376 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.376 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.376 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.376 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.376 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.376 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.376 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[22][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.378 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[1][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.387 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.387 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.387 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.387 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.387 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.387 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.387 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.387 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[23][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.402 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.402 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.402 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.402 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.402 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.402 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.402 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[9][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.421 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.424 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.445 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.445 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.458 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.458 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.490 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.493 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[17][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.503 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.503 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.520 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.520 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.520 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.520 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.520 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.520 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.520 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.520 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[28][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.530 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.531 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.531 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.533 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.533 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.556 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.558 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.569 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.581 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.595 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[1][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.602 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[16][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.629 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.634 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.635 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.639 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.647 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.647 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.647 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.647 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.647 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.647 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.647 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.647 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[25][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.648 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.648 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.651 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.660 ns ; In       ; dataPath:DP|memRAM:part2|Q[3]                                       ; Clock    ;
; N/A                                     ; None                                                ; -6.661 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.661 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.661 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.661 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.661 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.661 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.661 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.661 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[18][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.665 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.671 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.679 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[8][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.682 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.697 ns ; In       ; dataPath:DP|memRAM:part2|Q[2]                                       ; Clock    ;
; N/A                                     ; None                                                ; -6.704 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.704 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.704 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[11][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.709 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[30][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.710 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[8][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.712 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][6]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.712 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[1][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.712 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.712 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[6][1]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.722 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.722 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.722 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.722 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.722 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[15][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.734 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[13][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.760 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.760 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.770 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.770 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.770 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[31][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.772 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.772 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[8][0]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.901 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[8][3]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.904 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[10][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.905 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[4][7]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.908 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[0][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.911 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.913 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[21][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.913 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[21][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.913 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[21][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.913 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[21][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.913 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[21][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.913 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[21][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.913 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[21][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.913 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[21][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.914 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.917 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.939 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][5]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.941 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[17][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.947 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[14][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.948 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[12][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.952 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][5]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.952 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][7]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.952 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][6]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.952 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][4]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.952 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][0]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.952 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][2]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.952 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[3][4]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.952 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][3]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.952 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[24][1]                            ; Clock    ;
; N/A                                     ; None                                                ; -6.954 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[2][2]                             ; Clock    ;
; N/A                                     ; None                                                ; -6.956 ns ; In       ; dataPath:DP|memRAM:part2|REGISTER[29][6]                            ; Clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Dec 17 18:01:55 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 132.91 MHz between source register "controlUnit:CU|state.decode" and destination register "dataPath:DP|memRAM:part2|Q[6]" (period= 7.524 ns)
    Info: + Longest register to register delay is 7.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y25_N17; Fanout = 14; REG Node = 'controlUnit:CU|state.decode'
        Info: 2: + IC(0.408 ns) + CELL(0.545 ns) = 0.953 ns; Loc. = LCCOMB_X26_Y25_N22; Fanout = 79; COMB Node = 'dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[2]~1'
        Info: 3: + IC(2.035 ns) + CELL(0.544 ns) = 3.532 ns; Loc. = LCCOMB_X34_Y25_N2; Fanout = 1; COMB Node = 'dataPath:DP|memRAM:part2|Mux1~10'
        Info: 4: + IC(1.360 ns) + CELL(0.178 ns) = 5.070 ns; Loc. = LCCOMB_X33_Y25_N16; Fanout = 1; COMB Node = 'dataPath:DP|memRAM:part2|Mux1~11'
        Info: 5: + IC(1.174 ns) + CELL(0.322 ns) = 6.566 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 1; COMB Node = 'dataPath:DP|memRAM:part2|Mux1~19'
        Info: 6: + IC(0.303 ns) + CELL(0.319 ns) = 7.188 ns; Loc. = LCCOMB_X31_Y23_N10; Fanout = 1; COMB Node = 'dataPath:DP|memRAM:part2|Mux1~20'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 7.284 ns; Loc. = LCFF_X31_Y23_N11; Fanout = 4; REG Node = 'dataPath:DP|memRAM:part2|Q[6]'
        Info: Total cell delay = 2.004 ns ( 27.51 % )
        Info: Total interconnect delay = 5.280 ns ( 72.49 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.856 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X31_Y23_N11; Fanout = 4; REG Node = 'dataPath:DP|memRAM:part2|Q[6]'
            Info: Total cell delay = 1.628 ns ( 57.00 % )
            Info: Total interconnect delay = 1.228 ns ( 43.00 % )
        Info: - Longest clock path from clock "Clock" to source register is 2.857 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X26_Y25_N17; Fanout = 14; REG Node = 'controlUnit:CU|state.decode'
            Info: Total cell delay = 1.628 ns ( 56.98 % )
            Info: Total interconnect delay = 1.229 ns ( 43.02 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "dataPath:DP|memRAM:part2|REGISTER[3][2]" (data pin = "In", clock pin = "Clock") is 9.255 ns
    Info: + Longest pin to register delay is 12.153 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_U13; Fanout = 49; PIN Node = 'In'
        Info: 2: + IC(7.778 ns) + CELL(0.278 ns) = 8.899 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 15; COMB Node = 'dataPath:DP|memRAM:part2|REGISTER~44'
        Info: 3: + IC(2.841 ns) + CELL(0.413 ns) = 12.153 ns; Loc. = LCFF_X31_Y24_N17; Fanout = 1; REG Node = 'dataPath:DP|memRAM:part2|REGISTER[3][2]'
        Info: Total cell delay = 1.534 ns ( 12.62 % )
        Info: Total interconnect delay = 10.619 ns ( 87.38 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X31_Y24_N17; Fanout = 1; REG Node = 'dataPath:DP|memRAM:part2|REGISTER[3][2]'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
Info: tco from clock "Clock" to destination pin "Output[6]" through register "dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]" is 9.902 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X21_Y23_N3; Fanout = 19; REG Node = 'dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.770 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N3; Fanout = 19; REG Node = 'dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]'
        Info: 2: + IC(3.930 ns) + CELL(2.840 ns) = 6.770 ns; Loc. = PIN_J22; Fanout = 0; PIN Node = 'Output[6]'
        Info: Total cell delay = 2.840 ns ( 41.95 % )
        Info: Total interconnect delay = 3.930 ns ( 58.05 % )
Info: th for register "controlUnit:CU|state.Input" (data pin = "Enter", clock pin = "Clock") is -3.693 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X23_Y23_N1; Fanout = 12; REG Node = 'controlUnit:CU|state.Input'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_G20; Fanout = 2; PIN Node = 'Enter'
        Info: 2: + IC(5.706 ns) + CELL(0.178 ns) = 6.738 ns; Loc. = LCCOMB_X23_Y23_N0; Fanout = 1; COMB Node = 'controlUnit:CU|Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.834 ns; Loc. = LCFF_X23_Y23_N1; Fanout = 12; REG Node = 'controlUnit:CU|state.Input'
        Info: Total cell delay = 1.128 ns ( 16.51 % )
        Info: Total interconnect delay = 5.706 ns ( 83.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Thu Dec 17 18:01:55 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


