Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 22 15:37:59 2022
| Host         : DESKTOP-KD9BGR4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_synth_control_sets_placed.rpt
| Design       : uart_synth
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              94 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | uart/tx/s_s_next                                  | btnC_IBUF        |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | uart/rx/s_s_next                                  | btnC_IBUF        |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | uart/tx/s_b_next_0                                | btnC_IBUF        |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart/rx/s_b_next                                  | btnC_IBUF        |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | dbL/rising/s_wr_en                                |                  |                2 |             12 |         6.00 |
|  CLK100MHZ_IBUF_BUFG | uart/baud_gen/FSM_sequential_s_state_reg_reg[1]_0 |                  |                2 |             12 |         6.00 |
|  CLK100MHZ_IBUF_BUFG |                                                   | btnC_IBUF        |               28 |             94 |         3.36 |
+----------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+


