
mcu-demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088e4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  080089a0  080089a0  000189a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c40  08008c40  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08008c40  08008c40  00018c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c48  08008c48  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c48  08008c48  00018c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c4c  08008c4c  00018c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08008c50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  20000060  08008cb0  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  08008cb0  000204f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017ae5  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f82  00000000  00000000  00037bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001520  00000000  00000000  0003ab38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001098  00000000  00000000  0003c058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b179  00000000  00000000  0003d0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f5b  00000000  00000000  00058269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aeea4  00000000  00000000  000721c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005284  00000000  00000000  00121068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001262ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000060 	.word	0x20000060
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08008988 	.word	0x08008988

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000064 	.word	0x20000064
 8000100:	08008988 	.word	0x08008988

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_uldivmod>:
 8000428:	2b00      	cmp	r3, #0
 800042a:	d111      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 800042c:	2a00      	cmp	r2, #0
 800042e:	d10f      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 8000430:	2900      	cmp	r1, #0
 8000432:	d100      	bne.n	8000436 <__aeabi_uldivmod+0xe>
 8000434:	2800      	cmp	r0, #0
 8000436:	d002      	beq.n	800043e <__aeabi_uldivmod+0x16>
 8000438:	2100      	movs	r1, #0
 800043a:	43c9      	mvns	r1, r1
 800043c:	0008      	movs	r0, r1
 800043e:	b407      	push	{r0, r1, r2}
 8000440:	4802      	ldr	r0, [pc, #8]	; (800044c <__aeabi_uldivmod+0x24>)
 8000442:	a102      	add	r1, pc, #8	; (adr r1, 800044c <__aeabi_uldivmod+0x24>)
 8000444:	1840      	adds	r0, r0, r1
 8000446:	9002      	str	r0, [sp, #8]
 8000448:	bd03      	pop	{r0, r1, pc}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	ffffffd9 	.word	0xffffffd9
 8000450:	b403      	push	{r0, r1}
 8000452:	4668      	mov	r0, sp
 8000454:	b501      	push	{r0, lr}
 8000456:	9802      	ldr	r0, [sp, #8]
 8000458:	f000 f806 	bl	8000468 <__udivmoddi4>
 800045c:	9b01      	ldr	r3, [sp, #4]
 800045e:	469e      	mov	lr, r3
 8000460:	b002      	add	sp, #8
 8000462:	bc0c      	pop	{r2, r3}
 8000464:	4770      	bx	lr
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__udivmoddi4>:
 8000468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046a:	4657      	mov	r7, sl
 800046c:	464e      	mov	r6, r9
 800046e:	4645      	mov	r5, r8
 8000470:	46de      	mov	lr, fp
 8000472:	b5e0      	push	{r5, r6, r7, lr}
 8000474:	0004      	movs	r4, r0
 8000476:	000d      	movs	r5, r1
 8000478:	4692      	mov	sl, r2
 800047a:	4699      	mov	r9, r3
 800047c:	b083      	sub	sp, #12
 800047e:	428b      	cmp	r3, r1
 8000480:	d830      	bhi.n	80004e4 <__udivmoddi4+0x7c>
 8000482:	d02d      	beq.n	80004e0 <__udivmoddi4+0x78>
 8000484:	4649      	mov	r1, r9
 8000486:	4650      	mov	r0, sl
 8000488:	f000 f8ba 	bl	8000600 <__clzdi2>
 800048c:	0029      	movs	r1, r5
 800048e:	0006      	movs	r6, r0
 8000490:	0020      	movs	r0, r4
 8000492:	f000 f8b5 	bl	8000600 <__clzdi2>
 8000496:	1a33      	subs	r3, r6, r0
 8000498:	4698      	mov	r8, r3
 800049a:	3b20      	subs	r3, #32
 800049c:	d434      	bmi.n	8000508 <__udivmoddi4+0xa0>
 800049e:	469b      	mov	fp, r3
 80004a0:	4653      	mov	r3, sl
 80004a2:	465a      	mov	r2, fp
 80004a4:	4093      	lsls	r3, r2
 80004a6:	4642      	mov	r2, r8
 80004a8:	001f      	movs	r7, r3
 80004aa:	4653      	mov	r3, sl
 80004ac:	4093      	lsls	r3, r2
 80004ae:	001e      	movs	r6, r3
 80004b0:	42af      	cmp	r7, r5
 80004b2:	d83b      	bhi.n	800052c <__udivmoddi4+0xc4>
 80004b4:	42af      	cmp	r7, r5
 80004b6:	d100      	bne.n	80004ba <__udivmoddi4+0x52>
 80004b8:	e079      	b.n	80005ae <__udivmoddi4+0x146>
 80004ba:	465b      	mov	r3, fp
 80004bc:	1ba4      	subs	r4, r4, r6
 80004be:	41bd      	sbcs	r5, r7
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	da00      	bge.n	80004c6 <__udivmoddi4+0x5e>
 80004c4:	e076      	b.n	80005b4 <__udivmoddi4+0x14c>
 80004c6:	2200      	movs	r2, #0
 80004c8:	2300      	movs	r3, #0
 80004ca:	9200      	str	r2, [sp, #0]
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	2301      	movs	r3, #1
 80004d0:	465a      	mov	r2, fp
 80004d2:	4093      	lsls	r3, r2
 80004d4:	9301      	str	r3, [sp, #4]
 80004d6:	2301      	movs	r3, #1
 80004d8:	4642      	mov	r2, r8
 80004da:	4093      	lsls	r3, r2
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	e029      	b.n	8000534 <__udivmoddi4+0xcc>
 80004e0:	4282      	cmp	r2, r0
 80004e2:	d9cf      	bls.n	8000484 <__udivmoddi4+0x1c>
 80004e4:	2200      	movs	r2, #0
 80004e6:	2300      	movs	r3, #0
 80004e8:	9200      	str	r2, [sp, #0]
 80004ea:	9301      	str	r3, [sp, #4]
 80004ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <__udivmoddi4+0x8e>
 80004f2:	601c      	str	r4, [r3, #0]
 80004f4:	605d      	str	r5, [r3, #4]
 80004f6:	9800      	ldr	r0, [sp, #0]
 80004f8:	9901      	ldr	r1, [sp, #4]
 80004fa:	b003      	add	sp, #12
 80004fc:	bcf0      	pop	{r4, r5, r6, r7}
 80004fe:	46bb      	mov	fp, r7
 8000500:	46b2      	mov	sl, r6
 8000502:	46a9      	mov	r9, r5
 8000504:	46a0      	mov	r8, r4
 8000506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000508:	4642      	mov	r2, r8
 800050a:	469b      	mov	fp, r3
 800050c:	2320      	movs	r3, #32
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	4652      	mov	r2, sl
 8000512:	40da      	lsrs	r2, r3
 8000514:	4641      	mov	r1, r8
 8000516:	0013      	movs	r3, r2
 8000518:	464a      	mov	r2, r9
 800051a:	408a      	lsls	r2, r1
 800051c:	0017      	movs	r7, r2
 800051e:	4642      	mov	r2, r8
 8000520:	431f      	orrs	r7, r3
 8000522:	4653      	mov	r3, sl
 8000524:	4093      	lsls	r3, r2
 8000526:	001e      	movs	r6, r3
 8000528:	42af      	cmp	r7, r5
 800052a:	d9c3      	bls.n	80004b4 <__udivmoddi4+0x4c>
 800052c:	2200      	movs	r2, #0
 800052e:	2300      	movs	r3, #0
 8000530:	9200      	str	r2, [sp, #0]
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	4643      	mov	r3, r8
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0d8      	beq.n	80004ec <__udivmoddi4+0x84>
 800053a:	07fb      	lsls	r3, r7, #31
 800053c:	0872      	lsrs	r2, r6, #1
 800053e:	431a      	orrs	r2, r3
 8000540:	4646      	mov	r6, r8
 8000542:	087b      	lsrs	r3, r7, #1
 8000544:	e00e      	b.n	8000564 <__udivmoddi4+0xfc>
 8000546:	42ab      	cmp	r3, r5
 8000548:	d101      	bne.n	800054e <__udivmoddi4+0xe6>
 800054a:	42a2      	cmp	r2, r4
 800054c:	d80c      	bhi.n	8000568 <__udivmoddi4+0x100>
 800054e:	1aa4      	subs	r4, r4, r2
 8000550:	419d      	sbcs	r5, r3
 8000552:	2001      	movs	r0, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2100      	movs	r1, #0
 800055a:	3e01      	subs	r6, #1
 800055c:	1824      	adds	r4, r4, r0
 800055e:	414d      	adcs	r5, r1
 8000560:	2e00      	cmp	r6, #0
 8000562:	d006      	beq.n	8000572 <__udivmoddi4+0x10a>
 8000564:	42ab      	cmp	r3, r5
 8000566:	d9ee      	bls.n	8000546 <__udivmoddi4+0xde>
 8000568:	3e01      	subs	r6, #1
 800056a:	1924      	adds	r4, r4, r4
 800056c:	416d      	adcs	r5, r5
 800056e:	2e00      	cmp	r6, #0
 8000570:	d1f8      	bne.n	8000564 <__udivmoddi4+0xfc>
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	465b      	mov	r3, fp
 8000578:	1900      	adds	r0, r0, r4
 800057a:	4169      	adcs	r1, r5
 800057c:	2b00      	cmp	r3, #0
 800057e:	db24      	blt.n	80005ca <__udivmoddi4+0x162>
 8000580:	002b      	movs	r3, r5
 8000582:	465a      	mov	r2, fp
 8000584:	4644      	mov	r4, r8
 8000586:	40d3      	lsrs	r3, r2
 8000588:	002a      	movs	r2, r5
 800058a:	40e2      	lsrs	r2, r4
 800058c:	001c      	movs	r4, r3
 800058e:	465b      	mov	r3, fp
 8000590:	0015      	movs	r5, r2
 8000592:	2b00      	cmp	r3, #0
 8000594:	db2a      	blt.n	80005ec <__udivmoddi4+0x184>
 8000596:	0026      	movs	r6, r4
 8000598:	409e      	lsls	r6, r3
 800059a:	0033      	movs	r3, r6
 800059c:	0026      	movs	r6, r4
 800059e:	4647      	mov	r7, r8
 80005a0:	40be      	lsls	r6, r7
 80005a2:	0032      	movs	r2, r6
 80005a4:	1a80      	subs	r0, r0, r2
 80005a6:	4199      	sbcs	r1, r3
 80005a8:	9000      	str	r0, [sp, #0]
 80005aa:	9101      	str	r1, [sp, #4]
 80005ac:	e79e      	b.n	80004ec <__udivmoddi4+0x84>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d8bc      	bhi.n	800052c <__udivmoddi4+0xc4>
 80005b2:	e782      	b.n	80004ba <__udivmoddi4+0x52>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	2100      	movs	r1, #0
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	2200      	movs	r2, #0
 80005be:	9100      	str	r1, [sp, #0]
 80005c0:	9201      	str	r2, [sp, #4]
 80005c2:	2201      	movs	r2, #1
 80005c4:	40da      	lsrs	r2, r3
 80005c6:	9201      	str	r2, [sp, #4]
 80005c8:	e785      	b.n	80004d6 <__udivmoddi4+0x6e>
 80005ca:	4642      	mov	r2, r8
 80005cc:	2320      	movs	r3, #32
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	002a      	movs	r2, r5
 80005d2:	4646      	mov	r6, r8
 80005d4:	409a      	lsls	r2, r3
 80005d6:	0023      	movs	r3, r4
 80005d8:	40f3      	lsrs	r3, r6
 80005da:	4644      	mov	r4, r8
 80005dc:	4313      	orrs	r3, r2
 80005de:	002a      	movs	r2, r5
 80005e0:	40e2      	lsrs	r2, r4
 80005e2:	001c      	movs	r4, r3
 80005e4:	465b      	mov	r3, fp
 80005e6:	0015      	movs	r5, r2
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	dad4      	bge.n	8000596 <__udivmoddi4+0x12e>
 80005ec:	4642      	mov	r2, r8
 80005ee:	002f      	movs	r7, r5
 80005f0:	2320      	movs	r3, #32
 80005f2:	0026      	movs	r6, r4
 80005f4:	4097      	lsls	r7, r2
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	40de      	lsrs	r6, r3
 80005fa:	003b      	movs	r3, r7
 80005fc:	4333      	orrs	r3, r6
 80005fe:	e7cd      	b.n	800059c <__udivmoddi4+0x134>

08000600 <__clzdi2>:
 8000600:	b510      	push	{r4, lr}
 8000602:	2900      	cmp	r1, #0
 8000604:	d103      	bne.n	800060e <__clzdi2+0xe>
 8000606:	f000 f807 	bl	8000618 <__clzsi2>
 800060a:	3020      	adds	r0, #32
 800060c:	e002      	b.n	8000614 <__clzdi2+0x14>
 800060e:	0008      	movs	r0, r1
 8000610:	f000 f802 	bl	8000618 <__clzsi2>
 8000614:	bd10      	pop	{r4, pc}
 8000616:	46c0      	nop			; (mov r8, r8)

08000618 <__clzsi2>:
 8000618:	211c      	movs	r1, #28
 800061a:	2301      	movs	r3, #1
 800061c:	041b      	lsls	r3, r3, #16
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0xe>
 8000622:	0c00      	lsrs	r0, r0, #16
 8000624:	3910      	subs	r1, #16
 8000626:	0a1b      	lsrs	r3, r3, #8
 8000628:	4298      	cmp	r0, r3
 800062a:	d301      	bcc.n	8000630 <__clzsi2+0x18>
 800062c:	0a00      	lsrs	r0, r0, #8
 800062e:	3908      	subs	r1, #8
 8000630:	091b      	lsrs	r3, r3, #4
 8000632:	4298      	cmp	r0, r3
 8000634:	d301      	bcc.n	800063a <__clzsi2+0x22>
 8000636:	0900      	lsrs	r0, r0, #4
 8000638:	3904      	subs	r1, #4
 800063a:	a202      	add	r2, pc, #8	; (adr r2, 8000644 <__clzsi2+0x2c>)
 800063c:	5c10      	ldrb	r0, [r2, r0]
 800063e:	1840      	adds	r0, r0, r1
 8000640:	4770      	bx	lr
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	02020304 	.word	0x02020304
 8000648:	01010101 	.word	0x01010101
	...

08000654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065a:	f001 f9a1 	bl	80019a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065e:	f000 f8a7 	bl	80007b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000662:	f000 fb5b 	bl	8000d1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000666:	f000 fb0b 	bl	8000c80 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800066a:	f000 f8e9 	bl	8000840 <MX_ADC1_Init>
  MX_I2C1_Init();
 800066e:	f000 f94d 	bl	800090c <MX_I2C1_Init>
  MX_TIM2_Init();
 8000672:	f000 f98b 	bl	800098c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000676:	f000 f9dd 	bl	8000a34 <MX_TIM3_Init>
  MX_TIM6_Init();
 800067a:	f000 fa5d 	bl	8000b38 <MX_TIM6_Init>
  MX_TIM7_Init();
 800067e:	f000 fa99 	bl	8000bb4 <MX_TIM7_Init>
  MX_TIM14_Init();
 8000682:	f000 fad5 	bl	8000c30 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  // Enable the TIM2 peripheral
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000686:	4b40      	ldr	r3, [pc, #256]	; (8000788 <main+0x134>)
 8000688:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800068a:	4b3f      	ldr	r3, [pc, #252]	; (8000788 <main+0x134>)
 800068c:	2101      	movs	r1, #1
 800068e:	430a      	orrs	r2, r1
 8000690:	63da      	str	r2, [r3, #60]	; 0x3c
 8000692:	4b3d      	ldr	r3, [pc, #244]	; (8000788 <main+0x134>)
 8000694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000696:	2201      	movs	r2, #1
 8000698:	4013      	ands	r3, r2
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]

  // Enable the TIM6 peripheral
  __HAL_RCC_TIM6_CLK_ENABLE();
 800069e:	4b3a      	ldr	r3, [pc, #232]	; (8000788 <main+0x134>)
 80006a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006a2:	4b39      	ldr	r3, [pc, #228]	; (8000788 <main+0x134>)
 80006a4:	2110      	movs	r1, #16
 80006a6:	430a      	orrs	r2, r1
 80006a8:	63da      	str	r2, [r3, #60]	; 0x3c
 80006aa:	4b37      	ldr	r3, [pc, #220]	; (8000788 <main+0x134>)
 80006ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006ae:	2210      	movs	r2, #16
 80006b0:	4013      	ands	r3, r2
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	68bb      	ldr	r3, [r7, #8]

  // Enable the TIM7 peripheral
  __HAL_RCC_TIM7_CLK_ENABLE();
 80006b6:	4b34      	ldr	r3, [pc, #208]	; (8000788 <main+0x134>)
 80006b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006ba:	4b33      	ldr	r3, [pc, #204]	; (8000788 <main+0x134>)
 80006bc:	2120      	movs	r1, #32
 80006be:	430a      	orrs	r2, r1
 80006c0:	63da      	str	r2, [r3, #60]	; 0x3c
 80006c2:	4b31      	ldr	r3, [pc, #196]	; (8000788 <main+0x134>)
 80006c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006c6:	2220      	movs	r2, #32
 80006c8:	4013      	ands	r3, r2
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]

  // Enable the TIM14 peripheral
   __HAL_RCC_TIM14_CLK_ENABLE();
 80006ce:	4b2e      	ldr	r3, [pc, #184]	; (8000788 <main+0x134>)
 80006d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006d2:	4b2d      	ldr	r3, [pc, #180]	; (8000788 <main+0x134>)
 80006d4:	2180      	movs	r1, #128	; 0x80
 80006d6:	0209      	lsls	r1, r1, #8
 80006d8:	430a      	orrs	r2, r1
 80006da:	641a      	str	r2, [r3, #64]	; 0x40
 80006dc:	4b2a      	ldr	r3, [pc, #168]	; (8000788 <main+0x134>)
 80006de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006e0:	2380      	movs	r3, #128	; 0x80
 80006e2:	021b      	lsls	r3, r3, #8
 80006e4:	4013      	ands	r3, r2
 80006e6:	603b      	str	r3, [r7, #0]
 80006e8:	683b      	ldr	r3, [r7, #0]

  // Enable the peripheral IRQ for TIM2
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2100      	movs	r1, #0
 80006ee:	200f      	movs	r0, #15
 80006f0:	f002 f916 	bl	8002920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80006f4:	200f      	movs	r0, #15
 80006f6:	f002 f928 	bl	800294a <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM6
  HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2100      	movs	r1, #0
 80006fe:	2011      	movs	r0, #17
 8000700:	f002 f90e 	bl	8002920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8000704:	2011      	movs	r0, #17
 8000706:	f002 f920 	bl	800294a <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM7
  HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	2012      	movs	r0, #18
 8000710:	f002 f906 	bl	8002920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 8000714:	2012      	movs	r0, #18
 8000716:	f002 f918 	bl	800294a <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM14
  HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800071a:	2200      	movs	r2, #0
 800071c:	2100      	movs	r1, #0
 800071e:	2013      	movs	r0, #19
 8000720:	f002 f8fe 	bl	8002920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000724:	2013      	movs	r0, #19
 8000726:	f002 f910 	bl	800294a <HAL_NVIC_EnableIRQ>

  // Start the timers
  HAL_TIM_Base_Start_IT(&htim2);
 800072a:	4b18      	ldr	r3, [pc, #96]	; (800078c <main+0x138>)
 800072c:	0018      	movs	r0, r3
 800072e:	f003 ff75 	bl	800461c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8000732:	4b17      	ldr	r3, [pc, #92]	; (8000790 <main+0x13c>)
 8000734:	0018      	movs	r0, r3
 8000736:	f003 ff71 	bl	800461c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 800073a:	4b16      	ldr	r3, [pc, #88]	; (8000794 <main+0x140>)
 800073c:	0018      	movs	r0, r3
 800073e:	f003 ff6d 	bl	800461c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 8000742:	4b15      	ldr	r3, [pc, #84]	; (8000798 <main+0x144>)
 8000744:	0018      	movs	r0, r3
 8000746:	f003 ff69 	bl	800461c <HAL_TIM_Base_Start_IT>

  // Enable PWM on TIM3 (for motor control)
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800074a:	4b14      	ldr	r3, [pc, #80]	; (800079c <main+0x148>)
 800074c:	2100      	movs	r1, #0
 800074e:	0018      	movs	r0, r3
 8000750:	f004 f820 	bl	8004794 <HAL_TIM_PWM_Start>

  // I2C Display
  hardwareTestLCD();
 8000754:	f000 fbc2 	bl	8000edc <hardwareTestLCD>

  // Variables
  int servoAngle;
  int adcValue;
  stateTracker = 1;
 8000758:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <main+0x14c>)
 800075a:	2201      	movs	r2, #1
 800075c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Check UART Rx
	  // If "j" sent via UART, turn off UART transmissions
	  HAL_UART_Receive_IT(&huart2, msgRx, 1);
 800075e:	4911      	ldr	r1, [pc, #68]	; (80007a4 <main+0x150>)
 8000760:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <main+0x154>)
 8000762:	2201      	movs	r2, #1
 8000764:	0018      	movs	r0, r3
 8000766:	f005 f98f 	bl	8005a88 <HAL_UART_Receive_IT>

	  // Get potentiometer value
	  HAL_ADC_Start_IT(&hadc1);
 800076a:	4b10      	ldr	r3, [pc, #64]	; (80007ac <main+0x158>)
 800076c:	0018      	movs	r0, r3
 800076e:	f001 fd49 	bl	8002204 <HAL_ADC_Start_IT>
	  getPotValue();
 8000772:	f000 fb85 	bl	8000e80 <getPotValue>

	  // State Machine
	  stateMachineDecider();
 8000776:	f000 fc33 	bl	8000fe0 <stateMachineDecider>
	  stateMachineController(stateTracker);
 800077a:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <main+0x14c>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	0018      	movs	r0, r3
 8000780:	f000 fbf8 	bl	8000f74 <stateMachineController>
	  HAL_UART_Receive_IT(&huart2, msgRx, 1);
 8000784:	e7eb      	b.n	800075e <main+0x10a>
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	40021000 	.word	0x40021000
 800078c:	20000134 	.word	0x20000134
 8000790:	200001cc 	.word	0x200001cc
 8000794:	20000218 	.word	0x20000218
 8000798:	20000264 	.word	0x20000264
 800079c:	20000180 	.word	0x20000180
 80007a0:	200003a0 	.word	0x200003a0
 80007a4:	20000398 	.word	0x20000398
 80007a8:	200002b0 	.word	0x200002b0
 80007ac:	2000007c 	.word	0x2000007c

080007b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b0:	b590      	push	{r4, r7, lr}
 80007b2:	b093      	sub	sp, #76	; 0x4c
 80007b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b6:	2410      	movs	r4, #16
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	0018      	movs	r0, r3
 80007bc:	2338      	movs	r3, #56	; 0x38
 80007be:	001a      	movs	r2, r3
 80007c0:	2100      	movs	r1, #0
 80007c2:	f007 fc5b 	bl	800807c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c6:	003b      	movs	r3, r7
 80007c8:	0018      	movs	r0, r3
 80007ca:	2310      	movs	r3, #16
 80007cc:	001a      	movs	r2, r3
 80007ce:	2100      	movs	r1, #0
 80007d0:	f007 fc54 	bl	800807c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d4:	2380      	movs	r3, #128	; 0x80
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	0018      	movs	r0, r3
 80007da:	f002 ffff 	bl	80037dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007de:	193b      	adds	r3, r7, r4
 80007e0:	2202      	movs	r2, #2
 80007e2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	2280      	movs	r2, #128	; 0x80
 80007e8:	0052      	lsls	r2, r2, #1
 80007ea:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	2200      	movs	r2, #0
 80007f0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007f2:	193b      	adds	r3, r7, r4
 80007f4:	2240      	movs	r2, #64	; 0x40
 80007f6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	2200      	movs	r2, #0
 80007fc:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	0018      	movs	r0, r3
 8000802:	f003 f837 	bl	8003874 <HAL_RCC_OscConfig>
 8000806:	1e03      	subs	r3, r0, #0
 8000808:	d001      	beq.n	800080e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800080a:	f000 fe09 	bl	8001420 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080e:	003b      	movs	r3, r7
 8000810:	2207      	movs	r2, #7
 8000812:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000814:	003b      	movs	r3, r7
 8000816:	2200      	movs	r2, #0
 8000818:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081a:	003b      	movs	r3, r7
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000820:	003b      	movs	r3, r7
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000826:	003b      	movs	r3, r7
 8000828:	2100      	movs	r1, #0
 800082a:	0018      	movs	r0, r3
 800082c:	f003 fb3c 	bl	8003ea8 <HAL_RCC_ClockConfig>
 8000830:	1e03      	subs	r3, r0, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000834:	f000 fdf4 	bl	8001420 <Error_Handler>
  }
}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	b013      	add	sp, #76	; 0x4c
 800083e:	bd90      	pop	{r4, r7, pc}

08000840 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000846:	1d3b      	adds	r3, r7, #4
 8000848:	0018      	movs	r0, r3
 800084a:	230c      	movs	r3, #12
 800084c:	001a      	movs	r2, r3
 800084e:	2100      	movs	r1, #0
 8000850:	f007 fc14 	bl	800807c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000854:	4b2b      	ldr	r3, [pc, #172]	; (8000904 <MX_ADC1_Init+0xc4>)
 8000856:	4a2c      	ldr	r2, [pc, #176]	; (8000908 <MX_ADC1_Init+0xc8>)
 8000858:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800085a:	4b2a      	ldr	r3, [pc, #168]	; (8000904 <MX_ADC1_Init+0xc4>)
 800085c:	2280      	movs	r2, #128	; 0x80
 800085e:	05d2      	lsls	r2, r2, #23
 8000860:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000862:	4b28      	ldr	r3, [pc, #160]	; (8000904 <MX_ADC1_Init+0xc4>)
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000868:	4b26      	ldr	r3, [pc, #152]	; (8000904 <MX_ADC1_Init+0xc4>)
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800086e:	4b25      	ldr	r3, [pc, #148]	; (8000904 <MX_ADC1_Init+0xc4>)
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000874:	4b23      	ldr	r3, [pc, #140]	; (8000904 <MX_ADC1_Init+0xc4>)
 8000876:	2204      	movs	r2, #4
 8000878:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800087a:	4b22      	ldr	r3, [pc, #136]	; (8000904 <MX_ADC1_Init+0xc4>)
 800087c:	2200      	movs	r2, #0
 800087e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000880:	4b20      	ldr	r3, [pc, #128]	; (8000904 <MX_ADC1_Init+0xc4>)
 8000882:	2200      	movs	r2, #0
 8000884:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000886:	4b1f      	ldr	r3, [pc, #124]	; (8000904 <MX_ADC1_Init+0xc4>)
 8000888:	2201      	movs	r2, #1
 800088a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800088c:	4b1d      	ldr	r3, [pc, #116]	; (8000904 <MX_ADC1_Init+0xc4>)
 800088e:	2201      	movs	r2, #1
 8000890:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000892:	4b1c      	ldr	r3, [pc, #112]	; (8000904 <MX_ADC1_Init+0xc4>)
 8000894:	2200      	movs	r2, #0
 8000896:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000898:	4b1a      	ldr	r3, [pc, #104]	; (8000904 <MX_ADC1_Init+0xc4>)
 800089a:	2200      	movs	r2, #0
 800089c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800089e:	4b19      	ldr	r3, [pc, #100]	; (8000904 <MX_ADC1_Init+0xc4>)
 80008a0:	222c      	movs	r2, #44	; 0x2c
 80008a2:	2100      	movs	r1, #0
 80008a4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008a6:	4b17      	ldr	r3, [pc, #92]	; (8000904 <MX_ADC1_Init+0xc4>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80008ac:	4b15      	ldr	r3, [pc, #84]	; (8000904 <MX_ADC1_Init+0xc4>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80008b2:	4b14      	ldr	r3, [pc, #80]	; (8000904 <MX_ADC1_Init+0xc4>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80008b8:	4b12      	ldr	r3, [pc, #72]	; (8000904 <MX_ADC1_Init+0xc4>)
 80008ba:	223c      	movs	r2, #60	; 0x3c
 80008bc:	2100      	movs	r1, #0
 80008be:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80008c0:	4b10      	ldr	r3, [pc, #64]	; (8000904 <MX_ADC1_Init+0xc4>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008c6:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <MX_ADC1_Init+0xc4>)
 80008c8:	0018      	movs	r0, r3
 80008ca:	f001 fa5f 	bl	8001d8c <HAL_ADC_Init>
 80008ce:	1e03      	subs	r3, r0, #0
 80008d0:	d001      	beq.n	80008d6 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80008d2:	f000 fda5 	bl	8001420 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008d6:	1d3b      	adds	r3, r7, #4
 80008d8:	2201      	movs	r2, #1
 80008da:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2200      	movs	r2, #0
 80008e0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008e8:	1d3a      	adds	r2, r7, #4
 80008ea:	4b06      	ldr	r3, [pc, #24]	; (8000904 <MX_ADC1_Init+0xc4>)
 80008ec:	0011      	movs	r1, r2
 80008ee:	0018      	movs	r0, r3
 80008f0:	f001 fd0c 	bl	800230c <HAL_ADC_ConfigChannel>
 80008f4:	1e03      	subs	r3, r0, #0
 80008f6:	d001      	beq.n	80008fc <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 80008f8:	f000 fd92 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008fc:	46c0      	nop			; (mov r8, r8)
 80008fe:	46bd      	mov	sp, r7
 8000900:	b004      	add	sp, #16
 8000902:	bd80      	pop	{r7, pc}
 8000904:	2000007c 	.word	0x2000007c
 8000908:	40012400 	.word	0x40012400

0800090c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000910:	4b1b      	ldr	r3, [pc, #108]	; (8000980 <MX_I2C1_Init+0x74>)
 8000912:	4a1c      	ldr	r2, [pc, #112]	; (8000984 <MX_I2C1_Init+0x78>)
 8000914:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8000916:	4b1a      	ldr	r3, [pc, #104]	; (8000980 <MX_I2C1_Init+0x74>)
 8000918:	4a1b      	ldr	r2, [pc, #108]	; (8000988 <MX_I2C1_Init+0x7c>)
 800091a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800091c:	4b18      	ldr	r3, [pc, #96]	; (8000980 <MX_I2C1_Init+0x74>)
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000922:	4b17      	ldr	r3, [pc, #92]	; (8000980 <MX_I2C1_Init+0x74>)
 8000924:	2201      	movs	r2, #1
 8000926:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000928:	4b15      	ldr	r3, [pc, #84]	; (8000980 <MX_I2C1_Init+0x74>)
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800092e:	4b14      	ldr	r3, [pc, #80]	; (8000980 <MX_I2C1_Init+0x74>)
 8000930:	2200      	movs	r2, #0
 8000932:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000934:	4b12      	ldr	r3, [pc, #72]	; (8000980 <MX_I2C1_Init+0x74>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <MX_I2C1_Init+0x74>)
 800093c:	2200      	movs	r2, #0
 800093e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000940:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <MX_I2C1_Init+0x74>)
 8000942:	2200      	movs	r2, #0
 8000944:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000946:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <MX_I2C1_Init+0x74>)
 8000948:	0018      	movs	r0, r3
 800094a:	f002 faa1 	bl	8002e90 <HAL_I2C_Init>
 800094e:	1e03      	subs	r3, r0, #0
 8000950:	d001      	beq.n	8000956 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000952:	f000 fd65 	bl	8001420 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000956:	4b0a      	ldr	r3, [pc, #40]	; (8000980 <MX_I2C1_Init+0x74>)
 8000958:	2100      	movs	r1, #0
 800095a:	0018      	movs	r0, r3
 800095c:	f002 fea6 	bl	80036ac <HAL_I2CEx_ConfigAnalogFilter>
 8000960:	1e03      	subs	r3, r0, #0
 8000962:	d001      	beq.n	8000968 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000964:	f000 fd5c 	bl	8001420 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000968:	4b05      	ldr	r3, [pc, #20]	; (8000980 <MX_I2C1_Init+0x74>)
 800096a:	2100      	movs	r1, #0
 800096c:	0018      	movs	r0, r3
 800096e:	f002 fee9 	bl	8003744 <HAL_I2CEx_ConfigDigitalFilter>
 8000972:	1e03      	subs	r3, r0, #0
 8000974:	d001      	beq.n	800097a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000976:	f000 fd53 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	200000e0 	.word	0x200000e0
 8000984:	40005400 	.word	0x40005400
 8000988:	00303d5b 	.word	0x00303d5b

0800098c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b088      	sub	sp, #32
 8000990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000992:	2310      	movs	r3, #16
 8000994:	18fb      	adds	r3, r7, r3
 8000996:	0018      	movs	r0, r3
 8000998:	2310      	movs	r3, #16
 800099a:	001a      	movs	r2, r3
 800099c:	2100      	movs	r1, #0
 800099e:	f007 fb6d 	bl	800807c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	0018      	movs	r0, r3
 80009a6:	230c      	movs	r3, #12
 80009a8:	001a      	movs	r2, r3
 80009aa:	2100      	movs	r1, #0
 80009ac:	f007 fb66 	bl	800807c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009b0:	4b1e      	ldr	r3, [pc, #120]	; (8000a2c <MX_TIM2_Init+0xa0>)
 80009b2:	2280      	movs	r2, #128	; 0x80
 80009b4:	05d2      	lsls	r2, r2, #23
 80009b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 80009b8:	4b1c      	ldr	r3, [pc, #112]	; (8000a2c <MX_TIM2_Init+0xa0>)
 80009ba:	4a1d      	ldr	r2, [pc, #116]	; (8000a30 <MX_TIM2_Init+0xa4>)
 80009bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009be:	4b1b      	ldr	r3, [pc, #108]	; (8000a2c <MX_TIM2_Init+0xa0>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80009c4:	4b19      	ldr	r3, [pc, #100]	; (8000a2c <MX_TIM2_Init+0xa0>)
 80009c6:	4a1a      	ldr	r2, [pc, #104]	; (8000a30 <MX_TIM2_Init+0xa4>)
 80009c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ca:	4b18      	ldr	r3, [pc, #96]	; (8000a2c <MX_TIM2_Init+0xa0>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d0:	4b16      	ldr	r3, [pc, #88]	; (8000a2c <MX_TIM2_Init+0xa0>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009d6:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <MX_TIM2_Init+0xa0>)
 80009d8:	0018      	movs	r0, r3
 80009da:	f003 fdc7 	bl	800456c <HAL_TIM_Base_Init>
 80009de:	1e03      	subs	r3, r0, #0
 80009e0:	d001      	beq.n	80009e6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80009e2:	f000 fd1d 	bl	8001420 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009e6:	2110      	movs	r1, #16
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2280      	movs	r2, #128	; 0x80
 80009ec:	0152      	lsls	r2, r2, #5
 80009ee:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009f0:	187a      	adds	r2, r7, r1
 80009f2:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <MX_TIM2_Init+0xa0>)
 80009f4:	0011      	movs	r1, r2
 80009f6:	0018      	movs	r0, r3
 80009f8:	f004 f9be 	bl	8004d78 <HAL_TIM_ConfigClockSource>
 80009fc:	1e03      	subs	r3, r0, #0
 80009fe:	d001      	beq.n	8000a04 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000a00:	f000 fd0e 	bl	8001420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a04:	1d3b      	adds	r3, r7, #4
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a10:	1d3a      	adds	r2, r7, #4
 8000a12:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <MX_TIM2_Init+0xa0>)
 8000a14:	0011      	movs	r1, r2
 8000a16:	0018      	movs	r0, r3
 8000a18:	f004 feb6 	bl	8005788 <HAL_TIMEx_MasterConfigSynchronization>
 8000a1c:	1e03      	subs	r3, r0, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000a20:	f000 fcfe 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a24:	46c0      	nop			; (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	b008      	add	sp, #32
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	20000134 	.word	0x20000134
 8000a30:	000003e7 	.word	0x000003e7

08000a34 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08e      	sub	sp, #56	; 0x38
 8000a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a3a:	2328      	movs	r3, #40	; 0x28
 8000a3c:	18fb      	adds	r3, r7, r3
 8000a3e:	0018      	movs	r0, r3
 8000a40:	2310      	movs	r3, #16
 8000a42:	001a      	movs	r2, r3
 8000a44:	2100      	movs	r1, #0
 8000a46:	f007 fb19 	bl	800807c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a4a:	231c      	movs	r3, #28
 8000a4c:	18fb      	adds	r3, r7, r3
 8000a4e:	0018      	movs	r0, r3
 8000a50:	230c      	movs	r3, #12
 8000a52:	001a      	movs	r2, r3
 8000a54:	2100      	movs	r1, #0
 8000a56:	f007 fb11 	bl	800807c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a5a:	003b      	movs	r3, r7
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	231c      	movs	r3, #28
 8000a60:	001a      	movs	r2, r3
 8000a62:	2100      	movs	r1, #0
 8000a64:	f007 fb0a 	bl	800807c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a68:	4b30      	ldr	r3, [pc, #192]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000a6a:	4a31      	ldr	r2, [pc, #196]	; (8000b30 <MX_TIM3_Init+0xfc>)
 8000a6c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 319;
 8000a6e:	4b2f      	ldr	r3, [pc, #188]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000a70:	2240      	movs	r2, #64	; 0x40
 8000a72:	32ff      	adds	r2, #255	; 0xff
 8000a74:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a76:	4b2d      	ldr	r3, [pc, #180]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000a7c:	4b2b      	ldr	r3, [pc, #172]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000a7e:	4a2d      	ldr	r2, [pc, #180]	; (8000b34 <MX_TIM3_Init+0x100>)
 8000a80:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a82:	4b2a      	ldr	r3, [pc, #168]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a88:	4b28      	ldr	r3, [pc, #160]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a8e:	4b27      	ldr	r3, [pc, #156]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000a90:	0018      	movs	r0, r3
 8000a92:	f003 fd6b 	bl	800456c <HAL_TIM_Base_Init>
 8000a96:	1e03      	subs	r3, r0, #0
 8000a98:	d001      	beq.n	8000a9e <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8000a9a:	f000 fcc1 	bl	8001420 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a9e:	2128      	movs	r1, #40	; 0x28
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	2280      	movs	r2, #128	; 0x80
 8000aa4:	0152      	lsls	r2, r2, #5
 8000aa6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000aa8:	187a      	adds	r2, r7, r1
 8000aaa:	4b20      	ldr	r3, [pc, #128]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000aac:	0011      	movs	r1, r2
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f004 f962 	bl	8004d78 <HAL_TIM_ConfigClockSource>
 8000ab4:	1e03      	subs	r3, r0, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000ab8:	f000 fcb2 	bl	8001420 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000abc:	4b1b      	ldr	r3, [pc, #108]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f003 fe08 	bl	80046d4 <HAL_TIM_PWM_Init>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d001      	beq.n	8000acc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000ac8:	f000 fcaa 	bl	8001420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000acc:	211c      	movs	r1, #28
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ada:	187a      	adds	r2, r7, r1
 8000adc:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000ade:	0011      	movs	r1, r2
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f004 fe51 	bl	8005788 <HAL_TIMEx_MasterConfigSynchronization>
 8000ae6:	1e03      	subs	r3, r0, #0
 8000ae8:	d001      	beq.n	8000aee <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000aea:	f000 fc99 	bl	8001420 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000aee:	003b      	movs	r3, r7
 8000af0:	2260      	movs	r2, #96	; 0x60
 8000af2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000af4:	003b      	movs	r3, r7
 8000af6:	2200      	movs	r2, #0
 8000af8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000afa:	003b      	movs	r3, r7
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b00:	003b      	movs	r3, r7
 8000b02:	2200      	movs	r2, #0
 8000b04:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b06:	0039      	movs	r1, r7
 8000b08:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	f004 f833 	bl	8004b78 <HAL_TIM_PWM_ConfigChannel>
 8000b12:	1e03      	subs	r3, r0, #0
 8000b14:	d001      	beq.n	8000b1a <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8000b16:	f000 fc83 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b1a:	4b04      	ldr	r3, [pc, #16]	; (8000b2c <MX_TIM3_Init+0xf8>)
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f000 fde1 	bl	80016e4 <HAL_TIM_MspPostInit>

}
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	b00e      	add	sp, #56	; 0x38
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	20000180 	.word	0x20000180
 8000b30:	40000400 	.word	0x40000400
 8000b34:	000003e7 	.word	0x000003e7

08000b38 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b3e:	1d3b      	adds	r3, r7, #4
 8000b40:	0018      	movs	r0, r3
 8000b42:	230c      	movs	r3, #12
 8000b44:	001a      	movs	r2, r3
 8000b46:	2100      	movs	r1, #0
 8000b48:	f007 fa98 	bl	800807c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000b4c:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <MX_TIM6_Init+0x6c>)
 8000b4e:	4a16      	ldr	r2, [pc, #88]	; (8000ba8 <MX_TIM6_Init+0x70>)
 8000b50:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1999;
 8000b52:	4b14      	ldr	r3, [pc, #80]	; (8000ba4 <MX_TIM6_Init+0x6c>)
 8000b54:	4a15      	ldr	r2, [pc, #84]	; (8000bac <MX_TIM6_Init+0x74>)
 8000b56:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b58:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <MX_TIM6_Init+0x6c>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8000b5e:	4b11      	ldr	r3, [pc, #68]	; (8000ba4 <MX_TIM6_Init+0x6c>)
 8000b60:	4a13      	ldr	r2, [pc, #76]	; (8000bb0 <MX_TIM6_Init+0x78>)
 8000b62:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b64:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <MX_TIM6_Init+0x6c>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000b6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ba4 <MX_TIM6_Init+0x6c>)
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f003 fcfd 	bl	800456c <HAL_TIM_Base_Init>
 8000b72:	1e03      	subs	r3, r0, #0
 8000b74:	d001      	beq.n	8000b7a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000b76:	f000 fc53 	bl	8001420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000b86:	1d3a      	adds	r2, r7, #4
 8000b88:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <MX_TIM6_Init+0x6c>)
 8000b8a:	0011      	movs	r1, r2
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f004 fdfb 	bl	8005788 <HAL_TIMEx_MasterConfigSynchronization>
 8000b92:	1e03      	subs	r3, r0, #0
 8000b94:	d001      	beq.n	8000b9a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000b96:	f000 fc43 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b004      	add	sp, #16
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	200001cc 	.word	0x200001cc
 8000ba8:	40001000 	.word	0x40001000
 8000bac:	000007cf 	.word	0x000007cf
 8000bb0:	000003e7 	.word	0x000003e7

08000bb4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	230c      	movs	r3, #12
 8000bc0:	001a      	movs	r2, r3
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	f007 fa5a 	bl	800807c <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000bc8:	4b15      	ldr	r3, [pc, #84]	; (8000c20 <MX_TIM7_Init+0x6c>)
 8000bca:	4a16      	ldr	r2, [pc, #88]	; (8000c24 <MX_TIM7_Init+0x70>)
 8000bcc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 3332;
 8000bce:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <MX_TIM7_Init+0x6c>)
 8000bd0:	4a15      	ldr	r2, [pc, #84]	; (8000c28 <MX_TIM7_Init+0x74>)
 8000bd2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bd4:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <MX_TIM7_Init+0x6c>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <MX_TIM7_Init+0x6c>)
 8000bdc:	4a13      	ldr	r2, [pc, #76]	; (8000c2c <MX_TIM7_Init+0x78>)
 8000bde:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000be0:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <MX_TIM7_Init+0x6c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <MX_TIM7_Init+0x6c>)
 8000be8:	0018      	movs	r0, r3
 8000bea:	f003 fcbf 	bl	800456c <HAL_TIM_Base_Init>
 8000bee:	1e03      	subs	r3, r0, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000bf2:	f000 fc15 	bl	8001420 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bf6:	1d3b      	adds	r3, r7, #4
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bfc:	1d3b      	adds	r3, r7, #4
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000c02:	1d3a      	adds	r2, r7, #4
 8000c04:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <MX_TIM7_Init+0x6c>)
 8000c06:	0011      	movs	r1, r2
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f004 fdbd 	bl	8005788 <HAL_TIMEx_MasterConfigSynchronization>
 8000c0e:	1e03      	subs	r3, r0, #0
 8000c10:	d001      	beq.n	8000c16 <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 8000c12:	f000 fc05 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	b004      	add	sp, #16
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	20000218 	.word	0x20000218
 8000c24:	40001400 	.word	0x40001400
 8000c28:	00000d04 	.word	0x00000d04
 8000c2c:	000003e7 	.word	0x000003e7

08000c30 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000c34:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <MX_TIM14_Init+0x40>)
 8000c36:	4a0f      	ldr	r2, [pc, #60]	; (8000c74 <MX_TIM14_Init+0x44>)
 8000c38:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 7999;
 8000c3a:	4b0d      	ldr	r3, [pc, #52]	; (8000c70 <MX_TIM14_Init+0x40>)
 8000c3c:	4a0e      	ldr	r2, [pc, #56]	; (8000c78 <MX_TIM14_Init+0x48>)
 8000c3e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c40:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <MX_TIM14_Init+0x40>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 999;
 8000c46:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <MX_TIM14_Init+0x40>)
 8000c48:	4a0c      	ldr	r2, [pc, #48]	; (8000c7c <MX_TIM14_Init+0x4c>)
 8000c4a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c4c:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <MX_TIM14_Init+0x40>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c52:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <MX_TIM14_Init+0x40>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000c58:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <MX_TIM14_Init+0x40>)
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f003 fc86 	bl	800456c <HAL_TIM_Base_Init>
 8000c60:	1e03      	subs	r3, r0, #0
 8000c62:	d001      	beq.n	8000c68 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000c64:	f000 fbdc 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000c68:	46c0      	nop			; (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	20000264 	.word	0x20000264
 8000c74:	40002000 	.word	0x40002000
 8000c78:	00001f3f 	.word	0x00001f3f
 8000c7c:	000003e7 	.word	0x000003e7

08000c80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c84:	4b23      	ldr	r3, [pc, #140]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000c86:	4a24      	ldr	r2, [pc, #144]	; (8000d18 <MX_USART2_UART_Init+0x98>)
 8000c88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c8a:	4b22      	ldr	r3, [pc, #136]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000c8c:	22e1      	movs	r2, #225	; 0xe1
 8000c8e:	0252      	lsls	r2, r2, #9
 8000c90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c92:	4b20      	ldr	r3, [pc, #128]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c98:	4b1e      	ldr	r3, [pc, #120]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c9e:	4b1d      	ldr	r3, [pc, #116]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ca4:	4b1b      	ldr	r3, [pc, #108]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000ca6:	220c      	movs	r2, #12
 8000ca8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000caa:	4b1a      	ldr	r3, [pc, #104]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb0:	4b18      	ldr	r3, [pc, #96]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cb6:	4b17      	ldr	r3, [pc, #92]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cbc:	4b15      	ldr	r3, [pc, #84]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cc2:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cc8:	4b12      	ldr	r3, [pc, #72]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f004 fde2 	bl	8005894 <HAL_UART_Init>
 8000cd0:	1e03      	subs	r3, r0, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000cd4:	f000 fba4 	bl	8001420 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cd8:	4b0e      	ldr	r3, [pc, #56]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000cda:	2100      	movs	r1, #0
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f006 fe2f 	bl	8007940 <HAL_UARTEx_SetTxFifoThreshold>
 8000ce2:	1e03      	subs	r3, r0, #0
 8000ce4:	d001      	beq.n	8000cea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000ce6:	f000 fb9b 	bl	8001420 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cea:	4b0a      	ldr	r3, [pc, #40]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000cec:	2100      	movs	r1, #0
 8000cee:	0018      	movs	r0, r3
 8000cf0:	f006 fe66 	bl	80079c0 <HAL_UARTEx_SetRxFifoThreshold>
 8000cf4:	1e03      	subs	r3, r0, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000cf8:	f000 fb92 	bl	8001420 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cfc:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <MX_USART2_UART_Init+0x94>)
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f006 fde4 	bl	80078cc <HAL_UARTEx_DisableFifoMode>
 8000d04:	1e03      	subs	r3, r0, #0
 8000d06:	d001      	beq.n	8000d0c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000d08:	f000 fb8a 	bl	8001420 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d0c:	46c0      	nop			; (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	200002b0 	.word	0x200002b0
 8000d18:	40004400 	.word	0x40004400

08000d1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d1c:	b590      	push	{r4, r7, lr}
 8000d1e:	b08b      	sub	sp, #44	; 0x2c
 8000d20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d22:	2414      	movs	r4, #20
 8000d24:	193b      	adds	r3, r7, r4
 8000d26:	0018      	movs	r0, r3
 8000d28:	2314      	movs	r3, #20
 8000d2a:	001a      	movs	r2, r3
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	f007 f9a5 	bl	800807c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d32:	4b4f      	ldr	r3, [pc, #316]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d36:	4b4e      	ldr	r3, [pc, #312]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d38:	2104      	movs	r1, #4
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d3e:	4b4c      	ldr	r3, [pc, #304]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d42:	2204      	movs	r2, #4
 8000d44:	4013      	ands	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
 8000d48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d4a:	4b49      	ldr	r3, [pc, #292]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d4e:	4b48      	ldr	r3, [pc, #288]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d50:	2120      	movs	r1, #32
 8000d52:	430a      	orrs	r2, r1
 8000d54:	635a      	str	r2, [r3, #52]	; 0x34
 8000d56:	4b46      	ldr	r3, [pc, #280]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d5a:	2220      	movs	r2, #32
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d62:	4b43      	ldr	r3, [pc, #268]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d66:	4b42      	ldr	r3, [pc, #264]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d68:	2101      	movs	r1, #1
 8000d6a:	430a      	orrs	r2, r1
 8000d6c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d6e:	4b40      	ldr	r3, [pc, #256]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d72:	2201      	movs	r2, #1
 8000d74:	4013      	ands	r3, r2
 8000d76:	60bb      	str	r3, [r7, #8]
 8000d78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7a:	4b3d      	ldr	r3, [pc, #244]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d7e:	4b3c      	ldr	r3, [pc, #240]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d80:	2102      	movs	r1, #2
 8000d82:	430a      	orrs	r2, r1
 8000d84:	635a      	str	r2, [r3, #52]	; 0x34
 8000d86:	4b3a      	ldr	r3, [pc, #232]	; (8000e70 <MX_GPIO_Init+0x154>)
 8000d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000d92:	23a0      	movs	r3, #160	; 0xa0
 8000d94:	05db      	lsls	r3, r3, #23
 8000d96:	2200      	movs	r2, #0
 8000d98:	2120      	movs	r1, #32
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f002 f83f 	bl	8002e1e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 8000da0:	4934      	ldr	r1, [pc, #208]	; (8000e74 <MX_GPIO_Init+0x158>)
 8000da2:	4b35      	ldr	r3, [pc, #212]	; (8000e78 <MX_GPIO_Init+0x15c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	0018      	movs	r0, r3
 8000da8:	f002 f839 	bl	8002e1e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8000dac:	4b33      	ldr	r3, [pc, #204]	; (8000e7c <MX_GPIO_Init+0x160>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	2180      	movs	r1, #128	; 0x80
 8000db2:	0018      	movs	r0, r3
 8000db4:	f002 f833 	bl	8002e1e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_INPUT_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_INPUT_2_Pin;
 8000db8:	193b      	adds	r3, r7, r4
 8000dba:	2280      	movs	r2, #128	; 0x80
 8000dbc:	0192      	lsls	r2, r2, #6
 8000dbe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc0:	193b      	adds	r3, r7, r4
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dc6:	193b      	adds	r3, r7, r4
 8000dc8:	2201      	movs	r2, #1
 8000dca:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_INPUT_2_GPIO_Port, &GPIO_InitStruct);
 8000dcc:	193b      	adds	r3, r7, r4
 8000dce:	4a2b      	ldr	r2, [pc, #172]	; (8000e7c <MX_GPIO_Init+0x160>)
 8000dd0:	0019      	movs	r1, r3
 8000dd2:	0010      	movs	r0, r2
 8000dd4:	f001 fea2 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000dd8:	193b      	adds	r3, r7, r4
 8000dda:	2220      	movs	r2, #32
 8000ddc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dde:	193b      	adds	r3, r7, r4
 8000de0:	2201      	movs	r2, #1
 8000de2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	193b      	adds	r3, r7, r4
 8000de6:	2200      	movs	r2, #0
 8000de8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dea:	193b      	adds	r3, r7, r4
 8000dec:	2202      	movs	r2, #2
 8000dee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000df0:	193a      	adds	r2, r7, r4
 8000df2:	23a0      	movs	r3, #160	; 0xa0
 8000df4:	05db      	lsls	r3, r3, #23
 8000df6:	0011      	movs	r1, r2
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f001 fe8f 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_2_Pin LED_3_Pin */
  GPIO_InitStruct.Pin = LED_2_Pin|LED_3_Pin;
 8000dfe:	193b      	adds	r3, r7, r4
 8000e00:	4a1c      	ldr	r2, [pc, #112]	; (8000e74 <MX_GPIO_Init+0x158>)
 8000e02:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e04:	193b      	adds	r3, r7, r4
 8000e06:	2201      	movs	r2, #1
 8000e08:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	193b      	adds	r3, r7, r4
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e10:	193b      	adds	r3, r7, r4
 8000e12:	2200      	movs	r2, #0
 8000e14:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e16:	193b      	adds	r3, r7, r4
 8000e18:	4a17      	ldr	r2, [pc, #92]	; (8000e78 <MX_GPIO_Init+0x15c>)
 8000e1a:	0019      	movs	r1, r3
 8000e1c:	0010      	movs	r0, r2
 8000e1e:	f001 fe7d 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_1_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin;
 8000e22:	193b      	adds	r3, r7, r4
 8000e24:	2280      	movs	r2, #128	; 0x80
 8000e26:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e28:	193b      	adds	r3, r7, r4
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	193b      	adds	r3, r7, r4
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e34:	193b      	adds	r3, r7, r4
 8000e36:	2200      	movs	r2, #0
 8000e38:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8000e3a:	193b      	adds	r3, r7, r4
 8000e3c:	4a0f      	ldr	r2, [pc, #60]	; (8000e7c <MX_GPIO_Init+0x160>)
 8000e3e:	0019      	movs	r1, r3
 8000e40:	0010      	movs	r0, r2
 8000e42:	f001 fe6b 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_INPUT_Pin */
  GPIO_InitStruct.Pin = BUTTON_INPUT_Pin;
 8000e46:	0021      	movs	r1, r4
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	2208      	movs	r2, #8
 8000e4c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e4e:	187b      	adds	r3, r7, r1
 8000e50:	2200      	movs	r2, #0
 8000e52:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	187b      	adds	r3, r7, r1
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_INPUT_GPIO_Port, &GPIO_InitStruct);
 8000e5a:	187b      	adds	r3, r7, r1
 8000e5c:	4a06      	ldr	r2, [pc, #24]	; (8000e78 <MX_GPIO_Init+0x15c>)
 8000e5e:	0019      	movs	r1, r3
 8000e60:	0010      	movs	r0, r2
 8000e62:	f001 fe5b 	bl	8002b1c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e66:	46c0      	nop			; (mov r8, r8)
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	b00b      	add	sp, #44	; 0x2c
 8000e6c:	bd90      	pop	{r4, r7, pc}
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	40021000 	.word	0x40021000
 8000e74:	00004010 	.word	0x00004010
 8000e78:	50000400 	.word	0x50000400
 8000e7c:	50000800 	.word	0x50000800

08000e80 <getPotValue>:
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
		HAL_Delay(100);
	}

	/* Get ADC value from potentiometer */
	void getPotValue(void){
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0

		/* Get pot value */
		HAL_ADC_PollForConversion(&hadc1, 5);
 8000e84:	4b07      	ldr	r3, [pc, #28]	; (8000ea4 <getPotValue+0x24>)
 8000e86:	2105      	movs	r1, #5
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f001 f927 	bl	80020dc <HAL_ADC_PollForConversion>
		potValue = HAL_ADC_GetValue(&hadc1);
 8000e8e:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <getPotValue+0x24>)
 8000e90:	0018      	movs	r0, r3
 8000e92:	f001 fa2f 	bl	80022f4 <HAL_ADC_GetValue>
 8000e96:	0003      	movs	r3, r0
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <getPotValue+0x28>)
 8000e9c:	801a      	strh	r2, [r3, #0]

		/* Debug */
		//sprintf(msg, "potValue: %hu\r\n", potValue);
		//HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
	}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	2000007c 	.word	0x2000007c
 8000ea8:	2000039e 	.word	0x2000039e

08000eac <getAdcFromPot>:

	/* getADC from Pot */
	int getAdcFromPot(){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
		/* Get pot value */
		uint16_t potValue;
		HAL_ADC_PollForConversion(&hadc1, 5);
 8000eb2:	4b09      	ldr	r3, [pc, #36]	; (8000ed8 <getAdcFromPot+0x2c>)
 8000eb4:	2105      	movs	r1, #5
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f001 f910 	bl	80020dc <HAL_ADC_PollForConversion>
		potValue = HAL_ADC_GetValue(&hadc1);
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <getAdcFromPot+0x2c>)
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f001 fa18 	bl	80022f4 <HAL_ADC_GetValue>
 8000ec4:	0002      	movs	r2, r0
 8000ec6:	1dbb      	adds	r3, r7, #6
 8000ec8:	801a      	strh	r2, [r3, #0]
		return potValue;
 8000eca:	1dbb      	adds	r3, r7, #6
 8000ecc:	881b      	ldrh	r3, [r3, #0]
	}
 8000ece:	0018      	movs	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	b002      	add	sp, #8
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	2000007c 	.word	0x2000007c

08000edc <hardwareTestLCD>:
			HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
	 	}
	}

	/* Test LCD is working */
	void hardwareTestLCD(void){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
		I2C_LCD_Init(MyI2C_LCD);
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f006 ff2f 	bl	8007d44 <I2C_LCD_Init>
		I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2100      	movs	r1, #0
 8000eea:	2000      	movs	r0, #0
 8000eec:	f007 f83a 	bl	8007f64 <I2C_LCD_SetCursor>
		I2C_LCD_WriteString(MyI2C_LCD, "Hardware Test");
 8000ef0:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <hardwareTestLCD+0x38>)
 8000ef2:	0019      	movs	r1, r3
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f007 f885 	bl	8008004 <I2C_LCD_WriteString>
		I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 8000efa:	2201      	movs	r2, #1
 8000efc:	2100      	movs	r1, #0
 8000efe:	2000      	movs	r0, #0
 8000f00:	f007 f830 	bl	8007f64 <I2C_LCD_SetCursor>
		I2C_LCD_WriteString(MyI2C_LCD, "Meow");
 8000f04:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <hardwareTestLCD+0x3c>)
 8000f06:	0019      	movs	r1, r3
 8000f08:	2000      	movs	r0, #0
 8000f0a:	f007 f87b 	bl	8008004 <I2C_LCD_WriteString>
	}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	080089c8 	.word	0x080089c8
 8000f18:	080089d8 	.word	0x080089d8

08000f1c <motorControl>:

	/* Motor control */
	void motorControl(int adcValue){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SET_COMPARE (&htim3, TIM_CHANNEL_1, adcValue); // Interpolate pot values to PWM range
 8000f24:	4b03      	ldr	r3, [pc, #12]	; (8000f34 <motorControl+0x18>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	687a      	ldr	r2, [r7, #4]
 8000f2a:	635a      	str	r2, [r3, #52]	; 0x34
	}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	b002      	add	sp, #8
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	20000180 	.word	0x20000180

08000f38 <myMap>:

	/* Mapping function */
	 int myMap(int x, int in_min, int in_max, int out_min, int out_max){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
 8000f44:	603b      	str	r3, [r7, #0]
		 return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	69b9      	ldr	r1, [r7, #24]
 8000f4e:	683a      	ldr	r2, [r7, #0]
 8000f50:	1a8a      	subs	r2, r1, r2
 8000f52:	435a      	muls	r2, r3
 8000f54:	0010      	movs	r0, r2
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	0019      	movs	r1, r3
 8000f5e:	f7ff f977 	bl	8000250 <__divsi3>
 8000f62:	0003      	movs	r3, r0
 8000f64:	001a      	movs	r2, r3
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	18d3      	adds	r3, r2, r3
	 }
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	b004      	add	sp, #16
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <stateMachineController>:

	 /* State Machine Controller */
	 // Description: Determines which state the program will execute.
	 //  Input:		 Integer corresponding to state (1 = A, 2 = B, 3 = C)
	 void stateMachineController(int state){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

		 switch(state){
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b03      	cmp	r3, #3
 8000f80:	d00f      	beq.n	8000fa2 <stateMachineController+0x2e>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2b03      	cmp	r3, #3
 8000f86:	dc21      	bgt.n	8000fcc <stateMachineController+0x58>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d003      	beq.n	8000f96 <stateMachineController+0x22>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d003      	beq.n	8000f9c <stateMachineController+0x28>
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);

				 stateHandlerC();
				 break;
		 }
	 }
 8000f94:	e01a      	b.n	8000fcc <stateMachineController+0x58>
				 stateHandlerA();
 8000f96:	f000 f8a3 	bl	80010e0 <stateHandlerA>
				 break;
 8000f9a:	e017      	b.n	8000fcc <stateMachineController+0x58>
				 stateHandlerB();
 8000f9c:	f000 f8de 	bl	800115c <stateHandlerB>
				 break;
 8000fa0:	e014      	b.n	8000fcc <stateMachineController+0x58>
				 sprintf(msg, "Executing C.\n\r");
 8000fa2:	4a0c      	ldr	r2, [pc, #48]	; (8000fd4 <stateMachineController+0x60>)
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <stateMachineController+0x64>)
 8000fa6:	0011      	movs	r1, r2
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f007 f847 	bl	800803c <siprintf>
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000fae:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <stateMachineController+0x64>)
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	f7ff f8b1 	bl	8000118 <strlen>
 8000fb6:	0003      	movs	r3, r0
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	2301      	movs	r3, #1
 8000fbc:	425b      	negs	r3, r3
 8000fbe:	4906      	ldr	r1, [pc, #24]	; (8000fd8 <stateMachineController+0x64>)
 8000fc0:	4806      	ldr	r0, [pc, #24]	; (8000fdc <stateMachineController+0x68>)
 8000fc2:	f004 fcbd 	bl	8005940 <HAL_UART_Transmit>
				 stateHandlerC();
 8000fc6:	f000 f921 	bl	800120c <stateHandlerC>
				 break;
 8000fca:	46c0      	nop			; (mov r8, r8)
	 }
 8000fcc:	46c0      	nop			; (mov r8, r8)
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b002      	add	sp, #8
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	080089e0 	.word	0x080089e0
 8000fd8:	20000344 	.word	0x20000344
 8000fdc:	200002b0 	.word	0x200002b0

08000fe0 <stateMachineDecider>:

	 /* State Machine Controller */
	 // Description: Monitors button pushes to update current state value.
	 void stateMachineDecider(){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
		 // Go to State B if it is State A
		 if (HAL_GPIO_ReadPin(BUTTON_INPUT_GPIO_Port, BUTTON_INPUT_Pin) && stateTracker == 1){
 8000fe4:	4b36      	ldr	r3, [pc, #216]	; (80010c0 <stateMachineDecider+0xe0>)
 8000fe6:	2108      	movs	r1, #8
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f001 fefb 	bl	8002de4 <HAL_GPIO_ReadPin>
 8000fee:	1e03      	subs	r3, r0, #0
 8000ff0:	d01c      	beq.n	800102c <stateMachineDecider+0x4c>
 8000ff2:	4b34      	ldr	r3, [pc, #208]	; (80010c4 <stateMachineDecider+0xe4>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d118      	bne.n	800102c <stateMachineDecider+0x4c>

			 // Debug message
			 sprintf(msg, "Going to State B.\n\r");
 8000ffa:	4a33      	ldr	r2, [pc, #204]	; (80010c8 <stateMachineDecider+0xe8>)
 8000ffc:	4b33      	ldr	r3, [pc, #204]	; (80010cc <stateMachineDecider+0xec>)
 8000ffe:	0011      	movs	r1, r2
 8001000:	0018      	movs	r0, r3
 8001002:	f007 f81b 	bl	800803c <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8001006:	4b31      	ldr	r3, [pc, #196]	; (80010cc <stateMachineDecider+0xec>)
 8001008:	0018      	movs	r0, r3
 800100a:	f7ff f885 	bl	8000118 <strlen>
 800100e:	0003      	movs	r3, r0
 8001010:	b29a      	uxth	r2, r3
 8001012:	2301      	movs	r3, #1
 8001014:	425b      	negs	r3, r3
 8001016:	492d      	ldr	r1, [pc, #180]	; (80010cc <stateMachineDecider+0xec>)
 8001018:	482d      	ldr	r0, [pc, #180]	; (80010d0 <stateMachineDecider+0xf0>)
 800101a:	f004 fc91 	bl	8005940 <HAL_UART_Transmit>

			 // Clear LCD
			 I2C_LCD_Clear(MyI2C_LCD);
 800101e:	2000      	movs	r0, #0
 8001020:	f006 ff5c 	bl	8007edc <I2C_LCD_Clear>

			 // Go to State B
			 stateTracker = 2;
 8001024:	4b27      	ldr	r3, [pc, #156]	; (80010c4 <stateMachineDecider+0xe4>)
 8001026:	2202      	movs	r2, #2
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	e046      	b.n	80010ba <stateMachineDecider+0xda>

		 // Go to State A if it is State B
		 } else if (HAL_GPIO_ReadPin(BUTTON_INPUT_GPIO_Port, BUTTON_INPUT_Pin) && stateTracker == 2){
 800102c:	4b24      	ldr	r3, [pc, #144]	; (80010c0 <stateMachineDecider+0xe0>)
 800102e:	2108      	movs	r1, #8
 8001030:	0018      	movs	r0, r3
 8001032:	f001 fed7 	bl	8002de4 <HAL_GPIO_ReadPin>
 8001036:	1e03      	subs	r3, r0, #0
 8001038:	d01c      	beq.n	8001074 <stateMachineDecider+0x94>
 800103a:	4b22      	ldr	r3, [pc, #136]	; (80010c4 <stateMachineDecider+0xe4>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2b02      	cmp	r3, #2
 8001040:	d118      	bne.n	8001074 <stateMachineDecider+0x94>

			 // Debug message
			 sprintf(msg, "Going to State A.\n\r");
 8001042:	4a24      	ldr	r2, [pc, #144]	; (80010d4 <stateMachineDecider+0xf4>)
 8001044:	4b21      	ldr	r3, [pc, #132]	; (80010cc <stateMachineDecider+0xec>)
 8001046:	0011      	movs	r1, r2
 8001048:	0018      	movs	r0, r3
 800104a:	f006 fff7 	bl	800803c <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800104e:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <stateMachineDecider+0xec>)
 8001050:	0018      	movs	r0, r3
 8001052:	f7ff f861 	bl	8000118 <strlen>
 8001056:	0003      	movs	r3, r0
 8001058:	b29a      	uxth	r2, r3
 800105a:	2301      	movs	r3, #1
 800105c:	425b      	negs	r3, r3
 800105e:	491b      	ldr	r1, [pc, #108]	; (80010cc <stateMachineDecider+0xec>)
 8001060:	481b      	ldr	r0, [pc, #108]	; (80010d0 <stateMachineDecider+0xf0>)
 8001062:	f004 fc6d 	bl	8005940 <HAL_UART_Transmit>

			 // Clear LCD
			 I2C_LCD_Clear(MyI2C_LCD);
 8001066:	2000      	movs	r0, #0
 8001068:	f006 ff38 	bl	8007edc <I2C_LCD_Clear>

			 // Stay in State A
			 stateTracker = 1;
 800106c:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <stateMachineDecider+0xe4>)
 800106e:	2201      	movs	r2, #1
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	e022      	b.n	80010ba <stateMachineDecider+0xda>

		// Button 2 pressed (State C)
		 } else if (!HAL_GPIO_ReadPin(BUTTON_INPUT_2_GPIO_Port, BUTTON_INPUT_2_Pin) && stateTracker == 1){
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	019b      	lsls	r3, r3, #6
 8001078:	4a17      	ldr	r2, [pc, #92]	; (80010d8 <stateMachineDecider+0xf8>)
 800107a:	0019      	movs	r1, r3
 800107c:	0010      	movs	r0, r2
 800107e:	f001 feb1 	bl	8002de4 <HAL_GPIO_ReadPin>
 8001082:	1e03      	subs	r3, r0, #0
 8001084:	d119      	bne.n	80010ba <stateMachineDecider+0xda>
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <stateMachineDecider+0xe4>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d115      	bne.n	80010ba <stateMachineDecider+0xda>

			 // Debug message
			 sprintf(msg, "Going to State C.\n\r");
 800108e:	4a13      	ldr	r2, [pc, #76]	; (80010dc <stateMachineDecider+0xfc>)
 8001090:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <stateMachineDecider+0xec>)
 8001092:	0011      	movs	r1, r2
 8001094:	0018      	movs	r0, r3
 8001096:	f006 ffd1 	bl	800803c <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800109a:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <stateMachineDecider+0xec>)
 800109c:	0018      	movs	r0, r3
 800109e:	f7ff f83b 	bl	8000118 <strlen>
 80010a2:	0003      	movs	r3, r0
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	2301      	movs	r3, #1
 80010a8:	425b      	negs	r3, r3
 80010aa:	4908      	ldr	r1, [pc, #32]	; (80010cc <stateMachineDecider+0xec>)
 80010ac:	4808      	ldr	r0, [pc, #32]	; (80010d0 <stateMachineDecider+0xf0>)
 80010ae:	f004 fc47 	bl	8005940 <HAL_UART_Transmit>

			 // Go to State C
			 stateTracker = 3;
 80010b2:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <stateMachineDecider+0xe4>)
 80010b4:	2203      	movs	r2, #3
 80010b6:	601a      	str	r2, [r3, #0]
		 }
	 }
 80010b8:	e7ff      	b.n	80010ba <stateMachineDecider+0xda>
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	50000400 	.word	0x50000400
 80010c4:	200003a0 	.word	0x200003a0
 80010c8:	080089f0 	.word	0x080089f0
 80010cc:	20000344 	.word	0x20000344
 80010d0:	200002b0 	.word	0x200002b0
 80010d4:	08008a04 	.word	0x08008a04
 80010d8:	50000800 	.word	0x50000800
 80010dc:	08008a18 	.word	0x08008a18

080010e0 <stateHandlerA>:

	 /* State Handler A */
	 void stateHandlerA(void){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af02      	add	r7, sp, #8
		 // LCD Control
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2100      	movs	r1, #0
 80010ea:	2000      	movs	r0, #0
 80010ec:	f006 ff3a 	bl	8007f64 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "SID: 24429298");
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <stateHandlerA+0x68>)
 80010f2:	0019      	movs	r1, r3
 80010f4:	2000      	movs	r0, #0
 80010f6:	f006 ff85 	bl	8008004 <I2C_LCD_WriteString>
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 80010fa:	2201      	movs	r2, #1
 80010fc:	2100      	movs	r1, #0
 80010fe:	2000      	movs	r0, #0
 8001100:	f006 ff30 	bl	8007f64 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "Mechatronics 1");
 8001104:	4b11      	ldr	r3, [pc, #68]	; (800114c <stateHandlerA+0x6c>)
 8001106:	0019      	movs	r1, r3
 8001108:	2000      	movs	r0, #0
 800110a:	f006 ff7b 	bl	8008004 <I2C_LCD_WriteString>

		 // Get potentiometer value
		 HAL_ADC_Start_IT(&hadc1);	// Start conversion after each ADC cycle
 800110e:	4b10      	ldr	r3, [pc, #64]	; (8001150 <stateHandlerA+0x70>)
 8001110:	0018      	movs	r0, r3
 8001112:	f001 f877 	bl	8002204 <HAL_ADC_Start_IT>
		 getPotValue();
 8001116:	f7ff feb3 	bl	8000e80 <getPotValue>

		 // Motor control
		 int servoAngle = myMap(getAdcFromPot(), 60, 4095, 0, 180);
 800111a:	f7ff fec7 	bl	8000eac <getAdcFromPot>
 800111e:	4a0d      	ldr	r2, [pc, #52]	; (8001154 <stateHandlerA+0x74>)
 8001120:	23b4      	movs	r3, #180	; 0xb4
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	2300      	movs	r3, #0
 8001126:	213c      	movs	r1, #60	; 0x3c
 8001128:	f7ff ff06 	bl	8000f38 <myMap>
 800112c:	0003      	movs	r3, r0
 800112e:	607b      	str	r3, [r7, #4]
		 motorControl(servoAngle);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	0018      	movs	r0, r3
 8001134:	f7ff fef2 	bl	8000f1c <motorControl>

		 // No button pushes - Stay in State A
		 stateTracker = 1;
 8001138:	4b07      	ldr	r3, [pc, #28]	; (8001158 <stateHandlerA+0x78>)
 800113a:	2201      	movs	r2, #1
 800113c:	601a      	str	r2, [r3, #0]
	 }
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	46bd      	mov	sp, r7
 8001142:	b002      	add	sp, #8
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	08008a2c 	.word	0x08008a2c
 800114c:	08008a3c 	.word	0x08008a3c
 8001150:	2000007c 	.word	0x2000007c
 8001154:	00000fff 	.word	0x00000fff
 8001158:	200003a0 	.word	0x200003a0

0800115c <stateHandlerB>:

	 /* State Handler B */
	 void stateHandlerB(void){
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af02      	add	r7, sp, #8

		 // LCD Control
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2100      	movs	r1, #0
 8001166:	2000      	movs	r0, #0
 8001168:	f006 fefc 	bl	8007f64 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "ADC: ");
 800116c:	4b1e      	ldr	r3, [pc, #120]	; (80011e8 <stateHandlerB+0x8c>)
 800116e:	0019      	movs	r1, r3
 8001170:	2000      	movs	r0, #0
 8001172:	f006 ff47 	bl	8008004 <I2C_LCD_WriteString>
		 sprintf(msg2, "%hu", potValue);
 8001176:	4b1d      	ldr	r3, [pc, #116]	; (80011ec <stateHandlerB+0x90>)
 8001178:	881b      	ldrh	r3, [r3, #0]
 800117a:	001a      	movs	r2, r3
 800117c:	491c      	ldr	r1, [pc, #112]	; (80011f0 <stateHandlerB+0x94>)
 800117e:	4b1d      	ldr	r3, [pc, #116]	; (80011f4 <stateHandlerB+0x98>)
 8001180:	0018      	movs	r0, r3
 8001182:	f006 ff5b 	bl	800803c <siprintf>
		 I2C_LCD_WriteString(MyI2C_LCD, msg2);
 8001186:	4b1b      	ldr	r3, [pc, #108]	; (80011f4 <stateHandlerB+0x98>)
 8001188:	0019      	movs	r1, r3
 800118a:	2000      	movs	r0, #0
 800118c:	f006 ff3a 	bl	8008004 <I2C_LCD_WriteString>
		 I2C_LCD_WriteString(MyI2C_LCD, " State B");
 8001190:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <stateHandlerB+0x9c>)
 8001192:	0019      	movs	r1, r3
 8001194:	2000      	movs	r0, #0
 8001196:	f006 ff35 	bl	8008004 <I2C_LCD_WriteString>
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 800119a:	2201      	movs	r2, #1
 800119c:	2100      	movs	r1, #0
 800119e:	2000      	movs	r0, #0
 80011a0:	f006 fee0 	bl	8007f64 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "Mechatronics 1");
 80011a4:	4b15      	ldr	r3, [pc, #84]	; (80011fc <stateHandlerB+0xa0>)
 80011a6:	0019      	movs	r1, r3
 80011a8:	2000      	movs	r0, #0
 80011aa:	f006 ff2b 	bl	8008004 <I2C_LCD_WriteString>

		 // Get potentiometer value
		 HAL_ADC_Start_IT(&hadc1);	// Start conversion after each ADC cycle
 80011ae:	4b14      	ldr	r3, [pc, #80]	; (8001200 <stateHandlerB+0xa4>)
 80011b0:	0018      	movs	r0, r3
 80011b2:	f001 f827 	bl	8002204 <HAL_ADC_Start_IT>
		 getPotValue();
 80011b6:	f7ff fe63 	bl	8000e80 <getPotValue>

		 // Motor control
		 int servoAngle = myMap(getAdcFromPot(), 60, 4095, 0, 180);
 80011ba:	f7ff fe77 	bl	8000eac <getAdcFromPot>
 80011be:	4a11      	ldr	r2, [pc, #68]	; (8001204 <stateHandlerB+0xa8>)
 80011c0:	23b4      	movs	r3, #180	; 0xb4
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	2300      	movs	r3, #0
 80011c6:	213c      	movs	r1, #60	; 0x3c
 80011c8:	f7ff feb6 	bl	8000f38 <myMap>
 80011cc:	0003      	movs	r3, r0
 80011ce:	607b      	str	r3, [r7, #4]
		 motorControl(servoAngle);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	0018      	movs	r0, r3
 80011d4:	f7ff fea2 	bl	8000f1c <motorControl>
		 // LED2 Toggle
		 // B1 pressed = Turn on, blink at 1 Hz (Modify PSC)
		 // B1 not pressed = Turn off

		 // No button pushes - Stay in State B
		 stateTracker = 2;
 80011d8:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <stateHandlerB+0xac>)
 80011da:	2202      	movs	r2, #2
 80011dc:	601a      	str	r2, [r3, #0]
	 }
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b002      	add	sp, #8
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	08008a4c 	.word	0x08008a4c
 80011ec:	2000039e 	.word	0x2000039e
 80011f0:	08008a54 	.word	0x08008a54
 80011f4:	2000035c 	.word	0x2000035c
 80011f8:	08008a58 	.word	0x08008a58
 80011fc:	08008a3c 	.word	0x08008a3c
 8001200:	2000007c 	.word	0x2000007c
 8001204:	00000fff 	.word	0x00000fff
 8001208:	200003a0 	.word	0x200003a0

0800120c <stateHandlerC>:

	 /* State Handler C */
	 void stateHandlerC(void){
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0

		 // Test function to show State C. State C functionality yet to be added.
		 HAL_Delay(2000);
 8001210:	23fa      	movs	r3, #250	; 0xfa
 8001212:	00db      	lsls	r3, r3, #3
 8001214:	0018      	movs	r0, r3
 8001216:	f000 fc49 	bl	8001aac <HAL_Delay>
		 // Set pin to toggle output based on TIM with frequency 1 Hz
		 // Cycle for 3 seconds
		 // Turn back into UART (tx)

		 // Return to State A
		 stateTracker = 1;
 800121a:	4b03      	ldr	r3, [pc, #12]	; (8001228 <stateHandlerC+0x1c>)
 800121c:	2201      	movs	r2, #1
 800121e:	601a      	str	r2, [r3, #0]
	 }
 8001220:	46c0      	nop			; (mov r8, r8)
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	200003a0 	.word	0x200003a0

0800122c <HAL_TIM_PeriodElapsedCallback>:

	 /* Controller Function for LED1, LED2 and LED3*/
	 // Description: Frequency currently determined by each timer's PSC value.
	 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]

		 // TIM2 controls LED1
		 if(htim->Instance == TIM2){
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	2380      	movs	r3, #128	; 0x80
 800123a:	05db      	lsls	r3, r3, #23
 800123c:	429a      	cmp	r2, r3
 800123e:	d105      	bne.n	800124c <HAL_TIM_PeriodElapsedCallback+0x20>
			 HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8001240:	4b21      	ldr	r3, [pc, #132]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001242:	2180      	movs	r1, #128	; 0x80
 8001244:	0018      	movs	r0, r3
 8001246:	f001 fe07 	bl	8002e58 <HAL_GPIO_TogglePin>
				 }
			 } else if (stateTracker == 2){
				 ; // UART do nothing
			 }
		 }
	 }
 800124a:	e038      	b.n	80012be <HAL_TIM_PeriodElapsedCallback+0x92>
		 } else if(htim->Instance == TIM6){
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a1e      	ldr	r2, [pc, #120]	; (80012cc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d107      	bne.n	8001266 <HAL_TIM_PeriodElapsedCallback+0x3a>
			 HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
 8001256:	2380      	movs	r3, #128	; 0x80
 8001258:	01db      	lsls	r3, r3, #7
 800125a:	4a1d      	ldr	r2, [pc, #116]	; (80012d0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800125c:	0019      	movs	r1, r3
 800125e:	0010      	movs	r0, r2
 8001260:	f001 fdfa 	bl	8002e58 <HAL_GPIO_TogglePin>
	 }
 8001264:	e02b      	b.n	80012be <HAL_TIM_PeriodElapsedCallback+0x92>
		 } else if(htim->Instance == TIM7){
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a1a      	ldr	r2, [pc, #104]	; (80012d4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d105      	bne.n	800127c <HAL_TIM_PeriodElapsedCallback+0x50>
			 HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 8001270:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001272:	2110      	movs	r1, #16
 8001274:	0018      	movs	r0, r3
 8001276:	f001 fdef 	bl	8002e58 <HAL_GPIO_TogglePin>
	 }
 800127a:	e020      	b.n	80012be <HAL_TIM_PeriodElapsedCallback+0x92>
		 } else if(htim->Instance == TIM14){
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a15      	ldr	r2, [pc, #84]	; (80012d8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d11b      	bne.n	80012be <HAL_TIM_PeriodElapsedCallback+0x92>
			 if (stateTracker == 1){
 8001286:	4b15      	ldr	r3, [pc, #84]	; (80012dc <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d117      	bne.n	80012be <HAL_TIM_PeriodElapsedCallback+0x92>
				 if (uartFlag == 1){
 800128e:	4b14      	ldr	r3, [pc, #80]	; (80012e0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d113      	bne.n	80012be <HAL_TIM_PeriodElapsedCallback+0x92>
					 sprintf(msg2, "Autumn2024 MX1 SID: 24429298, ADC Reading: %hu\r\n", potValue);
 8001296:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001298:	881b      	ldrh	r3, [r3, #0]
 800129a:	001a      	movs	r2, r3
 800129c:	4912      	ldr	r1, [pc, #72]	; (80012e8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800129e:	4b13      	ldr	r3, [pc, #76]	; (80012ec <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80012a0:	0018      	movs	r0, r3
 80012a2:	f006 fecb 	bl	800803c <siprintf>
					 HAL_UART_Transmit(&huart2, (uint8_t*) msg2, strlen(msg2), HAL_MAX_DELAY);
 80012a6:	4b11      	ldr	r3, [pc, #68]	; (80012ec <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80012a8:	0018      	movs	r0, r3
 80012aa:	f7fe ff35 	bl	8000118 <strlen>
 80012ae:	0003      	movs	r3, r0
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	2301      	movs	r3, #1
 80012b4:	425b      	negs	r3, r3
 80012b6:	490d      	ldr	r1, [pc, #52]	; (80012ec <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80012b8:	480d      	ldr	r0, [pc, #52]	; (80012f0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80012ba:	f004 fb41 	bl	8005940 <HAL_UART_Transmit>
	 }
 80012be:	46c0      	nop			; (mov r8, r8)
 80012c0:	46bd      	mov	sp, r7
 80012c2:	b002      	add	sp, #8
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	50000800 	.word	0x50000800
 80012cc:	40001000 	.word	0x40001000
 80012d0:	50000400 	.word	0x50000400
 80012d4:	40001400 	.word	0x40001400
 80012d8:	40002000 	.word	0x40002000
 80012dc:	200003a0 	.word	0x200003a0
 80012e0:	20000000 	.word	0x20000000
 80012e4:	2000039e 	.word	0x2000039e
 80012e8:	08008a64 	.word	0x08008a64
 80012ec:	2000035c 	.word	0x2000035c
 80012f0:	200002b0 	.word	0x200002b0

080012f4 <HAL_UART_RxCpltCallback>:

	 /* UART Receive Interrupt Handler */
	 // Handles receiving of bytes
	 void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]

		 sprintf(msg, "Value Received: %s\r\n", msgRx);
 80012fc:	4a3d      	ldr	r2, [pc, #244]	; (80013f4 <HAL_UART_RxCpltCallback+0x100>)
 80012fe:	493e      	ldr	r1, [pc, #248]	; (80013f8 <HAL_UART_RxCpltCallback+0x104>)
 8001300:	4b3e      	ldr	r3, [pc, #248]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 8001302:	0018      	movs	r0, r3
 8001304:	f006 fe9a 	bl	800803c <siprintf>
		 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8001308:	4b3c      	ldr	r3, [pc, #240]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 800130a:	0018      	movs	r0, r3
 800130c:	f7fe ff04 	bl	8000118 <strlen>
 8001310:	0003      	movs	r3, r0
 8001312:	b29a      	uxth	r2, r3
 8001314:	2301      	movs	r3, #1
 8001316:	425b      	negs	r3, r3
 8001318:	4938      	ldr	r1, [pc, #224]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 800131a:	4839      	ldr	r0, [pc, #228]	; (8001400 <HAL_UART_RxCpltCallback+0x10c>)
 800131c:	f004 fb10 	bl	8005940 <HAL_UART_Transmit>

		 if (strcmp(msgRx,"j") == 0) {
 8001320:	4a38      	ldr	r2, [pc, #224]	; (8001404 <HAL_UART_RxCpltCallback+0x110>)
 8001322:	4b34      	ldr	r3, [pc, #208]	; (80013f4 <HAL_UART_RxCpltCallback+0x100>)
 8001324:	0011      	movs	r1, r2
 8001326:	0018      	movs	r0, r3
 8001328:	f7fe feec 	bl	8000104 <strcmp>
 800132c:	1e03      	subs	r3, r0, #0
 800132e:	d14a      	bne.n	80013c6 <HAL_UART_RxCpltCallback+0xd2>
			 if (stateTracker == 1){
 8001330:	4b35      	ldr	r3, [pc, #212]	; (8001408 <HAL_UART_RxCpltCallback+0x114>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d133      	bne.n	80013a0 <HAL_UART_RxCpltCallback+0xac>

				if (uartFlag == 0){
 8001338:	4b34      	ldr	r3, [pc, #208]	; (800140c <HAL_UART_RxCpltCallback+0x118>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d115      	bne.n	800136c <HAL_UART_RxCpltCallback+0x78>
					sprintf(msg, "Turning ON UART.\r\n");
 8001340:	4a33      	ldr	r2, [pc, #204]	; (8001410 <HAL_UART_RxCpltCallback+0x11c>)
 8001342:	4b2e      	ldr	r3, [pc, #184]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 8001344:	0011      	movs	r1, r2
 8001346:	0018      	movs	r0, r3
 8001348:	f006 fe78 	bl	800803c <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800134c:	4b2b      	ldr	r3, [pc, #172]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 800134e:	0018      	movs	r0, r3
 8001350:	f7fe fee2 	bl	8000118 <strlen>
 8001354:	0003      	movs	r3, r0
 8001356:	b29a      	uxth	r2, r3
 8001358:	2301      	movs	r3, #1
 800135a:	425b      	negs	r3, r3
 800135c:	4927      	ldr	r1, [pc, #156]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 800135e:	4828      	ldr	r0, [pc, #160]	; (8001400 <HAL_UART_RxCpltCallback+0x10c>)
 8001360:	f004 faee 	bl	8005940 <HAL_UART_Transmit>
					uartFlag = 1;
 8001364:	4b29      	ldr	r3, [pc, #164]	; (800140c <HAL_UART_RxCpltCallback+0x118>)
 8001366:	2201      	movs	r2, #1
 8001368:	601a      	str	r2, [r3, #0]
			 }
		 } else {
			 sprintf(msg, "Incorrect key.\r\n");
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
		 }
	 }
 800136a:	e03e      	b.n	80013ea <HAL_UART_RxCpltCallback+0xf6>
				} else if (uartFlag == 1) {
 800136c:	4b27      	ldr	r3, [pc, #156]	; (800140c <HAL_UART_RxCpltCallback+0x118>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b01      	cmp	r3, #1
 8001372:	d13a      	bne.n	80013ea <HAL_UART_RxCpltCallback+0xf6>
					sprintf(msg, "Turning OFF UART.\r\n");
 8001374:	4a27      	ldr	r2, [pc, #156]	; (8001414 <HAL_UART_RxCpltCallback+0x120>)
 8001376:	4b21      	ldr	r3, [pc, #132]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 8001378:	0011      	movs	r1, r2
 800137a:	0018      	movs	r0, r3
 800137c:	f006 fe5e 	bl	800803c <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8001380:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 8001382:	0018      	movs	r0, r3
 8001384:	f7fe fec8 	bl	8000118 <strlen>
 8001388:	0003      	movs	r3, r0
 800138a:	b29a      	uxth	r2, r3
 800138c:	2301      	movs	r3, #1
 800138e:	425b      	negs	r3, r3
 8001390:	491a      	ldr	r1, [pc, #104]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 8001392:	481b      	ldr	r0, [pc, #108]	; (8001400 <HAL_UART_RxCpltCallback+0x10c>)
 8001394:	f004 fad4 	bl	8005940 <HAL_UART_Transmit>
					uartFlag = 0;
 8001398:	4b1c      	ldr	r3, [pc, #112]	; (800140c <HAL_UART_RxCpltCallback+0x118>)
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
	 }
 800139e:	e024      	b.n	80013ea <HAL_UART_RxCpltCallback+0xf6>
				 sprintf(msg, "Cannot disable, not in State A.\r\n");
 80013a0:	4a1d      	ldr	r2, [pc, #116]	; (8001418 <HAL_UART_RxCpltCallback+0x124>)
 80013a2:	4b16      	ldr	r3, [pc, #88]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 80013a4:	0011      	movs	r1, r2
 80013a6:	0018      	movs	r0, r3
 80013a8:	f006 fe48 	bl	800803c <siprintf>
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 80013ac:	4b13      	ldr	r3, [pc, #76]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 80013ae:	0018      	movs	r0, r3
 80013b0:	f7fe feb2 	bl	8000118 <strlen>
 80013b4:	0003      	movs	r3, r0
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	2301      	movs	r3, #1
 80013ba:	425b      	negs	r3, r3
 80013bc:	490f      	ldr	r1, [pc, #60]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 80013be:	4810      	ldr	r0, [pc, #64]	; (8001400 <HAL_UART_RxCpltCallback+0x10c>)
 80013c0:	f004 fabe 	bl	8005940 <HAL_UART_Transmit>
	 }
 80013c4:	e011      	b.n	80013ea <HAL_UART_RxCpltCallback+0xf6>
			 sprintf(msg, "Incorrect key.\r\n");
 80013c6:	4a15      	ldr	r2, [pc, #84]	; (800141c <HAL_UART_RxCpltCallback+0x128>)
 80013c8:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 80013ca:	0011      	movs	r1, r2
 80013cc:	0018      	movs	r0, r3
 80013ce:	f006 fe35 	bl	800803c <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 80013d2:	4b0a      	ldr	r3, [pc, #40]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 80013d4:	0018      	movs	r0, r3
 80013d6:	f7fe fe9f 	bl	8000118 <strlen>
 80013da:	0003      	movs	r3, r0
 80013dc:	b29a      	uxth	r2, r3
 80013de:	2301      	movs	r3, #1
 80013e0:	425b      	negs	r3, r3
 80013e2:	4906      	ldr	r1, [pc, #24]	; (80013fc <HAL_UART_RxCpltCallback+0x108>)
 80013e4:	4806      	ldr	r0, [pc, #24]	; (8001400 <HAL_UART_RxCpltCallback+0x10c>)
 80013e6:	f004 faab 	bl	8005940 <HAL_UART_Transmit>
	 }
 80013ea:	46c0      	nop			; (mov r8, r8)
 80013ec:	46bd      	mov	sp, r7
 80013ee:	b002      	add	sp, #8
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	20000398 	.word	0x20000398
 80013f8:	08008a98 	.word	0x08008a98
 80013fc:	20000344 	.word	0x20000344
 8001400:	200002b0 	.word	0x200002b0
 8001404:	08008ab0 	.word	0x08008ab0
 8001408:	200003a0 	.word	0x200003a0
 800140c:	20000000 	.word	0x20000000
 8001410:	08008ab4 	.word	0x08008ab4
 8001414:	08008ac8 	.word	0x08008ac8
 8001418:	08008adc 	.word	0x08008adc
 800141c:	08008b00 	.word	0x08008b00

08001420 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001424:	b672      	cpsid	i
}
 8001426:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001428:	e7fe      	b.n	8001428 <Error_Handler+0x8>
	...

0800142c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001432:	4b11      	ldr	r3, [pc, #68]	; (8001478 <HAL_MspInit+0x4c>)
 8001434:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001436:	4b10      	ldr	r3, [pc, #64]	; (8001478 <HAL_MspInit+0x4c>)
 8001438:	2101      	movs	r1, #1
 800143a:	430a      	orrs	r2, r1
 800143c:	641a      	str	r2, [r3, #64]	; 0x40
 800143e:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <HAL_MspInit+0x4c>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	2201      	movs	r2, #1
 8001444:	4013      	ands	r3, r2
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <HAL_MspInit+0x4c>)
 800144c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800144e:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <HAL_MspInit+0x4c>)
 8001450:	2180      	movs	r1, #128	; 0x80
 8001452:	0549      	lsls	r1, r1, #21
 8001454:	430a      	orrs	r2, r1
 8001456:	63da      	str	r2, [r3, #60]	; 0x3c
 8001458:	4b07      	ldr	r3, [pc, #28]	; (8001478 <HAL_MspInit+0x4c>)
 800145a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800145c:	2380      	movs	r3, #128	; 0x80
 800145e:	055b      	lsls	r3, r3, #21
 8001460:	4013      	ands	r3, r2
 8001462:	603b      	str	r3, [r7, #0]
 8001464:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8001466:	23c0      	movs	r3, #192	; 0xc0
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	0018      	movs	r0, r3
 800146c:	f000 fb42 	bl	8001af4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001470:	46c0      	nop			; (mov r8, r8)
 8001472:	46bd      	mov	sp, r7
 8001474:	b002      	add	sp, #8
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40021000 	.word	0x40021000

0800147c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800147c:	b590      	push	{r4, r7, lr}
 800147e:	b08b      	sub	sp, #44	; 0x2c
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	2414      	movs	r4, #20
 8001486:	193b      	adds	r3, r7, r4
 8001488:	0018      	movs	r0, r3
 800148a:	2314      	movs	r3, #20
 800148c:	001a      	movs	r2, r3
 800148e:	2100      	movs	r1, #0
 8001490:	f006 fdf4 	bl	800807c <memset>
  if(hadc->Instance==ADC1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a18      	ldr	r2, [pc, #96]	; (80014fc <HAL_ADC_MspInit+0x80>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d129      	bne.n	80014f2 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800149e:	4b18      	ldr	r3, [pc, #96]	; (8001500 <HAL_ADC_MspInit+0x84>)
 80014a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014a2:	4b17      	ldr	r3, [pc, #92]	; (8001500 <HAL_ADC_MspInit+0x84>)
 80014a4:	2180      	movs	r1, #128	; 0x80
 80014a6:	0349      	lsls	r1, r1, #13
 80014a8:	430a      	orrs	r2, r1
 80014aa:	641a      	str	r2, [r3, #64]	; 0x40
 80014ac:	4b14      	ldr	r3, [pc, #80]	; (8001500 <HAL_ADC_MspInit+0x84>)
 80014ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014b0:	2380      	movs	r3, #128	; 0x80
 80014b2:	035b      	lsls	r3, r3, #13
 80014b4:	4013      	ands	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <HAL_ADC_MspInit+0x84>)
 80014bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014be:	4b10      	ldr	r3, [pc, #64]	; (8001500 <HAL_ADC_MspInit+0x84>)
 80014c0:	2101      	movs	r1, #1
 80014c2:	430a      	orrs	r2, r1
 80014c4:	635a      	str	r2, [r3, #52]	; 0x34
 80014c6:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <HAL_ADC_MspInit+0x84>)
 80014c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014ca:	2201      	movs	r2, #1
 80014cc:	4013      	ands	r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = POT_INPUT_Pin;
 80014d2:	193b      	adds	r3, r7, r4
 80014d4:	2201      	movs	r2, #1
 80014d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014d8:	193b      	adds	r3, r7, r4
 80014da:	2203      	movs	r2, #3
 80014dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	193b      	adds	r3, r7, r4
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(POT_INPUT_GPIO_Port, &GPIO_InitStruct);
 80014e4:	193a      	adds	r2, r7, r4
 80014e6:	23a0      	movs	r3, #160	; 0xa0
 80014e8:	05db      	lsls	r3, r3, #23
 80014ea:	0011      	movs	r1, r2
 80014ec:	0018      	movs	r0, r3
 80014ee:	f001 fb15 	bl	8002b1c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b00b      	add	sp, #44	; 0x2c
 80014f8:	bd90      	pop	{r4, r7, pc}
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	40012400 	.word	0x40012400
 8001500:	40021000 	.word	0x40021000

08001504 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001504:	b590      	push	{r4, r7, lr}
 8001506:	b097      	sub	sp, #92	; 0x5c
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150c:	2344      	movs	r3, #68	; 0x44
 800150e:	18fb      	adds	r3, r7, r3
 8001510:	0018      	movs	r0, r3
 8001512:	2314      	movs	r3, #20
 8001514:	001a      	movs	r2, r3
 8001516:	2100      	movs	r1, #0
 8001518:	f006 fdb0 	bl	800807c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800151c:	2410      	movs	r4, #16
 800151e:	193b      	adds	r3, r7, r4
 8001520:	0018      	movs	r0, r3
 8001522:	2334      	movs	r3, #52	; 0x34
 8001524:	001a      	movs	r2, r3
 8001526:	2100      	movs	r1, #0
 8001528:	f006 fda8 	bl	800807c <memset>
  if(hi2c->Instance==I2C1)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a22      	ldr	r2, [pc, #136]	; (80015bc <HAL_I2C_MspInit+0xb8>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d13e      	bne.n	80015b4 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001536:	193b      	adds	r3, r7, r4
 8001538:	2220      	movs	r2, #32
 800153a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800153c:	193b      	adds	r3, r7, r4
 800153e:	2200      	movs	r2, #0
 8001540:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001542:	193b      	adds	r3, r7, r4
 8001544:	0018      	movs	r0, r3
 8001546:	f002 fe59 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 800154a:	1e03      	subs	r3, r0, #0
 800154c:	d001      	beq.n	8001552 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800154e:	f7ff ff67 	bl	8001420 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001552:	4b1b      	ldr	r3, [pc, #108]	; (80015c0 <HAL_I2C_MspInit+0xbc>)
 8001554:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001556:	4b1a      	ldr	r3, [pc, #104]	; (80015c0 <HAL_I2C_MspInit+0xbc>)
 8001558:	2102      	movs	r1, #2
 800155a:	430a      	orrs	r2, r1
 800155c:	635a      	str	r2, [r3, #52]	; 0x34
 800155e:	4b18      	ldr	r3, [pc, #96]	; (80015c0 <HAL_I2C_MspInit+0xbc>)
 8001560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001562:	2202      	movs	r2, #2
 8001564:	4013      	ands	r3, r2
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800156a:	2144      	movs	r1, #68	; 0x44
 800156c:	187b      	adds	r3, r7, r1
 800156e:	22c0      	movs	r2, #192	; 0xc0
 8001570:	0092      	lsls	r2, r2, #2
 8001572:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001574:	187b      	adds	r3, r7, r1
 8001576:	2212      	movs	r2, #18
 8001578:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157a:	187b      	adds	r3, r7, r1
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001580:	187b      	adds	r3, r7, r1
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001586:	187b      	adds	r3, r7, r1
 8001588:	2206      	movs	r2, #6
 800158a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158c:	187b      	adds	r3, r7, r1
 800158e:	4a0d      	ldr	r2, [pc, #52]	; (80015c4 <HAL_I2C_MspInit+0xc0>)
 8001590:	0019      	movs	r1, r3
 8001592:	0010      	movs	r0, r2
 8001594:	f001 fac2 	bl	8002b1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001598:	4b09      	ldr	r3, [pc, #36]	; (80015c0 <HAL_I2C_MspInit+0xbc>)
 800159a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800159c:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <HAL_I2C_MspInit+0xbc>)
 800159e:	2180      	movs	r1, #128	; 0x80
 80015a0:	0389      	lsls	r1, r1, #14
 80015a2:	430a      	orrs	r2, r1
 80015a4:	63da      	str	r2, [r3, #60]	; 0x3c
 80015a6:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <HAL_I2C_MspInit+0xbc>)
 80015a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015aa:	2380      	movs	r3, #128	; 0x80
 80015ac:	039b      	lsls	r3, r3, #14
 80015ae:	4013      	ands	r3, r2
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015b4:	46c0      	nop			; (mov r8, r8)
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b017      	add	sp, #92	; 0x5c
 80015ba:	bd90      	pop	{r4, r7, pc}
 80015bc:	40005400 	.word	0x40005400
 80015c0:	40021000 	.word	0x40021000
 80015c4:	50000400 	.word	0x50000400

080015c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b088      	sub	sp, #32
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2380      	movs	r3, #128	; 0x80
 80015d6:	05db      	lsls	r3, r3, #23
 80015d8:	429a      	cmp	r2, r3
 80015da:	d114      	bne.n	8001606 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015dc:	4b3c      	ldr	r3, [pc, #240]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 80015de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015e0:	4b3b      	ldr	r3, [pc, #236]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 80015e2:	2101      	movs	r1, #1
 80015e4:	430a      	orrs	r2, r1
 80015e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80015e8:	4b39      	ldr	r3, [pc, #228]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 80015ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ec:	2201      	movs	r2, #1
 80015ee:	4013      	ands	r3, r2
 80015f0:	61fb      	str	r3, [r7, #28]
 80015f2:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015f4:	2200      	movs	r2, #0
 80015f6:	2100      	movs	r1, #0
 80015f8:	200f      	movs	r0, #15
 80015fa:	f001 f991 	bl	8002920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015fe:	200f      	movs	r0, #15
 8001600:	f001 f9a3 	bl	800294a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001604:	e060      	b.n	80016c8 <HAL_TIM_Base_MspInit+0x100>
  else if(htim_base->Instance==TIM3)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a32      	ldr	r2, [pc, #200]	; (80016d4 <HAL_TIM_Base_MspInit+0x10c>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d10c      	bne.n	800162a <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001610:	4b2f      	ldr	r3, [pc, #188]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 8001612:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001614:	4b2e      	ldr	r3, [pc, #184]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 8001616:	2102      	movs	r1, #2
 8001618:	430a      	orrs	r2, r1
 800161a:	63da      	str	r2, [r3, #60]	; 0x3c
 800161c:	4b2c      	ldr	r3, [pc, #176]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 800161e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001620:	2202      	movs	r2, #2
 8001622:	4013      	ands	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
 8001626:	69bb      	ldr	r3, [r7, #24]
}
 8001628:	e04e      	b.n	80016c8 <HAL_TIM_Base_MspInit+0x100>
  else if(htim_base->Instance==TIM6)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a2a      	ldr	r2, [pc, #168]	; (80016d8 <HAL_TIM_Base_MspInit+0x110>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d114      	bne.n	800165e <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001634:	4b26      	ldr	r3, [pc, #152]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 8001636:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001638:	4b25      	ldr	r3, [pc, #148]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 800163a:	2110      	movs	r1, #16
 800163c:	430a      	orrs	r2, r1
 800163e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001640:	4b23      	ldr	r3, [pc, #140]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 8001642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001644:	2210      	movs	r2, #16
 8001646:	4013      	ands	r3, r2
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 800164c:	2200      	movs	r2, #0
 800164e:	2100      	movs	r1, #0
 8001650:	2011      	movs	r0, #17
 8001652:	f001 f965 	bl	8002920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8001656:	2011      	movs	r0, #17
 8001658:	f001 f977 	bl	800294a <HAL_NVIC_EnableIRQ>
}
 800165c:	e034      	b.n	80016c8 <HAL_TIM_Base_MspInit+0x100>
  else if(htim_base->Instance==TIM7)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a1e      	ldr	r2, [pc, #120]	; (80016dc <HAL_TIM_Base_MspInit+0x114>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d114      	bne.n	8001692 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001668:	4b19      	ldr	r3, [pc, #100]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 800166a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800166c:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 800166e:	2120      	movs	r1, #32
 8001670:	430a      	orrs	r2, r1
 8001672:	63da      	str	r2, [r3, #60]	; 0x3c
 8001674:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 8001676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001678:	2220      	movs	r2, #32
 800167a:	4013      	ands	r3, r2
 800167c:	613b      	str	r3, [r7, #16]
 800167e:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 8001680:	2200      	movs	r2, #0
 8001682:	2100      	movs	r1, #0
 8001684:	2012      	movs	r0, #18
 8001686:	f001 f94b 	bl	8002920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 800168a:	2012      	movs	r0, #18
 800168c:	f001 f95d 	bl	800294a <HAL_NVIC_EnableIRQ>
}
 8001690:	e01a      	b.n	80016c8 <HAL_TIM_Base_MspInit+0x100>
  else if(htim_base->Instance==TIM14)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a12      	ldr	r2, [pc, #72]	; (80016e0 <HAL_TIM_Base_MspInit+0x118>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d115      	bne.n	80016c8 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800169c:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 800169e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016a0:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 80016a2:	2180      	movs	r1, #128	; 0x80
 80016a4:	0209      	lsls	r1, r1, #8
 80016a6:	430a      	orrs	r2, r1
 80016a8:	641a      	str	r2, [r3, #64]	; 0x40
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <HAL_TIM_Base_MspInit+0x108>)
 80016ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016ae:	2380      	movs	r3, #128	; 0x80
 80016b0:	021b      	lsls	r3, r3, #8
 80016b2:	4013      	ands	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 80016b8:	2200      	movs	r2, #0
 80016ba:	2100      	movs	r1, #0
 80016bc:	2013      	movs	r0, #19
 80016be:	f001 f92f 	bl	8002920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80016c2:	2013      	movs	r0, #19
 80016c4:	f001 f941 	bl	800294a <HAL_NVIC_EnableIRQ>
}
 80016c8:	46c0      	nop			; (mov r8, r8)
 80016ca:	46bd      	mov	sp, r7
 80016cc:	b008      	add	sp, #32
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40021000 	.word	0x40021000
 80016d4:	40000400 	.word	0x40000400
 80016d8:	40001000 	.word	0x40001000
 80016dc:	40001400 	.word	0x40001400
 80016e0:	40002000 	.word	0x40002000

080016e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016e4:	b590      	push	{r4, r7, lr}
 80016e6:	b089      	sub	sp, #36	; 0x24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ec:	240c      	movs	r4, #12
 80016ee:	193b      	adds	r3, r7, r4
 80016f0:	0018      	movs	r0, r3
 80016f2:	2314      	movs	r3, #20
 80016f4:	001a      	movs	r2, r3
 80016f6:	2100      	movs	r1, #0
 80016f8:	f006 fcc0 	bl	800807c <memset>
  if(htim->Instance==TIM3)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a14      	ldr	r2, [pc, #80]	; (8001754 <HAL_TIM_MspPostInit+0x70>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d122      	bne.n	800174c <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001706:	4b14      	ldr	r3, [pc, #80]	; (8001758 <HAL_TIM_MspPostInit+0x74>)
 8001708:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800170a:	4b13      	ldr	r3, [pc, #76]	; (8001758 <HAL_TIM_MspPostInit+0x74>)
 800170c:	2101      	movs	r1, #1
 800170e:	430a      	orrs	r2, r1
 8001710:	635a      	str	r2, [r3, #52]	; 0x34
 8001712:	4b11      	ldr	r3, [pc, #68]	; (8001758 <HAL_TIM_MspPostInit+0x74>)
 8001714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001716:	2201      	movs	r2, #1
 8001718:	4013      	ands	r3, r2
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800171e:	0021      	movs	r1, r4
 8001720:	187b      	adds	r3, r7, r1
 8001722:	2240      	movs	r2, #64	; 0x40
 8001724:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001726:	187b      	adds	r3, r7, r1
 8001728:	2202      	movs	r2, #2
 800172a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	187b      	adds	r3, r7, r1
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001732:	187b      	adds	r3, r7, r1
 8001734:	2200      	movs	r2, #0
 8001736:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001738:	187b      	adds	r3, r7, r1
 800173a:	2201      	movs	r2, #1
 800173c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173e:	187a      	adds	r2, r7, r1
 8001740:	23a0      	movs	r3, #160	; 0xa0
 8001742:	05db      	lsls	r3, r3, #23
 8001744:	0011      	movs	r1, r2
 8001746:	0018      	movs	r0, r3
 8001748:	f001 f9e8 	bl	8002b1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800174c:	46c0      	nop			; (mov r8, r8)
 800174e:	46bd      	mov	sp, r7
 8001750:	b009      	add	sp, #36	; 0x24
 8001752:	bd90      	pop	{r4, r7, pc}
 8001754:	40000400 	.word	0x40000400
 8001758:	40021000 	.word	0x40021000

0800175c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800175c:	b590      	push	{r4, r7, lr}
 800175e:	b097      	sub	sp, #92	; 0x5c
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001764:	2344      	movs	r3, #68	; 0x44
 8001766:	18fb      	adds	r3, r7, r3
 8001768:	0018      	movs	r0, r3
 800176a:	2314      	movs	r3, #20
 800176c:	001a      	movs	r2, r3
 800176e:	2100      	movs	r1, #0
 8001770:	f006 fc84 	bl	800807c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001774:	2410      	movs	r4, #16
 8001776:	193b      	adds	r3, r7, r4
 8001778:	0018      	movs	r0, r3
 800177a:	2334      	movs	r3, #52	; 0x34
 800177c:	001a      	movs	r2, r3
 800177e:	2100      	movs	r1, #0
 8001780:	f006 fc7c 	bl	800807c <memset>
  if(huart->Instance==USART2)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a26      	ldr	r2, [pc, #152]	; (8001824 <HAL_UART_MspInit+0xc8>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d146      	bne.n	800181c <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800178e:	193b      	adds	r3, r7, r4
 8001790:	2202      	movs	r2, #2
 8001792:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001794:	193b      	adds	r3, r7, r4
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800179a:	193b      	adds	r3, r7, r4
 800179c:	0018      	movs	r0, r3
 800179e:	f002 fd2d 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 80017a2:	1e03      	subs	r3, r0, #0
 80017a4:	d001      	beq.n	80017aa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80017a6:	f7ff fe3b 	bl	8001420 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017aa:	4b1f      	ldr	r3, [pc, #124]	; (8001828 <HAL_UART_MspInit+0xcc>)
 80017ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017ae:	4b1e      	ldr	r3, [pc, #120]	; (8001828 <HAL_UART_MspInit+0xcc>)
 80017b0:	2180      	movs	r1, #128	; 0x80
 80017b2:	0289      	lsls	r1, r1, #10
 80017b4:	430a      	orrs	r2, r1
 80017b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80017b8:	4b1b      	ldr	r3, [pc, #108]	; (8001828 <HAL_UART_MspInit+0xcc>)
 80017ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017bc:	2380      	movs	r3, #128	; 0x80
 80017be:	029b      	lsls	r3, r3, #10
 80017c0:	4013      	ands	r3, r2
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c6:	4b18      	ldr	r3, [pc, #96]	; (8001828 <HAL_UART_MspInit+0xcc>)
 80017c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017ca:	4b17      	ldr	r3, [pc, #92]	; (8001828 <HAL_UART_MspInit+0xcc>)
 80017cc:	2101      	movs	r1, #1
 80017ce:	430a      	orrs	r2, r1
 80017d0:	635a      	str	r2, [r3, #52]	; 0x34
 80017d2:	4b15      	ldr	r3, [pc, #84]	; (8001828 <HAL_UART_MspInit+0xcc>)
 80017d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d6:	2201      	movs	r2, #1
 80017d8:	4013      	ands	r3, r2
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80017de:	2144      	movs	r1, #68	; 0x44
 80017e0:	187b      	adds	r3, r7, r1
 80017e2:	220c      	movs	r2, #12
 80017e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e6:	187b      	adds	r3, r7, r1
 80017e8:	2202      	movs	r2, #2
 80017ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ec:	187b      	adds	r3, r7, r1
 80017ee:	2201      	movs	r2, #1
 80017f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	187b      	adds	r3, r7, r1
 80017f4:	2200      	movs	r2, #0
 80017f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80017f8:	187b      	adds	r3, r7, r1
 80017fa:	2201      	movs	r2, #1
 80017fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fe:	187a      	adds	r2, r7, r1
 8001800:	23a0      	movs	r3, #160	; 0xa0
 8001802:	05db      	lsls	r3, r3, #23
 8001804:	0011      	movs	r1, r2
 8001806:	0018      	movs	r0, r3
 8001808:	f001 f988 	bl	8002b1c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800180c:	2200      	movs	r2, #0
 800180e:	2100      	movs	r1, #0
 8001810:	201c      	movs	r0, #28
 8001812:	f001 f885 	bl	8002920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001816:	201c      	movs	r0, #28
 8001818:	f001 f897 	bl	800294a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800181c:	46c0      	nop			; (mov r8, r8)
 800181e:	46bd      	mov	sp, r7
 8001820:	b017      	add	sp, #92	; 0x5c
 8001822:	bd90      	pop	{r4, r7, pc}
 8001824:	40004400 	.word	0x40004400
 8001828:	40021000 	.word	0x40021000

0800182c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001830:	e7fe      	b.n	8001830 <NMI_Handler+0x4>

08001832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001836:	e7fe      	b.n	8001836 <HardFault_Handler+0x4>

08001838 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800183c:	46c0      	nop			; (mov r8, r8)
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001846:	46c0      	nop			; (mov r8, r8)
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001850:	f000 f910 	bl	8001a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001854:	46c0      	nop			; (mov r8, r8)
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001860:	4b03      	ldr	r3, [pc, #12]	; (8001870 <TIM2_IRQHandler+0x14>)
 8001862:	0018      	movs	r0, r3
 8001864:	f003 f880 	bl	8004968 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001868:	46c0      	nop			; (mov r8, r8)
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			; (mov r8, r8)
 8001870:	20000134 	.word	0x20000134

08001874 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001878:	4b03      	ldr	r3, [pc, #12]	; (8001888 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 800187a:	0018      	movs	r0, r3
 800187c:	f003 f874 	bl	8004968 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8001880:	46c0      	nop			; (mov r8, r8)
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	46c0      	nop			; (mov r8, r8)
 8001888:	200001cc 	.word	0x200001cc

0800188c <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 interrupts (LPTIM2 interrupt through EXTI line 30).
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */

  /* USER CODE END TIM7_LPTIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001890:	4b03      	ldr	r3, [pc, #12]	; (80018a0 <TIM7_LPTIM2_IRQHandler+0x14>)
 8001892:	0018      	movs	r0, r3
 8001894:	f003 f868 	bl	8004968 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 8001898:	46c0      	nop			; (mov r8, r8)
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	20000218 	.word	0x20000218

080018a4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80018a8:	4b03      	ldr	r3, [pc, #12]	; (80018b8 <TIM14_IRQHandler+0x14>)
 80018aa:	0018      	movs	r0, r3
 80018ac:	f003 f85c 	bl	8004968 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80018b0:	46c0      	nop			; (mov r8, r8)
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			; (mov r8, r8)
 80018b8:	20000264 	.word	0x20000264

080018bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018c0:	4b03      	ldr	r3, [pc, #12]	; (80018d0 <USART2_IRQHandler+0x14>)
 80018c2:	0018      	movs	r0, r3
 80018c4:	f004 f93e 	bl	8005b44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018c8:	46c0      	nop			; (mov r8, r8)
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	46c0      	nop			; (mov r8, r8)
 80018d0:	200002b0 	.word	0x200002b0

080018d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018dc:	4a14      	ldr	r2, [pc, #80]	; (8001930 <_sbrk+0x5c>)
 80018de:	4b15      	ldr	r3, [pc, #84]	; (8001934 <_sbrk+0x60>)
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018e8:	4b13      	ldr	r3, [pc, #76]	; (8001938 <_sbrk+0x64>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d102      	bne.n	80018f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018f0:	4b11      	ldr	r3, [pc, #68]	; (8001938 <_sbrk+0x64>)
 80018f2:	4a12      	ldr	r2, [pc, #72]	; (800193c <_sbrk+0x68>)
 80018f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018f6:	4b10      	ldr	r3, [pc, #64]	; (8001938 <_sbrk+0x64>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	18d3      	adds	r3, r2, r3
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	429a      	cmp	r2, r3
 8001902:	d207      	bcs.n	8001914 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001904:	f006 fbc2 	bl	800808c <__errno>
 8001908:	0003      	movs	r3, r0
 800190a:	220c      	movs	r2, #12
 800190c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800190e:	2301      	movs	r3, #1
 8001910:	425b      	negs	r3, r3
 8001912:	e009      	b.n	8001928 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001914:	4b08      	ldr	r3, [pc, #32]	; (8001938 <_sbrk+0x64>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800191a:	4b07      	ldr	r3, [pc, #28]	; (8001938 <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	18d2      	adds	r2, r2, r3
 8001922:	4b05      	ldr	r3, [pc, #20]	; (8001938 <_sbrk+0x64>)
 8001924:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001926:	68fb      	ldr	r3, [r7, #12]
}
 8001928:	0018      	movs	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	b006      	add	sp, #24
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20009000 	.word	0x20009000
 8001934:	00000400 	.word	0x00000400
 8001938:	200003a4 	.word	0x200003a4
 800193c:	200004f8 	.word	0x200004f8

08001940 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001944:	46c0      	nop			; (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800194c:	480d      	ldr	r0, [pc, #52]	; (8001984 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800194e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001950:	f7ff fff6 	bl	8001940 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001954:	480c      	ldr	r0, [pc, #48]	; (8001988 <LoopForever+0x6>)
  ldr r1, =_edata
 8001956:	490d      	ldr	r1, [pc, #52]	; (800198c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001958:	4a0d      	ldr	r2, [pc, #52]	; (8001990 <LoopForever+0xe>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800195c:	e002      	b.n	8001964 <LoopCopyDataInit>

0800195e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001962:	3304      	adds	r3, #4

08001964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001968:	d3f9      	bcc.n	800195e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196a:	4a0a      	ldr	r2, [pc, #40]	; (8001994 <LoopForever+0x12>)
  ldr r4, =_ebss
 800196c:	4c0a      	ldr	r4, [pc, #40]	; (8001998 <LoopForever+0x16>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001970:	e001      	b.n	8001976 <LoopFillZerobss>

08001972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001974:	3204      	adds	r2, #4

08001976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001978:	d3fb      	bcc.n	8001972 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800197a:	f006 fb8d 	bl	8008098 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800197e:	f7fe fe69 	bl	8000654 <main>

08001982 <LoopForever>:

LoopForever:
  b LoopForever
 8001982:	e7fe      	b.n	8001982 <LoopForever>
  ldr   r0, =_estack
 8001984:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800198c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001990:	08008c50 	.word	0x08008c50
  ldr r2, =_sbss
 8001994:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001998:	200004f8 	.word	0x200004f8

0800199c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800199c:	e7fe      	b.n	800199c <ADC1_COMP_IRQHandler>
	...

080019a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019a6:	1dfb      	adds	r3, r7, #7
 80019a8:	2200      	movs	r2, #0
 80019aa:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019ac:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <HAL_Init+0x3c>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <HAL_Init+0x3c>)
 80019b2:	2180      	movs	r1, #128	; 0x80
 80019b4:	0049      	lsls	r1, r1, #1
 80019b6:	430a      	orrs	r2, r1
 80019b8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019ba:	2000      	movs	r0, #0
 80019bc:	f000 f810 	bl	80019e0 <HAL_InitTick>
 80019c0:	1e03      	subs	r3, r0, #0
 80019c2:	d003      	beq.n	80019cc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80019c4:	1dfb      	adds	r3, r7, #7
 80019c6:	2201      	movs	r2, #1
 80019c8:	701a      	strb	r2, [r3, #0]
 80019ca:	e001      	b.n	80019d0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80019cc:	f7ff fd2e 	bl	800142c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019d0:	1dfb      	adds	r3, r7, #7
 80019d2:	781b      	ldrb	r3, [r3, #0]
}
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b002      	add	sp, #8
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40022000 	.word	0x40022000

080019e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e0:	b590      	push	{r4, r7, lr}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019e8:	230f      	movs	r3, #15
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	2200      	movs	r2, #0
 80019ee:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80019f0:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <HAL_InitTick+0x88>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d02b      	beq.n	8001a50 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80019f8:	4b1c      	ldr	r3, [pc, #112]	; (8001a6c <HAL_InitTick+0x8c>)
 80019fa:	681c      	ldr	r4, [r3, #0]
 80019fc:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <HAL_InitTick+0x88>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	0019      	movs	r1, r3
 8001a02:	23fa      	movs	r3, #250	; 0xfa
 8001a04:	0098      	lsls	r0, r3, #2
 8001a06:	f7fe fb99 	bl	800013c <__udivsi3>
 8001a0a:	0003      	movs	r3, r0
 8001a0c:	0019      	movs	r1, r3
 8001a0e:	0020      	movs	r0, r4
 8001a10:	f7fe fb94 	bl	800013c <__udivsi3>
 8001a14:	0003      	movs	r3, r0
 8001a16:	0018      	movs	r0, r3
 8001a18:	f000 ffa7 	bl	800296a <HAL_SYSTICK_Config>
 8001a1c:	1e03      	subs	r3, r0, #0
 8001a1e:	d112      	bne.n	8001a46 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b03      	cmp	r3, #3
 8001a24:	d80a      	bhi.n	8001a3c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	2301      	movs	r3, #1
 8001a2a:	425b      	negs	r3, r3
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	0018      	movs	r0, r3
 8001a30:	f000 ff76 	bl	8002920 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a34:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <HAL_InitTick+0x90>)
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	e00d      	b.n	8001a58 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001a3c:	230f      	movs	r3, #15
 8001a3e:	18fb      	adds	r3, r7, r3
 8001a40:	2201      	movs	r2, #1
 8001a42:	701a      	strb	r2, [r3, #0]
 8001a44:	e008      	b.n	8001a58 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a46:	230f      	movs	r3, #15
 8001a48:	18fb      	adds	r3, r7, r3
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
 8001a4e:	e003      	b.n	8001a58 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a50:	230f      	movs	r3, #15
 8001a52:	18fb      	adds	r3, r7, r3
 8001a54:	2201      	movs	r2, #1
 8001a56:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001a58:	230f      	movs	r3, #15
 8001a5a:	18fb      	adds	r3, r7, r3
 8001a5c:	781b      	ldrb	r3, [r3, #0]
}
 8001a5e:	0018      	movs	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	b005      	add	sp, #20
 8001a64:	bd90      	pop	{r4, r7, pc}
 8001a66:	46c0      	nop			; (mov r8, r8)
 8001a68:	2000000c 	.word	0x2000000c
 8001a6c:	20000004 	.word	0x20000004
 8001a70:	20000008 	.word	0x20000008

08001a74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a78:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <HAL_IncTick+0x1c>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	001a      	movs	r2, r3
 8001a7e:	4b05      	ldr	r3, [pc, #20]	; (8001a94 <HAL_IncTick+0x20>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	18d2      	adds	r2, r2, r3
 8001a84:	4b03      	ldr	r3, [pc, #12]	; (8001a94 <HAL_IncTick+0x20>)
 8001a86:	601a      	str	r2, [r3, #0]
}
 8001a88:	46c0      	nop			; (mov r8, r8)
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	46c0      	nop			; (mov r8, r8)
 8001a90:	2000000c 	.word	0x2000000c
 8001a94:	200003a8 	.word	0x200003a8

08001a98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a9c:	4b02      	ldr	r3, [pc, #8]	; (8001aa8 <HAL_GetTick+0x10>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
}
 8001aa0:	0018      	movs	r0, r3
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	46c0      	nop			; (mov r8, r8)
 8001aa8:	200003a8 	.word	0x200003a8

08001aac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ab4:	f7ff fff0 	bl	8001a98 <HAL_GetTick>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	d005      	beq.n	8001ad2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ac6:	4b0a      	ldr	r3, [pc, #40]	; (8001af0 <HAL_Delay+0x44>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	001a      	movs	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	189b      	adds	r3, r3, r2
 8001ad0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ad2:	46c0      	nop			; (mov r8, r8)
 8001ad4:	f7ff ffe0 	bl	8001a98 <HAL_GetTick>
 8001ad8:	0002      	movs	r2, r0
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d8f7      	bhi.n	8001ad4 <HAL_Delay+0x28>
  {
  }
}
 8001ae4:	46c0      	nop			; (mov r8, r8)
 8001ae6:	46c0      	nop			; (mov r8, r8)
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	b004      	add	sp, #16
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	46c0      	nop			; (mov r8, r8)
 8001af0:	2000000c 	.word	0x2000000c

08001af4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001afc:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a06      	ldr	r2, [pc, #24]	; (8001b1c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001b02:	4013      	ands	r3, r2
 8001b04:	0019      	movs	r1, r3
 8001b06:	4b04      	ldr	r3, [pc, #16]	; (8001b18 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	430a      	orrs	r2, r1
 8001b0c:	601a      	str	r2, [r3, #0]
}
 8001b0e:	46c0      	nop			; (mov r8, r8)
 8001b10:	46bd      	mov	sp, r7
 8001b12:	b002      	add	sp, #8
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	40010000 	.word	0x40010000
 8001b1c:	fffff9ff 	.word	0xfffff9ff

08001b20 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a05      	ldr	r2, [pc, #20]	; (8001b44 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001b30:	401a      	ands	r2, r3
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	431a      	orrs	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	601a      	str	r2, [r3, #0]
}
 8001b3a:	46c0      	nop			; (mov r8, r8)
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	b002      	add	sp, #8
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	46c0      	nop			; (mov r8, r8)
 8001b44:	fe3fffff 	.word	0xfe3fffff

08001b48 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	23e0      	movs	r3, #224	; 0xe0
 8001b56:	045b      	lsls	r3, r3, #17
 8001b58:	4013      	ands	r3, r2
}
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b002      	add	sp, #8
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b084      	sub	sp, #16
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	60f8      	str	r0, [r7, #12]
 8001b6a:	60b9      	str	r1, [r7, #8]
 8001b6c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	2104      	movs	r1, #4
 8001b76:	400a      	ands	r2, r1
 8001b78:	2107      	movs	r1, #7
 8001b7a:	4091      	lsls	r1, r2
 8001b7c:	000a      	movs	r2, r1
 8001b7e:	43d2      	mvns	r2, r2
 8001b80:	401a      	ands	r2, r3
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	2104      	movs	r1, #4
 8001b86:	400b      	ands	r3, r1
 8001b88:	6879      	ldr	r1, [r7, #4]
 8001b8a:	4099      	lsls	r1, r3
 8001b8c:	000b      	movs	r3, r1
 8001b8e:	431a      	orrs	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001b94:	46c0      	nop			; (mov r8, r8)
 8001b96:	46bd      	mov	sp, r7
 8001b98:	b004      	add	sp, #16
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	683a      	ldr	r2, [r7, #0]
 8001bac:	2104      	movs	r1, #4
 8001bae:	400a      	ands	r2, r1
 8001bb0:	2107      	movs	r1, #7
 8001bb2:	4091      	lsls	r1, r2
 8001bb4:	000a      	movs	r2, r1
 8001bb6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	2104      	movs	r1, #4
 8001bbc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001bbe:	40da      	lsrs	r2, r3
 8001bc0:	0013      	movs	r3, r2
}
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	b002      	add	sp, #8
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	23c0      	movs	r3, #192	; 0xc0
 8001bd8:	011b      	lsls	r3, r3, #4
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d101      	bne.n	8001be2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001bde:	2301      	movs	r3, #1
 8001be0:	e000      	b.n	8001be4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	0018      	movs	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	b002      	add	sp, #8
 8001bea:	bd80      	pop	{r7, pc}

08001bec <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	211f      	movs	r1, #31
 8001c00:	400a      	ands	r2, r1
 8001c02:	210f      	movs	r1, #15
 8001c04:	4091      	lsls	r1, r2
 8001c06:	000a      	movs	r2, r1
 8001c08:	43d2      	mvns	r2, r2
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	0e9b      	lsrs	r3, r3, #26
 8001c10:	210f      	movs	r1, #15
 8001c12:	4019      	ands	r1, r3
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	201f      	movs	r0, #31
 8001c18:	4003      	ands	r3, r0
 8001c1a:	4099      	lsls	r1, r3
 8001c1c:	000b      	movs	r3, r1
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c24:	46c0      	nop			; (mov r8, r8)
 8001c26:	46bd      	mov	sp, r7
 8001c28:	b004      	add	sp, #16
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	035b      	lsls	r3, r3, #13
 8001c3e:	0b5b      	lsrs	r3, r3, #13
 8001c40:	431a      	orrs	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b002      	add	sp, #8
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5c:	683a      	ldr	r2, [r7, #0]
 8001c5e:	0352      	lsls	r2, r2, #13
 8001c60:	0b52      	lsrs	r2, r2, #13
 8001c62:	43d2      	mvns	r2, r2
 8001c64:	401a      	ands	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c6a:	46c0      	nop			; (mov r8, r8)
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	b002      	add	sp, #8
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	695b      	ldr	r3, [r3, #20]
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	0212      	lsls	r2, r2, #8
 8001c88:	43d2      	mvns	r2, r2
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	021b      	lsls	r3, r3, #8
 8001c90:	6879      	ldr	r1, [r7, #4]
 8001c92:	400b      	ands	r3, r1
 8001c94:	4904      	ldr	r1, [pc, #16]	; (8001ca8 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001c96:	400b      	ands	r3, r1
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001c9e:	46c0      	nop			; (mov r8, r8)
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	b004      	add	sp, #16
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	07ffff00 	.word	0x07ffff00

08001cac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	4a05      	ldr	r2, [pc, #20]	; (8001cd0 <LL_ADC_EnableInternalRegulator+0x24>)
 8001cba:	4013      	ands	r3, r2
 8001cbc:	2280      	movs	r2, #128	; 0x80
 8001cbe:	0552      	lsls	r2, r2, #21
 8001cc0:	431a      	orrs	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001cc6:	46c0      	nop			; (mov r8, r8)
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	b002      	add	sp, #8
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	6fffffe8 	.word	0x6fffffe8

08001cd4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	055b      	lsls	r3, r3, #21
 8001ce4:	401a      	ands	r2, r3
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	055b      	lsls	r3, r3, #21
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d101      	bne.n	8001cf2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	b002      	add	sp, #8
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	4a04      	ldr	r2, [pc, #16]	; (8001d1c <LL_ADC_Enable+0x20>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	431a      	orrs	r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001d14:	46c0      	nop			; (mov r8, r8)
 8001d16:	46bd      	mov	sp, r7
 8001d18:	b002      	add	sp, #8
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	7fffffe8 	.word	0x7fffffe8

08001d20 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	4013      	ands	r3, r2
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d101      	bne.n	8001d38 <LL_ADC_IsEnabled+0x18>
 8001d34:	2301      	movs	r3, #1
 8001d36:	e000      	b.n	8001d3a <LL_ADC_IsEnabled+0x1a>
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b002      	add	sp, #8
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	4a04      	ldr	r2, [pc, #16]	; (8001d64 <LL_ADC_REG_StartConversion+0x20>)
 8001d52:	4013      	ands	r3, r2
 8001d54:	2204      	movs	r2, #4
 8001d56:	431a      	orrs	r2, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001d5c:	46c0      	nop			; (mov r8, r8)
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	b002      	add	sp, #8
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	7fffffe8 	.word	0x7fffffe8

08001d68 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2204      	movs	r2, #4
 8001d76:	4013      	ands	r3, r2
 8001d78:	2b04      	cmp	r3, #4
 8001d7a:	d101      	bne.n	8001d80 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e000      	b.n	8001d82 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	0018      	movs	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	b002      	add	sp, #8
 8001d88:	bd80      	pop	{r7, pc}
	...

08001d8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b088      	sub	sp, #32
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d94:	231f      	movs	r3, #31
 8001d96:	18fb      	adds	r3, r7, r3
 8001d98:	2200      	movs	r2, #0
 8001d9a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e17f      	b.n	80020b2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d10a      	bne.n	8001dd0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	f7ff fb5d 	bl	800147c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2254      	movs	r2, #84	; 0x54
 8001dcc:	2100      	movs	r1, #0
 8001dce:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	0018      	movs	r0, r3
 8001dd6:	f7ff ff7d 	bl	8001cd4 <LL_ADC_IsInternalRegulatorEnabled>
 8001dda:	1e03      	subs	r3, r0, #0
 8001ddc:	d115      	bne.n	8001e0a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	0018      	movs	r0, r3
 8001de4:	f7ff ff62 	bl	8001cac <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001de8:	4bb4      	ldr	r3, [pc, #720]	; (80020bc <HAL_ADC_Init+0x330>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	49b4      	ldr	r1, [pc, #720]	; (80020c0 <HAL_ADC_Init+0x334>)
 8001dee:	0018      	movs	r0, r3
 8001df0:	f7fe f9a4 	bl	800013c <__udivsi3>
 8001df4:	0003      	movs	r3, r0
 8001df6:	3301      	adds	r3, #1
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001dfc:	e002      	b.n	8001e04 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	3b01      	subs	r3, #1
 8001e02:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f9      	bne.n	8001dfe <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f7ff ff60 	bl	8001cd4 <LL_ADC_IsInternalRegulatorEnabled>
 8001e14:	1e03      	subs	r3, r0, #0
 8001e16:	d10f      	bne.n	8001e38 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e1c:	2210      	movs	r2, #16
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e28:	2201      	movs	r2, #1
 8001e2a:	431a      	orrs	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001e30:	231f      	movs	r3, #31
 8001e32:	18fb      	adds	r3, r7, r3
 8001e34:	2201      	movs	r2, #1
 8001e36:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f7ff ff93 	bl	8001d68 <LL_ADC_REG_IsConversionOngoing>
 8001e42:	0003      	movs	r3, r0
 8001e44:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e4a:	2210      	movs	r2, #16
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d000      	beq.n	8001e52 <HAL_ADC_Init+0xc6>
 8001e50:	e122      	b.n	8002098 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d000      	beq.n	8001e5a <HAL_ADC_Init+0xce>
 8001e58:	e11e      	b.n	8002098 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5e:	4a99      	ldr	r2, [pc, #612]	; (80020c4 <HAL_ADC_Init+0x338>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	2202      	movs	r2, #2
 8001e64:	431a      	orrs	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f7ff ff56 	bl	8001d20 <LL_ADC_IsEnabled>
 8001e74:	1e03      	subs	r3, r0, #0
 8001e76:	d000      	beq.n	8001e7a <HAL_ADC_Init+0xee>
 8001e78:	e0ad      	b.n	8001fd6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	7e1b      	ldrb	r3, [r3, #24]
 8001e82:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001e84:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	7e5b      	ldrb	r3, [r3, #25]
 8001e8a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001e8c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	7e9b      	ldrb	r3, [r3, #26]
 8001e92:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001e94:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d002      	beq.n	8001ea4 <HAL_ADC_Init+0x118>
 8001e9e:	2380      	movs	r3, #128	; 0x80
 8001ea0:	015b      	lsls	r3, r3, #5
 8001ea2:	e000      	b.n	8001ea6 <HAL_ADC_Init+0x11a>
 8001ea4:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001ea6:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001eac:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	da04      	bge.n	8001ec0 <HAL_ADC_Init+0x134>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	085b      	lsrs	r3, r3, #1
 8001ebe:	e001      	b.n	8001ec4 <HAL_ADC_Init+0x138>
 8001ec0:	2380      	movs	r3, #128	; 0x80
 8001ec2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001ec4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	212c      	movs	r1, #44	; 0x2c
 8001eca:	5c5b      	ldrb	r3, [r3, r1]
 8001ecc:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001ece:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2220      	movs	r2, #32
 8001eda:	5c9b      	ldrb	r3, [r3, r2]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d115      	bne.n	8001f0c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	7e9b      	ldrb	r3, [r3, #26]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d105      	bne.n	8001ef4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	2280      	movs	r2, #128	; 0x80
 8001eec:	0252      	lsls	r2, r2, #9
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
 8001ef2:	e00b      	b.n	8001f0c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef8:	2220      	movs	r2, #32
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f04:	2201      	movs	r2, #1
 8001f06:	431a      	orrs	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d00a      	beq.n	8001f2a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f18:	23e0      	movs	r3, #224	; 0xe0
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001f22:	4313      	orrs	r3, r2
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	4a65      	ldr	r2, [pc, #404]	; (80020c8 <HAL_ADC_Init+0x33c>)
 8001f32:	4013      	ands	r3, r2
 8001f34:	0019      	movs	r1, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	0f9b      	lsrs	r3, r3, #30
 8001f46:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	223c      	movs	r2, #60	; 0x3c
 8001f58:	5c9b      	ldrb	r3, [r3, r2]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d111      	bne.n	8001f82 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	0f9b      	lsrs	r3, r3, #30
 8001f64:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f6a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001f70:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001f76:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	4a50      	ldr	r2, [pc, #320]	; (80020cc <HAL_ADC_Init+0x340>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	0019      	movs	r1, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	430a      	orrs	r2, r1
 8001f96:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	23c0      	movs	r3, #192	; 0xc0
 8001f9e:	061b      	lsls	r3, r3, #24
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d018      	beq.n	8001fd6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	05db      	lsls	r3, r3, #23
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d012      	beq.n	8001fd6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001fb4:	2380      	movs	r3, #128	; 0x80
 8001fb6:	061b      	lsls	r3, r3, #24
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d00c      	beq.n	8001fd6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001fbc:	4b44      	ldr	r3, [pc, #272]	; (80020d0 <HAL_ADC_Init+0x344>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a44      	ldr	r2, [pc, #272]	; (80020d4 <HAL_ADC_Init+0x348>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	0019      	movs	r1, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685a      	ldr	r2, [r3, #4]
 8001fca:	23f0      	movs	r3, #240	; 0xf0
 8001fcc:	039b      	lsls	r3, r3, #14
 8001fce:	401a      	ands	r2, r3
 8001fd0:	4b3f      	ldr	r3, [pc, #252]	; (80020d0 <HAL_ADC_Init+0x344>)
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6818      	ldr	r0, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fde:	001a      	movs	r2, r3
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	f7ff fdbe 	bl	8001b62 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fee:	493a      	ldr	r1, [pc, #232]	; (80020d8 <HAL_ADC_Init+0x34c>)
 8001ff0:	001a      	movs	r2, r3
 8001ff2:	f7ff fdb6 	bl	8001b62 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d109      	bne.n	8002012 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2110      	movs	r1, #16
 800200a:	4249      	negs	r1, r1
 800200c:	430a      	orrs	r2, r1
 800200e:	629a      	str	r2, [r3, #40]	; 0x28
 8002010:	e018      	b.n	8002044 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	691a      	ldr	r2, [r3, #16]
 8002016:	2380      	movs	r3, #128	; 0x80
 8002018:	039b      	lsls	r3, r3, #14
 800201a:	429a      	cmp	r2, r3
 800201c:	d112      	bne.n	8002044 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	69db      	ldr	r3, [r3, #28]
 8002028:	3b01      	subs	r3, #1
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	221c      	movs	r2, #28
 800202e:	4013      	ands	r3, r2
 8002030:	2210      	movs	r2, #16
 8002032:	4252      	negs	r2, r2
 8002034:	409a      	lsls	r2, r3
 8002036:	0011      	movs	r1, r2
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2100      	movs	r1, #0
 800204a:	0018      	movs	r0, r3
 800204c:	f7ff fda6 	bl	8001b9c <LL_ADC_GetSamplingTimeCommonChannels>
 8002050:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002056:	429a      	cmp	r2, r3
 8002058:	d10b      	bne.n	8002072 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002064:	2203      	movs	r2, #3
 8002066:	4393      	bics	r3, r2
 8002068:	2201      	movs	r2, #1
 800206a:	431a      	orrs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002070:	e01c      	b.n	80020ac <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002076:	2212      	movs	r2, #18
 8002078:	4393      	bics	r3, r2
 800207a:	2210      	movs	r2, #16
 800207c:	431a      	orrs	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002086:	2201      	movs	r2, #1
 8002088:	431a      	orrs	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800208e:	231f      	movs	r3, #31
 8002090:	18fb      	adds	r3, r7, r3
 8002092:	2201      	movs	r2, #1
 8002094:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002096:	e009      	b.n	80020ac <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209c:	2210      	movs	r2, #16
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80020a4:	231f      	movs	r3, #31
 80020a6:	18fb      	adds	r3, r7, r3
 80020a8:	2201      	movs	r2, #1
 80020aa:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80020ac:	231f      	movs	r3, #31
 80020ae:	18fb      	adds	r3, r7, r3
 80020b0:	781b      	ldrb	r3, [r3, #0]
}
 80020b2:	0018      	movs	r0, r3
 80020b4:	46bd      	mov	sp, r7
 80020b6:	b008      	add	sp, #32
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	20000004 	.word	0x20000004
 80020c0:	00030d40 	.word	0x00030d40
 80020c4:	fffffefd 	.word	0xfffffefd
 80020c8:	ffde0201 	.word	0xffde0201
 80020cc:	1ffffc02 	.word	0x1ffffc02
 80020d0:	40012708 	.word	0x40012708
 80020d4:	ffc3ffff 	.word	0xffc3ffff
 80020d8:	07ffff04 	.word	0x07ffff04

080020dc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	695b      	ldr	r3, [r3, #20]
 80020ea:	2b08      	cmp	r3, #8
 80020ec:	d102      	bne.n	80020f4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80020ee:	2308      	movs	r3, #8
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	e00f      	b.n	8002114 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	2201      	movs	r2, #1
 80020fc:	4013      	ands	r3, r2
 80020fe:	d007      	beq.n	8002110 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002104:	2220      	movs	r2, #32
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e072      	b.n	80021f6 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002110:	2304      	movs	r3, #4
 8002112:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002114:	f7ff fcc0 	bl	8001a98 <HAL_GetTick>
 8002118:	0003      	movs	r3, r0
 800211a:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800211c:	e01f      	b.n	800215e <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	3301      	adds	r3, #1
 8002122:	d01c      	beq.n	800215e <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002124:	f7ff fcb8 	bl	8001a98 <HAL_GetTick>
 8002128:	0002      	movs	r2, r0
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	429a      	cmp	r2, r3
 8002132:	d302      	bcc.n	800213a <HAL_ADC_PollForConversion+0x5e>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d111      	bne.n	800215e <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	4013      	ands	r3, r2
 8002144:	d10b      	bne.n	800215e <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800214a:	2204      	movs	r2, #4
 800214c:	431a      	orrs	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2254      	movs	r2, #84	; 0x54
 8002156:	2100      	movs	r1, #0
 8002158:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e04b      	b.n	80021f6 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	4013      	ands	r3, r2
 8002168:	d0d9      	beq.n	800211e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216e:	2280      	movs	r2, #128	; 0x80
 8002170:	0092      	lsls	r2, r2, #2
 8002172:	431a      	orrs	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	0018      	movs	r0, r3
 800217e:	f7ff fd24 	bl	8001bca <LL_ADC_REG_IsTriggerSourceSWStart>
 8002182:	1e03      	subs	r3, r0, #0
 8002184:	d02e      	beq.n	80021e4 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	7e9b      	ldrb	r3, [r3, #26]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d12a      	bne.n	80021e4 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2208      	movs	r2, #8
 8002196:	4013      	ands	r3, r2
 8002198:	2b08      	cmp	r3, #8
 800219a:	d123      	bne.n	80021e4 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	0018      	movs	r0, r3
 80021a2:	f7ff fde1 	bl	8001d68 <LL_ADC_REG_IsConversionOngoing>
 80021a6:	1e03      	subs	r3, r0, #0
 80021a8:	d110      	bne.n	80021cc <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	210c      	movs	r1, #12
 80021b6:	438a      	bics	r2, r1
 80021b8:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021be:	4a10      	ldr	r2, [pc, #64]	; (8002200 <HAL_ADC_PollForConversion+0x124>)
 80021c0:	4013      	ands	r3, r2
 80021c2:	2201      	movs	r2, #1
 80021c4:	431a      	orrs	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	659a      	str	r2, [r3, #88]	; 0x58
 80021ca:	e00b      	b.n	80021e4 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d0:	2220      	movs	r2, #32
 80021d2:	431a      	orrs	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021dc:	2201      	movs	r2, #1
 80021de:	431a      	orrs	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	7e1b      	ldrb	r3, [r3, #24]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d103      	bne.n	80021f4 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	220c      	movs	r2, #12
 80021f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	0018      	movs	r0, r3
 80021f8:	46bd      	mov	sp, r7
 80021fa:	b004      	add	sp, #16
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	fffffefe 	.word	0xfffffefe

08002204 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002204:	b5b0      	push	{r4, r5, r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	0018      	movs	r0, r3
 8002212:	f7ff fda9 	bl	8001d68 <LL_ADC_REG_IsConversionOngoing>
 8002216:	1e03      	subs	r3, r0, #0
 8002218:	d15f      	bne.n	80022da <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2254      	movs	r2, #84	; 0x54
 800221e:	5c9b      	ldrb	r3, [r3, r2]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d101      	bne.n	8002228 <HAL_ADC_Start_IT+0x24>
 8002224:	2302      	movs	r3, #2
 8002226:	e05f      	b.n	80022e8 <HAL_ADC_Start_IT+0xe4>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2254      	movs	r2, #84	; 0x54
 800222c:	2101      	movs	r1, #1
 800222e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002230:	250f      	movs	r5, #15
 8002232:	197c      	adds	r4, r7, r5
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	0018      	movs	r0, r3
 8002238:	f000 fa40 	bl	80026bc <ADC_Enable>
 800223c:	0003      	movs	r3, r0
 800223e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002240:	197b      	adds	r3, r7, r5
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d143      	bne.n	80022d0 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800224c:	4a28      	ldr	r2, [pc, #160]	; (80022f0 <HAL_ADC_Start_IT+0xec>)
 800224e:	4013      	ands	r3, r2
 8002250:	2280      	movs	r2, #128	; 0x80
 8002252:	0052      	lsls	r2, r2, #1
 8002254:	431a      	orrs	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	221c      	movs	r2, #28
 8002266:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2254      	movs	r2, #84	; 0x54
 800226c:	2100      	movs	r1, #0
 800226e:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	211c      	movs	r1, #28
 800227c:	438a      	bics	r2, r1
 800227e:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	695b      	ldr	r3, [r3, #20]
 8002284:	2b08      	cmp	r3, #8
 8002286:	d108      	bne.n	800229a <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	685a      	ldr	r2, [r3, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2108      	movs	r1, #8
 8002294:	430a      	orrs	r2, r1
 8002296:	605a      	str	r2, [r3, #4]
          break;
 8002298:	e008      	b.n	80022ac <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2104      	movs	r1, #4
 80022a6:	430a      	orrs	r2, r1
 80022a8:	605a      	str	r2, [r3, #4]
          break;
 80022aa:	46c0      	nop			; (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d107      	bne.n	80022c4 <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2110      	movs	r1, #16
 80022c0:	430a      	orrs	r2, r1
 80022c2:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	0018      	movs	r0, r3
 80022ca:	f7ff fd3b 	bl	8001d44 <LL_ADC_REG_StartConversion>
 80022ce:	e008      	b.n	80022e2 <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2254      	movs	r2, #84	; 0x54
 80022d4:	2100      	movs	r1, #0
 80022d6:	5499      	strb	r1, [r3, r2]
 80022d8:	e003      	b.n	80022e2 <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80022da:	230f      	movs	r3, #15
 80022dc:	18fb      	adds	r3, r7, r3
 80022de:	2202      	movs	r2, #2
 80022e0:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80022e2:	230f      	movs	r3, #15
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	781b      	ldrb	r3, [r3, #0]
}
 80022e8:	0018      	movs	r0, r3
 80022ea:	46bd      	mov	sp, r7
 80022ec:	b004      	add	sp, #16
 80022ee:	bdb0      	pop	{r4, r5, r7, pc}
 80022f0:	fffff0fe 	.word	0xfffff0fe

080022f4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002302:	0018      	movs	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	b002      	add	sp, #8
 8002308:	bd80      	pop	{r7, pc}
	...

0800230c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002316:	2317      	movs	r3, #23
 8002318:	18fb      	adds	r3, r7, r3
 800231a:	2200      	movs	r2, #0
 800231c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2254      	movs	r2, #84	; 0x54
 8002326:	5c9b      	ldrb	r3, [r3, r2]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d101      	bne.n	8002330 <HAL_ADC_ConfigChannel+0x24>
 800232c:	2302      	movs	r3, #2
 800232e:	e1c0      	b.n	80026b2 <HAL_ADC_ConfigChannel+0x3a6>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2254      	movs	r2, #84	; 0x54
 8002334:	2101      	movs	r1, #1
 8002336:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	0018      	movs	r0, r3
 800233e:	f7ff fd13 	bl	8001d68 <LL_ADC_REG_IsConversionOngoing>
 8002342:	1e03      	subs	r3, r0, #0
 8002344:	d000      	beq.n	8002348 <HAL_ADC_ConfigChannel+0x3c>
 8002346:	e1a3      	b.n	8002690 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b02      	cmp	r3, #2
 800234e:	d100      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x46>
 8002350:	e143      	b.n	80025da <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691a      	ldr	r2, [r3, #16]
 8002356:	2380      	movs	r3, #128	; 0x80
 8002358:	061b      	lsls	r3, r3, #24
 800235a:	429a      	cmp	r2, r3
 800235c:	d004      	beq.n	8002368 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002362:	4ac1      	ldr	r2, [pc, #772]	; (8002668 <HAL_ADC_ConfigChannel+0x35c>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d108      	bne.n	800237a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	0019      	movs	r1, r3
 8002372:	0010      	movs	r0, r2
 8002374:	f7ff fc5a 	bl	8001c2c <LL_ADC_REG_SetSequencerChAdd>
 8002378:	e0c9      	b.n	800250e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	211f      	movs	r1, #31
 8002384:	400b      	ands	r3, r1
 8002386:	210f      	movs	r1, #15
 8002388:	4099      	lsls	r1, r3
 800238a:	000b      	movs	r3, r1
 800238c:	43db      	mvns	r3, r3
 800238e:	4013      	ands	r3, r2
 8002390:	0019      	movs	r1, r3
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	035b      	lsls	r3, r3, #13
 8002398:	0b5b      	lsrs	r3, r3, #13
 800239a:	d105      	bne.n	80023a8 <HAL_ADC_ConfigChannel+0x9c>
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	0e9b      	lsrs	r3, r3, #26
 80023a2:	221f      	movs	r2, #31
 80023a4:	4013      	ands	r3, r2
 80023a6:	e098      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2201      	movs	r2, #1
 80023ae:	4013      	ands	r3, r2
 80023b0:	d000      	beq.n	80023b4 <HAL_ADC_ConfigChannel+0xa8>
 80023b2:	e091      	b.n	80024d8 <HAL_ADC_ConfigChannel+0x1cc>
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2202      	movs	r2, #2
 80023ba:	4013      	ands	r3, r2
 80023bc:	d000      	beq.n	80023c0 <HAL_ADC_ConfigChannel+0xb4>
 80023be:	e089      	b.n	80024d4 <HAL_ADC_ConfigChannel+0x1c8>
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2204      	movs	r2, #4
 80023c6:	4013      	ands	r3, r2
 80023c8:	d000      	beq.n	80023cc <HAL_ADC_ConfigChannel+0xc0>
 80023ca:	e081      	b.n	80024d0 <HAL_ADC_ConfigChannel+0x1c4>
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2208      	movs	r2, #8
 80023d2:	4013      	ands	r3, r2
 80023d4:	d000      	beq.n	80023d8 <HAL_ADC_ConfigChannel+0xcc>
 80023d6:	e079      	b.n	80024cc <HAL_ADC_ConfigChannel+0x1c0>
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2210      	movs	r2, #16
 80023de:	4013      	ands	r3, r2
 80023e0:	d000      	beq.n	80023e4 <HAL_ADC_ConfigChannel+0xd8>
 80023e2:	e071      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x1bc>
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2220      	movs	r2, #32
 80023ea:	4013      	ands	r3, r2
 80023ec:	d000      	beq.n	80023f0 <HAL_ADC_ConfigChannel+0xe4>
 80023ee:	e069      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x1b8>
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2240      	movs	r2, #64	; 0x40
 80023f6:	4013      	ands	r3, r2
 80023f8:	d000      	beq.n	80023fc <HAL_ADC_ConfigChannel+0xf0>
 80023fa:	e061      	b.n	80024c0 <HAL_ADC_ConfigChannel+0x1b4>
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2280      	movs	r2, #128	; 0x80
 8002402:	4013      	ands	r3, r2
 8002404:	d000      	beq.n	8002408 <HAL_ADC_ConfigChannel+0xfc>
 8002406:	e059      	b.n	80024bc <HAL_ADC_ConfigChannel+0x1b0>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	2380      	movs	r3, #128	; 0x80
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	4013      	ands	r3, r2
 8002412:	d151      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x1ac>
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	2380      	movs	r3, #128	; 0x80
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	4013      	ands	r3, r2
 800241e:	d149      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x1a8>
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	2380      	movs	r3, #128	; 0x80
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	4013      	ands	r3, r2
 800242a:	d141      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x1a4>
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	011b      	lsls	r3, r3, #4
 8002434:	4013      	ands	r3, r2
 8002436:	d139      	bne.n	80024ac <HAL_ADC_ConfigChannel+0x1a0>
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	2380      	movs	r3, #128	; 0x80
 800243e:	015b      	lsls	r3, r3, #5
 8002440:	4013      	ands	r3, r2
 8002442:	d131      	bne.n	80024a8 <HAL_ADC_ConfigChannel+0x19c>
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	2380      	movs	r3, #128	; 0x80
 800244a:	019b      	lsls	r3, r3, #6
 800244c:	4013      	ands	r3, r2
 800244e:	d129      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x198>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	2380      	movs	r3, #128	; 0x80
 8002456:	01db      	lsls	r3, r3, #7
 8002458:	4013      	ands	r3, r2
 800245a:	d121      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x194>
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	2380      	movs	r3, #128	; 0x80
 8002462:	021b      	lsls	r3, r3, #8
 8002464:	4013      	ands	r3, r2
 8002466:	d119      	bne.n	800249c <HAL_ADC_ConfigChannel+0x190>
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	2380      	movs	r3, #128	; 0x80
 800246e:	025b      	lsls	r3, r3, #9
 8002470:	4013      	ands	r3, r2
 8002472:	d111      	bne.n	8002498 <HAL_ADC_ConfigChannel+0x18c>
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	2380      	movs	r3, #128	; 0x80
 800247a:	029b      	lsls	r3, r3, #10
 800247c:	4013      	ands	r3, r2
 800247e:	d109      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x188>
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	2380      	movs	r3, #128	; 0x80
 8002486:	02db      	lsls	r3, r3, #11
 8002488:	4013      	ands	r3, r2
 800248a:	d001      	beq.n	8002490 <HAL_ADC_ConfigChannel+0x184>
 800248c:	2312      	movs	r3, #18
 800248e:	e024      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 8002490:	2300      	movs	r3, #0
 8002492:	e022      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 8002494:	2311      	movs	r3, #17
 8002496:	e020      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 8002498:	2310      	movs	r3, #16
 800249a:	e01e      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 800249c:	230f      	movs	r3, #15
 800249e:	e01c      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024a0:	230e      	movs	r3, #14
 80024a2:	e01a      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024a4:	230d      	movs	r3, #13
 80024a6:	e018      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024a8:	230c      	movs	r3, #12
 80024aa:	e016      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024ac:	230b      	movs	r3, #11
 80024ae:	e014      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024b0:	230a      	movs	r3, #10
 80024b2:	e012      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024b4:	2309      	movs	r3, #9
 80024b6:	e010      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024b8:	2308      	movs	r3, #8
 80024ba:	e00e      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024bc:	2307      	movs	r3, #7
 80024be:	e00c      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024c0:	2306      	movs	r3, #6
 80024c2:	e00a      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024c4:	2305      	movs	r3, #5
 80024c6:	e008      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024c8:	2304      	movs	r3, #4
 80024ca:	e006      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024cc:	2303      	movs	r3, #3
 80024ce:	e004      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024d0:	2302      	movs	r3, #2
 80024d2:	e002      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <HAL_ADC_ConfigChannel+0x1ce>
 80024d8:	2300      	movs	r3, #0
 80024da:	683a      	ldr	r2, [r7, #0]
 80024dc:	6852      	ldr	r2, [r2, #4]
 80024de:	201f      	movs	r0, #31
 80024e0:	4002      	ands	r2, r0
 80024e2:	4093      	lsls	r3, r2
 80024e4:	000a      	movs	r2, r1
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	089b      	lsrs	r3, r3, #2
 80024f2:	1c5a      	adds	r2, r3, #1
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	69db      	ldr	r3, [r3, #28]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d808      	bhi.n	800250e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6818      	ldr	r0, [r3, #0]
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	6859      	ldr	r1, [r3, #4]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	001a      	movs	r2, r3
 800250a:	f7ff fb6f 	bl	8001bec <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6818      	ldr	r0, [r3, #0]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	6819      	ldr	r1, [r3, #0]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	001a      	movs	r2, r3
 800251c:	f7ff fbaa 	bl	8001c74 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	db00      	blt.n	800252a <HAL_ADC_ConfigChannel+0x21e>
 8002528:	e0bc      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800252a:	4b50      	ldr	r3, [pc, #320]	; (800266c <HAL_ADC_ConfigChannel+0x360>)
 800252c:	0018      	movs	r0, r3
 800252e:	f7ff fb0b 	bl	8001b48 <LL_ADC_GetCommonPathInternalCh>
 8002532:	0003      	movs	r3, r0
 8002534:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a4d      	ldr	r2, [pc, #308]	; (8002670 <HAL_ADC_ConfigChannel+0x364>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d122      	bne.n	8002586 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	2380      	movs	r3, #128	; 0x80
 8002544:	041b      	lsls	r3, r3, #16
 8002546:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002548:	d11d      	bne.n	8002586 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	2280      	movs	r2, #128	; 0x80
 800254e:	0412      	lsls	r2, r2, #16
 8002550:	4313      	orrs	r3, r2
 8002552:	4a46      	ldr	r2, [pc, #280]	; (800266c <HAL_ADC_ConfigChannel+0x360>)
 8002554:	0019      	movs	r1, r3
 8002556:	0010      	movs	r0, r2
 8002558:	f7ff fae2 	bl	8001b20 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800255c:	4b45      	ldr	r3, [pc, #276]	; (8002674 <HAL_ADC_ConfigChannel+0x368>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4945      	ldr	r1, [pc, #276]	; (8002678 <HAL_ADC_ConfigChannel+0x36c>)
 8002562:	0018      	movs	r0, r3
 8002564:	f7fd fdea 	bl	800013c <__udivsi3>
 8002568:	0003      	movs	r3, r0
 800256a:	1c5a      	adds	r2, r3, #1
 800256c:	0013      	movs	r3, r2
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	189b      	adds	r3, r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002576:	e002      	b.n	800257e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	3b01      	subs	r3, #1
 800257c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1f9      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002584:	e08e      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a3c      	ldr	r2, [pc, #240]	; (800267c <HAL_ADC_ConfigChannel+0x370>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d10e      	bne.n	80025ae <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	2380      	movs	r3, #128	; 0x80
 8002594:	045b      	lsls	r3, r3, #17
 8002596:	4013      	ands	r3, r2
 8002598:	d109      	bne.n	80025ae <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	2280      	movs	r2, #128	; 0x80
 800259e:	0452      	lsls	r2, r2, #17
 80025a0:	4313      	orrs	r3, r2
 80025a2:	4a32      	ldr	r2, [pc, #200]	; (800266c <HAL_ADC_ConfigChannel+0x360>)
 80025a4:	0019      	movs	r1, r3
 80025a6:	0010      	movs	r0, r2
 80025a8:	f7ff faba 	bl	8001b20 <LL_ADC_SetCommonPathInternalCh>
 80025ac:	e07a      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a33      	ldr	r2, [pc, #204]	; (8002680 <HAL_ADC_ConfigChannel+0x374>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d000      	beq.n	80025ba <HAL_ADC_ConfigChannel+0x2ae>
 80025b8:	e074      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	2380      	movs	r3, #128	; 0x80
 80025be:	03db      	lsls	r3, r3, #15
 80025c0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80025c2:	d000      	beq.n	80025c6 <HAL_ADC_ConfigChannel+0x2ba>
 80025c4:	e06e      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	2280      	movs	r2, #128	; 0x80
 80025ca:	03d2      	lsls	r2, r2, #15
 80025cc:	4313      	orrs	r3, r2
 80025ce:	4a27      	ldr	r2, [pc, #156]	; (800266c <HAL_ADC_ConfigChannel+0x360>)
 80025d0:	0019      	movs	r1, r3
 80025d2:	0010      	movs	r0, r2
 80025d4:	f7ff faa4 	bl	8001b20 <LL_ADC_SetCommonPathInternalCh>
 80025d8:	e064      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	691a      	ldr	r2, [r3, #16]
 80025de:	2380      	movs	r3, #128	; 0x80
 80025e0:	061b      	lsls	r3, r3, #24
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d004      	beq.n	80025f0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80025ea:	4a1f      	ldr	r2, [pc, #124]	; (8002668 <HAL_ADC_ConfigChannel+0x35c>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d107      	bne.n	8002600 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	0019      	movs	r1, r3
 80025fa:	0010      	movs	r0, r2
 80025fc:	f7ff fb27 	bl	8001c4e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b00      	cmp	r3, #0
 8002606:	da4d      	bge.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002608:	4b18      	ldr	r3, [pc, #96]	; (800266c <HAL_ADC_ConfigChannel+0x360>)
 800260a:	0018      	movs	r0, r3
 800260c:	f7ff fa9c 	bl	8001b48 <LL_ADC_GetCommonPathInternalCh>
 8002610:	0003      	movs	r3, r0
 8002612:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a15      	ldr	r2, [pc, #84]	; (8002670 <HAL_ADC_ConfigChannel+0x364>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d108      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	4a18      	ldr	r2, [pc, #96]	; (8002684 <HAL_ADC_ConfigChannel+0x378>)
 8002622:	4013      	ands	r3, r2
 8002624:	4a11      	ldr	r2, [pc, #68]	; (800266c <HAL_ADC_ConfigChannel+0x360>)
 8002626:	0019      	movs	r1, r3
 8002628:	0010      	movs	r0, r2
 800262a:	f7ff fa79 	bl	8001b20 <LL_ADC_SetCommonPathInternalCh>
 800262e:	e039      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a11      	ldr	r2, [pc, #68]	; (800267c <HAL_ADC_ConfigChannel+0x370>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d108      	bne.n	800264c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	4a12      	ldr	r2, [pc, #72]	; (8002688 <HAL_ADC_ConfigChannel+0x37c>)
 800263e:	4013      	ands	r3, r2
 8002640:	4a0a      	ldr	r2, [pc, #40]	; (800266c <HAL_ADC_ConfigChannel+0x360>)
 8002642:	0019      	movs	r1, r3
 8002644:	0010      	movs	r0, r2
 8002646:	f7ff fa6b 	bl	8001b20 <LL_ADC_SetCommonPathInternalCh>
 800264a:	e02b      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a0b      	ldr	r2, [pc, #44]	; (8002680 <HAL_ADC_ConfigChannel+0x374>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d126      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	4a0c      	ldr	r2, [pc, #48]	; (800268c <HAL_ADC_ConfigChannel+0x380>)
 800265a:	4013      	ands	r3, r2
 800265c:	4a03      	ldr	r2, [pc, #12]	; (800266c <HAL_ADC_ConfigChannel+0x360>)
 800265e:	0019      	movs	r1, r3
 8002660:	0010      	movs	r0, r2
 8002662:	f7ff fa5d 	bl	8001b20 <LL_ADC_SetCommonPathInternalCh>
 8002666:	e01d      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x398>
 8002668:	80000004 	.word	0x80000004
 800266c:	40012708 	.word	0x40012708
 8002670:	b0001000 	.word	0xb0001000
 8002674:	20000004 	.word	0x20000004
 8002678:	00030d40 	.word	0x00030d40
 800267c:	b8004000 	.word	0xb8004000
 8002680:	b4002000 	.word	0xb4002000
 8002684:	ff7fffff 	.word	0xff7fffff
 8002688:	feffffff 	.word	0xfeffffff
 800268c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002694:	2220      	movs	r2, #32
 8002696:	431a      	orrs	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800269c:	2317      	movs	r3, #23
 800269e:	18fb      	adds	r3, r7, r3
 80026a0:	2201      	movs	r2, #1
 80026a2:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2254      	movs	r2, #84	; 0x54
 80026a8:	2100      	movs	r1, #0
 80026aa:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80026ac:	2317      	movs	r3, #23
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	781b      	ldrb	r3, [r3, #0]
}
 80026b2:	0018      	movs	r0, r3
 80026b4:	46bd      	mov	sp, r7
 80026b6:	b006      	add	sp, #24
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	46c0      	nop			; (mov r8, r8)

080026bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	0018      	movs	r0, r3
 80026ce:	f7ff fb27 	bl	8001d20 <LL_ADC_IsEnabled>
 80026d2:	1e03      	subs	r3, r0, #0
 80026d4:	d000      	beq.n	80026d8 <ADC_Enable+0x1c>
 80026d6:	e069      	b.n	80027ac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	4a36      	ldr	r2, [pc, #216]	; (80027b8 <ADC_Enable+0xfc>)
 80026e0:	4013      	ands	r3, r2
 80026e2:	d00d      	beq.n	8002700 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026e8:	2210      	movs	r2, #16
 80026ea:	431a      	orrs	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f4:	2201      	movs	r2, #1
 80026f6:	431a      	orrs	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e056      	b.n	80027ae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	0018      	movs	r0, r3
 8002706:	f7ff faf9 	bl	8001cfc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800270a:	4b2c      	ldr	r3, [pc, #176]	; (80027bc <ADC_Enable+0x100>)
 800270c:	0018      	movs	r0, r3
 800270e:	f7ff fa1b 	bl	8001b48 <LL_ADC_GetCommonPathInternalCh>
 8002712:	0002      	movs	r2, r0
 8002714:	2380      	movs	r3, #128	; 0x80
 8002716:	041b      	lsls	r3, r3, #16
 8002718:	4013      	ands	r3, r2
 800271a:	d00f      	beq.n	800273c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800271c:	4b28      	ldr	r3, [pc, #160]	; (80027c0 <ADC_Enable+0x104>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4928      	ldr	r1, [pc, #160]	; (80027c4 <ADC_Enable+0x108>)
 8002722:	0018      	movs	r0, r3
 8002724:	f7fd fd0a 	bl	800013c <__udivsi3>
 8002728:	0003      	movs	r3, r0
 800272a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800272c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800272e:	e002      	b.n	8002736 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	3b01      	subs	r3, #1
 8002734:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d1f9      	bne.n	8002730 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	7e5b      	ldrb	r3, [r3, #25]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d033      	beq.n	80027ac <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002744:	f7ff f9a8 	bl	8001a98 <HAL_GetTick>
 8002748:	0003      	movs	r3, r0
 800274a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800274c:	e027      	b.n	800279e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	0018      	movs	r0, r3
 8002754:	f7ff fae4 	bl	8001d20 <LL_ADC_IsEnabled>
 8002758:	1e03      	subs	r3, r0, #0
 800275a:	d104      	bne.n	8002766 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	0018      	movs	r0, r3
 8002762:	f7ff facb 	bl	8001cfc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002766:	f7ff f997 	bl	8001a98 <HAL_GetTick>
 800276a:	0002      	movs	r2, r0
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d914      	bls.n	800279e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2201      	movs	r2, #1
 800277c:	4013      	ands	r3, r2
 800277e:	2b01      	cmp	r3, #1
 8002780:	d00d      	beq.n	800279e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002786:	2210      	movs	r2, #16
 8002788:	431a      	orrs	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002792:	2201      	movs	r2, #1
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e007      	b.n	80027ae <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2201      	movs	r2, #1
 80027a6:	4013      	ands	r3, r2
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d1d0      	bne.n	800274e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	0018      	movs	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	b004      	add	sp, #16
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	80000017 	.word	0x80000017
 80027bc:	40012708 	.word	0x40012708
 80027c0:	20000004 	.word	0x20000004
 80027c4:	00030d40 	.word	0x00030d40

080027c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	0002      	movs	r2, r0
 80027d0:	1dfb      	adds	r3, r7, #7
 80027d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80027d4:	1dfb      	adds	r3, r7, #7
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b7f      	cmp	r3, #127	; 0x7f
 80027da:	d809      	bhi.n	80027f0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027dc:	1dfb      	adds	r3, r7, #7
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	001a      	movs	r2, r3
 80027e2:	231f      	movs	r3, #31
 80027e4:	401a      	ands	r2, r3
 80027e6:	4b04      	ldr	r3, [pc, #16]	; (80027f8 <__NVIC_EnableIRQ+0x30>)
 80027e8:	2101      	movs	r1, #1
 80027ea:	4091      	lsls	r1, r2
 80027ec:	000a      	movs	r2, r1
 80027ee:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80027f0:	46c0      	nop			; (mov r8, r8)
 80027f2:	46bd      	mov	sp, r7
 80027f4:	b002      	add	sp, #8
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	e000e100 	.word	0xe000e100

080027fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027fc:	b590      	push	{r4, r7, lr}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	0002      	movs	r2, r0
 8002804:	6039      	str	r1, [r7, #0]
 8002806:	1dfb      	adds	r3, r7, #7
 8002808:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800280a:	1dfb      	adds	r3, r7, #7
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	2b7f      	cmp	r3, #127	; 0x7f
 8002810:	d828      	bhi.n	8002864 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002812:	4a2f      	ldr	r2, [pc, #188]	; (80028d0 <__NVIC_SetPriority+0xd4>)
 8002814:	1dfb      	adds	r3, r7, #7
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	b25b      	sxtb	r3, r3
 800281a:	089b      	lsrs	r3, r3, #2
 800281c:	33c0      	adds	r3, #192	; 0xc0
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	589b      	ldr	r3, [r3, r2]
 8002822:	1dfa      	adds	r2, r7, #7
 8002824:	7812      	ldrb	r2, [r2, #0]
 8002826:	0011      	movs	r1, r2
 8002828:	2203      	movs	r2, #3
 800282a:	400a      	ands	r2, r1
 800282c:	00d2      	lsls	r2, r2, #3
 800282e:	21ff      	movs	r1, #255	; 0xff
 8002830:	4091      	lsls	r1, r2
 8002832:	000a      	movs	r2, r1
 8002834:	43d2      	mvns	r2, r2
 8002836:	401a      	ands	r2, r3
 8002838:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	019b      	lsls	r3, r3, #6
 800283e:	22ff      	movs	r2, #255	; 0xff
 8002840:	401a      	ands	r2, r3
 8002842:	1dfb      	adds	r3, r7, #7
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	0018      	movs	r0, r3
 8002848:	2303      	movs	r3, #3
 800284a:	4003      	ands	r3, r0
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002850:	481f      	ldr	r0, [pc, #124]	; (80028d0 <__NVIC_SetPriority+0xd4>)
 8002852:	1dfb      	adds	r3, r7, #7
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	b25b      	sxtb	r3, r3
 8002858:	089b      	lsrs	r3, r3, #2
 800285a:	430a      	orrs	r2, r1
 800285c:	33c0      	adds	r3, #192	; 0xc0
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002862:	e031      	b.n	80028c8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002864:	4a1b      	ldr	r2, [pc, #108]	; (80028d4 <__NVIC_SetPriority+0xd8>)
 8002866:	1dfb      	adds	r3, r7, #7
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	0019      	movs	r1, r3
 800286c:	230f      	movs	r3, #15
 800286e:	400b      	ands	r3, r1
 8002870:	3b08      	subs	r3, #8
 8002872:	089b      	lsrs	r3, r3, #2
 8002874:	3306      	adds	r3, #6
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	18d3      	adds	r3, r2, r3
 800287a:	3304      	adds	r3, #4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	1dfa      	adds	r2, r7, #7
 8002880:	7812      	ldrb	r2, [r2, #0]
 8002882:	0011      	movs	r1, r2
 8002884:	2203      	movs	r2, #3
 8002886:	400a      	ands	r2, r1
 8002888:	00d2      	lsls	r2, r2, #3
 800288a:	21ff      	movs	r1, #255	; 0xff
 800288c:	4091      	lsls	r1, r2
 800288e:	000a      	movs	r2, r1
 8002890:	43d2      	mvns	r2, r2
 8002892:	401a      	ands	r2, r3
 8002894:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	019b      	lsls	r3, r3, #6
 800289a:	22ff      	movs	r2, #255	; 0xff
 800289c:	401a      	ands	r2, r3
 800289e:	1dfb      	adds	r3, r7, #7
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	0018      	movs	r0, r3
 80028a4:	2303      	movs	r3, #3
 80028a6:	4003      	ands	r3, r0
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028ac:	4809      	ldr	r0, [pc, #36]	; (80028d4 <__NVIC_SetPriority+0xd8>)
 80028ae:	1dfb      	adds	r3, r7, #7
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	001c      	movs	r4, r3
 80028b4:	230f      	movs	r3, #15
 80028b6:	4023      	ands	r3, r4
 80028b8:	3b08      	subs	r3, #8
 80028ba:	089b      	lsrs	r3, r3, #2
 80028bc:	430a      	orrs	r2, r1
 80028be:	3306      	adds	r3, #6
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	18c3      	adds	r3, r0, r3
 80028c4:	3304      	adds	r3, #4
 80028c6:	601a      	str	r2, [r3, #0]
}
 80028c8:	46c0      	nop			; (mov r8, r8)
 80028ca:	46bd      	mov	sp, r7
 80028cc:	b003      	add	sp, #12
 80028ce:	bd90      	pop	{r4, r7, pc}
 80028d0:	e000e100 	.word	0xe000e100
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	1e5a      	subs	r2, r3, #1
 80028e4:	2380      	movs	r3, #128	; 0x80
 80028e6:	045b      	lsls	r3, r3, #17
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d301      	bcc.n	80028f0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028ec:	2301      	movs	r3, #1
 80028ee:	e010      	b.n	8002912 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028f0:	4b0a      	ldr	r3, [pc, #40]	; (800291c <SysTick_Config+0x44>)
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	3a01      	subs	r2, #1
 80028f6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028f8:	2301      	movs	r3, #1
 80028fa:	425b      	negs	r3, r3
 80028fc:	2103      	movs	r1, #3
 80028fe:	0018      	movs	r0, r3
 8002900:	f7ff ff7c 	bl	80027fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002904:	4b05      	ldr	r3, [pc, #20]	; (800291c <SysTick_Config+0x44>)
 8002906:	2200      	movs	r2, #0
 8002908:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800290a:	4b04      	ldr	r3, [pc, #16]	; (800291c <SysTick_Config+0x44>)
 800290c:	2207      	movs	r2, #7
 800290e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002910:	2300      	movs	r3, #0
}
 8002912:	0018      	movs	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	b002      	add	sp, #8
 8002918:	bd80      	pop	{r7, pc}
 800291a:	46c0      	nop			; (mov r8, r8)
 800291c:	e000e010 	.word	0xe000e010

08002920 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	60b9      	str	r1, [r7, #8]
 8002928:	607a      	str	r2, [r7, #4]
 800292a:	210f      	movs	r1, #15
 800292c:	187b      	adds	r3, r7, r1
 800292e:	1c02      	adds	r2, r0, #0
 8002930:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	187b      	adds	r3, r7, r1
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	b25b      	sxtb	r3, r3
 800293a:	0011      	movs	r1, r2
 800293c:	0018      	movs	r0, r3
 800293e:	f7ff ff5d 	bl	80027fc <__NVIC_SetPriority>
}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	46bd      	mov	sp, r7
 8002946:	b004      	add	sp, #16
 8002948:	bd80      	pop	{r7, pc}

0800294a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b082      	sub	sp, #8
 800294e:	af00      	add	r7, sp, #0
 8002950:	0002      	movs	r2, r0
 8002952:	1dfb      	adds	r3, r7, #7
 8002954:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002956:	1dfb      	adds	r3, r7, #7
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	b25b      	sxtb	r3, r3
 800295c:	0018      	movs	r0, r3
 800295e:	f7ff ff33 	bl	80027c8 <__NVIC_EnableIRQ>
}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	46bd      	mov	sp, r7
 8002966:	b002      	add	sp, #8
 8002968:	bd80      	pop	{r7, pc}

0800296a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b082      	sub	sp, #8
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	0018      	movs	r0, r3
 8002976:	f7ff ffaf 	bl	80028d8 <SysTick_Config>
 800297a:	0003      	movs	r3, r0
}
 800297c:	0018      	movs	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	b002      	add	sp, #8
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e050      	b.n	8002a38 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2225      	movs	r2, #37	; 0x25
 800299a:	5c9b      	ldrb	r3, [r3, r2]
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d008      	beq.n	80029b4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2204      	movs	r2, #4
 80029a6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2224      	movs	r2, #36	; 0x24
 80029ac:	2100      	movs	r1, #0
 80029ae:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e041      	b.n	8002a38 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	210e      	movs	r1, #14
 80029c0:	438a      	bics	r2, r1
 80029c2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ce:	491c      	ldr	r1, [pc, #112]	; (8002a40 <HAL_DMA_Abort+0xbc>)
 80029d0:	400a      	ands	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2101      	movs	r1, #1
 80029e0:	438a      	bics	r2, r1
 80029e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80029e4:	4b17      	ldr	r3, [pc, #92]	; (8002a44 <HAL_DMA_Abort+0xc0>)
 80029e6:	6859      	ldr	r1, [r3, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	221c      	movs	r2, #28
 80029ee:	4013      	ands	r3, r2
 80029f0:	2201      	movs	r2, #1
 80029f2:	409a      	lsls	r2, r3
 80029f4:	4b13      	ldr	r3, [pc, #76]	; (8002a44 <HAL_DMA_Abort+0xc0>)
 80029f6:	430a      	orrs	r2, r1
 80029f8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002a02:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00c      	beq.n	8002a26 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a16:	490a      	ldr	r1, [pc, #40]	; (8002a40 <HAL_DMA_Abort+0xbc>)
 8002a18:	400a      	ands	r2, r1
 8002a1a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002a24:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2225      	movs	r2, #37	; 0x25
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2224      	movs	r2, #36	; 0x24
 8002a32:	2100      	movs	r1, #0
 8002a34:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	0018      	movs	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b002      	add	sp, #8
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	fffffeff 	.word	0xfffffeff
 8002a44:	40020000 	.word	0x40020000

08002a48 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a50:	210f      	movs	r1, #15
 8002a52:	187b      	adds	r3, r7, r1
 8002a54:	2200      	movs	r2, #0
 8002a56:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2225      	movs	r2, #37	; 0x25
 8002a5c:	5c9b      	ldrb	r3, [r3, r2]
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d006      	beq.n	8002a72 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2204      	movs	r2, #4
 8002a68:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002a6a:	187b      	adds	r3, r7, r1
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	701a      	strb	r2, [r3, #0]
 8002a70:	e049      	b.n	8002b06 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	210e      	movs	r1, #14
 8002a7e:	438a      	bics	r2, r1
 8002a80:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	438a      	bics	r2, r1
 8002a90:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9c:	491d      	ldr	r1, [pc, #116]	; (8002b14 <HAL_DMA_Abort_IT+0xcc>)
 8002a9e:	400a      	ands	r2, r1
 8002aa0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8002aa2:	4b1d      	ldr	r3, [pc, #116]	; (8002b18 <HAL_DMA_Abort_IT+0xd0>)
 8002aa4:	6859      	ldr	r1, [r3, #4]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	221c      	movs	r2, #28
 8002aac:	4013      	ands	r3, r2
 8002aae:	2201      	movs	r2, #1
 8002ab0:	409a      	lsls	r2, r3
 8002ab2:	4b19      	ldr	r3, [pc, #100]	; (8002b18 <HAL_DMA_Abort_IT+0xd0>)
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002ac0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00c      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ad4:	490f      	ldr	r1, [pc, #60]	; (8002b14 <HAL_DMA_Abort_IT+0xcc>)
 8002ad6:	400a      	ands	r2, r1
 8002ad8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002ae2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2225      	movs	r2, #37	; 0x25
 8002ae8:	2101      	movs	r1, #1
 8002aea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2224      	movs	r2, #36	; 0x24
 8002af0:	2100      	movs	r1, #0
 8002af2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d004      	beq.n	8002b06 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	0010      	movs	r0, r2
 8002b04:	4798      	blx	r3
    }
  }
  return status;
 8002b06:	230f      	movs	r3, #15
 8002b08:	18fb      	adds	r3, r7, r3
 8002b0a:	781b      	ldrb	r3, [r3, #0]
}
 8002b0c:	0018      	movs	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	b004      	add	sp, #16
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	fffffeff 	.word	0xfffffeff
 8002b18:	40020000 	.word	0x40020000

08002b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b2a:	e147      	b.n	8002dbc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2101      	movs	r1, #1
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	4091      	lsls	r1, r2
 8002b36:	000a      	movs	r2, r1
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d100      	bne.n	8002b44 <HAL_GPIO_Init+0x28>
 8002b42:	e138      	b.n	8002db6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2203      	movs	r2, #3
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d005      	beq.n	8002b5c <HAL_GPIO_Init+0x40>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2203      	movs	r2, #3
 8002b56:	4013      	ands	r3, r2
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d130      	bne.n	8002bbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	2203      	movs	r2, #3
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	0013      	movs	r3, r2
 8002b6c:	43da      	mvns	r2, r3
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	4013      	ands	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	68da      	ldr	r2, [r3, #12]
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	0013      	movs	r3, r2
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b92:	2201      	movs	r2, #1
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	409a      	lsls	r2, r3
 8002b98:	0013      	movs	r3, r2
 8002b9a:	43da      	mvns	r2, r3
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	091b      	lsrs	r3, r3, #4
 8002ba8:	2201      	movs	r2, #1
 8002baa:	401a      	ands	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	0013      	movs	r3, r2
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d017      	beq.n	8002bfa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	2203      	movs	r2, #3
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	0013      	movs	r3, r2
 8002bda:	43da      	mvns	r2, r3
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	4013      	ands	r3, r2
 8002be0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	689a      	ldr	r2, [r3, #8]
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	409a      	lsls	r2, r3
 8002bec:	0013      	movs	r3, r2
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2203      	movs	r2, #3
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d123      	bne.n	8002c4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	08da      	lsrs	r2, r3, #3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	3208      	adds	r2, #8
 8002c0e:	0092      	lsls	r2, r2, #2
 8002c10:	58d3      	ldr	r3, [r2, r3]
 8002c12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	2207      	movs	r2, #7
 8002c18:	4013      	ands	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	220f      	movs	r2, #15
 8002c1e:	409a      	lsls	r2, r3
 8002c20:	0013      	movs	r3, r2
 8002c22:	43da      	mvns	r2, r3
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	4013      	ands	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	691a      	ldr	r2, [r3, #16]
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	2107      	movs	r1, #7
 8002c32:	400b      	ands	r3, r1
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	409a      	lsls	r2, r3
 8002c38:	0013      	movs	r3, r2
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	08da      	lsrs	r2, r3, #3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3208      	adds	r2, #8
 8002c48:	0092      	lsls	r2, r2, #2
 8002c4a:	6939      	ldr	r1, [r7, #16]
 8002c4c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	2203      	movs	r2, #3
 8002c5a:	409a      	lsls	r2, r3
 8002c5c:	0013      	movs	r3, r2
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	4013      	ands	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2203      	movs	r2, #3
 8002c6c:	401a      	ands	r2, r3
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	409a      	lsls	r2, r3
 8002c74:	0013      	movs	r3, r2
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	23c0      	movs	r3, #192	; 0xc0
 8002c88:	029b      	lsls	r3, r3, #10
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d100      	bne.n	8002c90 <HAL_GPIO_Init+0x174>
 8002c8e:	e092      	b.n	8002db6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002c90:	4a50      	ldr	r2, [pc, #320]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	089b      	lsrs	r3, r3, #2
 8002c96:	3318      	adds	r3, #24
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	589b      	ldr	r3, [r3, r2]
 8002c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	2203      	movs	r2, #3
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	220f      	movs	r2, #15
 8002ca8:	409a      	lsls	r2, r3
 8002caa:	0013      	movs	r3, r2
 8002cac:	43da      	mvns	r2, r3
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	23a0      	movs	r3, #160	; 0xa0
 8002cb8:	05db      	lsls	r3, r3, #23
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d013      	beq.n	8002ce6 <HAL_GPIO_Init+0x1ca>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a45      	ldr	r2, [pc, #276]	; (8002dd8 <HAL_GPIO_Init+0x2bc>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d00d      	beq.n	8002ce2 <HAL_GPIO_Init+0x1c6>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a44      	ldr	r2, [pc, #272]	; (8002ddc <HAL_GPIO_Init+0x2c0>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d007      	beq.n	8002cde <HAL_GPIO_Init+0x1c2>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a43      	ldr	r2, [pc, #268]	; (8002de0 <HAL_GPIO_Init+0x2c4>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d101      	bne.n	8002cda <HAL_GPIO_Init+0x1be>
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e006      	b.n	8002ce8 <HAL_GPIO_Init+0x1cc>
 8002cda:	2305      	movs	r3, #5
 8002cdc:	e004      	b.n	8002ce8 <HAL_GPIO_Init+0x1cc>
 8002cde:	2302      	movs	r3, #2
 8002ce0:	e002      	b.n	8002ce8 <HAL_GPIO_Init+0x1cc>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e000      	b.n	8002ce8 <HAL_GPIO_Init+0x1cc>
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	2103      	movs	r1, #3
 8002cec:	400a      	ands	r2, r1
 8002cee:	00d2      	lsls	r2, r2, #3
 8002cf0:	4093      	lsls	r3, r2
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002cf8:	4936      	ldr	r1, [pc, #216]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	089b      	lsrs	r3, r3, #2
 8002cfe:	3318      	adds	r3, #24
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d06:	4b33      	ldr	r3, [pc, #204]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	43da      	mvns	r2, r3
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	4013      	ands	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	2380      	movs	r3, #128	; 0x80
 8002d1c:	035b      	lsls	r3, r3, #13
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d003      	beq.n	8002d2a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d2a:	4b2a      	ldr	r3, [pc, #168]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002d30:	4b28      	ldr	r3, [pc, #160]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	43da      	mvns	r2, r3
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	2380      	movs	r3, #128	; 0x80
 8002d46:	039b      	lsls	r3, r3, #14
 8002d48:	4013      	ands	r3, r2
 8002d4a:	d003      	beq.n	8002d54 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d54:	4b1f      	ldr	r3, [pc, #124]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d5a:	4a1e      	ldr	r2, [pc, #120]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002d5c:	2384      	movs	r3, #132	; 0x84
 8002d5e:	58d3      	ldr	r3, [r2, r3]
 8002d60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	43da      	mvns	r2, r3
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	2380      	movs	r3, #128	; 0x80
 8002d72:	029b      	lsls	r3, r3, #10
 8002d74:	4013      	ands	r3, r2
 8002d76:	d003      	beq.n	8002d80 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d80:	4914      	ldr	r1, [pc, #80]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002d82:	2284      	movs	r2, #132	; 0x84
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002d88:	4a12      	ldr	r2, [pc, #72]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002d8a:	2380      	movs	r3, #128	; 0x80
 8002d8c:	58d3      	ldr	r3, [r2, r3]
 8002d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	43da      	mvns	r2, r3
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	4013      	ands	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	2380      	movs	r3, #128	; 0x80
 8002da0:	025b      	lsls	r3, r3, #9
 8002da2:	4013      	ands	r3, r2
 8002da4:	d003      	beq.n	8002dae <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002dae:	4909      	ldr	r1, [pc, #36]	; (8002dd4 <HAL_GPIO_Init+0x2b8>)
 8002db0:	2280      	movs	r2, #128	; 0x80
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	3301      	adds	r3, #1
 8002dba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	40da      	lsrs	r2, r3
 8002dc4:	1e13      	subs	r3, r2, #0
 8002dc6:	d000      	beq.n	8002dca <HAL_GPIO_Init+0x2ae>
 8002dc8:	e6b0      	b.n	8002b2c <HAL_GPIO_Init+0x10>
  }
}
 8002dca:	46c0      	nop			; (mov r8, r8)
 8002dcc:	46c0      	nop			; (mov r8, r8)
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	b006      	add	sp, #24
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	40021800 	.word	0x40021800
 8002dd8:	50000400 	.word	0x50000400
 8002ddc:	50000800 	.word	0x50000800
 8002de0:	50000c00 	.word	0x50000c00

08002de4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	000a      	movs	r2, r1
 8002dee:	1cbb      	adds	r3, r7, #2
 8002df0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	1cba      	adds	r2, r7, #2
 8002df8:	8812      	ldrh	r2, [r2, #0]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	d004      	beq.n	8002e08 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002dfe:	230f      	movs	r3, #15
 8002e00:	18fb      	adds	r3, r7, r3
 8002e02:	2201      	movs	r2, #1
 8002e04:	701a      	strb	r2, [r3, #0]
 8002e06:	e003      	b.n	8002e10 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e08:	230f      	movs	r3, #15
 8002e0a:	18fb      	adds	r3, r7, r3
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002e10:	230f      	movs	r3, #15
 8002e12:	18fb      	adds	r3, r7, r3
 8002e14:	781b      	ldrb	r3, [r3, #0]
}
 8002e16:	0018      	movs	r0, r3
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	b004      	add	sp, #16
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b082      	sub	sp, #8
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
 8002e26:	0008      	movs	r0, r1
 8002e28:	0011      	movs	r1, r2
 8002e2a:	1cbb      	adds	r3, r7, #2
 8002e2c:	1c02      	adds	r2, r0, #0
 8002e2e:	801a      	strh	r2, [r3, #0]
 8002e30:	1c7b      	adds	r3, r7, #1
 8002e32:	1c0a      	adds	r2, r1, #0
 8002e34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e36:	1c7b      	adds	r3, r7, #1
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d004      	beq.n	8002e48 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e3e:	1cbb      	adds	r3, r7, #2
 8002e40:	881a      	ldrh	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e46:	e003      	b.n	8002e50 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e48:	1cbb      	adds	r3, r7, #2
 8002e4a:	881a      	ldrh	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e50:	46c0      	nop			; (mov r8, r8)
 8002e52:	46bd      	mov	sp, r7
 8002e54:	b002      	add	sp, #8
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	000a      	movs	r2, r1
 8002e62:	1cbb      	adds	r3, r7, #2
 8002e64:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e6c:	1cbb      	adds	r3, r7, #2
 8002e6e:	881b      	ldrh	r3, [r3, #0]
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	4013      	ands	r3, r2
 8002e74:	041a      	lsls	r2, r3, #16
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	1cb9      	adds	r1, r7, #2
 8002e7c:	8809      	ldrh	r1, [r1, #0]
 8002e7e:	400b      	ands	r3, r1
 8002e80:	431a      	orrs	r2, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	619a      	str	r2, [r3, #24]
}
 8002e86:	46c0      	nop			; (mov r8, r8)
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b004      	add	sp, #16
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d101      	bne.n	8002ea2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e08f      	b.n	8002fc2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2241      	movs	r2, #65	; 0x41
 8002ea6:	5c9b      	ldrb	r3, [r3, r2]
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d107      	bne.n	8002ebe <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2240      	movs	r2, #64	; 0x40
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f7fe fb23 	bl	8001504 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2241      	movs	r2, #65	; 0x41
 8002ec2:	2124      	movs	r1, #36	; 0x24
 8002ec4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	438a      	bics	r2, r1
 8002ed4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	493b      	ldr	r1, [pc, #236]	; (8002fcc <HAL_I2C_Init+0x13c>)
 8002ee0:	400a      	ands	r2, r1
 8002ee2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4938      	ldr	r1, [pc, #224]	; (8002fd0 <HAL_I2C_Init+0x140>)
 8002ef0:	400a      	ands	r2, r1
 8002ef2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d108      	bne.n	8002f0e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2180      	movs	r1, #128	; 0x80
 8002f06:	0209      	lsls	r1, r1, #8
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	609a      	str	r2, [r3, #8]
 8002f0c:	e007      	b.n	8002f1e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689a      	ldr	r2, [r3, #8]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2184      	movs	r1, #132	; 0x84
 8002f18:	0209      	lsls	r1, r1, #8
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d109      	bne.n	8002f3a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2180      	movs	r1, #128	; 0x80
 8002f32:	0109      	lsls	r1, r1, #4
 8002f34:	430a      	orrs	r2, r1
 8002f36:	605a      	str	r2, [r3, #4]
 8002f38:	e007      	b.n	8002f4a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4923      	ldr	r1, [pc, #140]	; (8002fd4 <HAL_I2C_Init+0x144>)
 8002f46:	400a      	ands	r2, r1
 8002f48:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4920      	ldr	r1, [pc, #128]	; (8002fd8 <HAL_I2C_Init+0x148>)
 8002f56:	430a      	orrs	r2, r1
 8002f58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68da      	ldr	r2, [r3, #12]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	491a      	ldr	r1, [pc, #104]	; (8002fd0 <HAL_I2C_Init+0x140>)
 8002f66:	400a      	ands	r2, r1
 8002f68:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	691a      	ldr	r2, [r3, #16]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69d9      	ldr	r1, [r3, #28]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a1a      	ldr	r2, [r3, #32]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2241      	movs	r2, #65	; 0x41
 8002fae:	2120      	movs	r1, #32
 8002fb0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2242      	movs	r2, #66	; 0x42
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	b002      	add	sp, #8
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	f0ffffff 	.word	0xf0ffffff
 8002fd0:	ffff7fff 	.word	0xffff7fff
 8002fd4:	fffff7ff 	.word	0xfffff7ff
 8002fd8:	02008000 	.word	0x02008000

08002fdc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002fdc:	b590      	push	{r4, r7, lr}
 8002fde:	b089      	sub	sp, #36	; 0x24
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	0008      	movs	r0, r1
 8002fe6:	607a      	str	r2, [r7, #4]
 8002fe8:	0019      	movs	r1, r3
 8002fea:	230a      	movs	r3, #10
 8002fec:	18fb      	adds	r3, r7, r3
 8002fee:	1c02      	adds	r2, r0, #0
 8002ff0:	801a      	strh	r2, [r3, #0]
 8002ff2:	2308      	movs	r3, #8
 8002ff4:	18fb      	adds	r3, r7, r3
 8002ff6:	1c0a      	adds	r2, r1, #0
 8002ff8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2241      	movs	r2, #65	; 0x41
 8002ffe:	5c9b      	ldrb	r3, [r3, r2]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b20      	cmp	r3, #32
 8003004:	d000      	beq.n	8003008 <HAL_I2C_Master_Transmit+0x2c>
 8003006:	e10a      	b.n	800321e <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2240      	movs	r2, #64	; 0x40
 800300c:	5c9b      	ldrb	r3, [r3, r2]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d101      	bne.n	8003016 <HAL_I2C_Master_Transmit+0x3a>
 8003012:	2302      	movs	r3, #2
 8003014:	e104      	b.n	8003220 <HAL_I2C_Master_Transmit+0x244>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2240      	movs	r2, #64	; 0x40
 800301a:	2101      	movs	r1, #1
 800301c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800301e:	f7fe fd3b 	bl	8001a98 <HAL_GetTick>
 8003022:	0003      	movs	r3, r0
 8003024:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003026:	2380      	movs	r3, #128	; 0x80
 8003028:	0219      	lsls	r1, r3, #8
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	9300      	str	r3, [sp, #0]
 8003030:	2319      	movs	r3, #25
 8003032:	2201      	movs	r2, #1
 8003034:	f000 f91e 	bl	8003274 <I2C_WaitOnFlagUntilTimeout>
 8003038:	1e03      	subs	r3, r0, #0
 800303a:	d001      	beq.n	8003040 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e0ef      	b.n	8003220 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2241      	movs	r2, #65	; 0x41
 8003044:	2121      	movs	r1, #33	; 0x21
 8003046:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2242      	movs	r2, #66	; 0x42
 800304c:	2110      	movs	r1, #16
 800304e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2200      	movs	r2, #0
 8003054:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2208      	movs	r2, #8
 8003060:	18ba      	adds	r2, r7, r2
 8003062:	8812      	ldrh	r2, [r2, #0]
 8003064:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003070:	b29b      	uxth	r3, r3
 8003072:	2bff      	cmp	r3, #255	; 0xff
 8003074:	d906      	bls.n	8003084 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	22ff      	movs	r2, #255	; 0xff
 800307a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800307c:	2380      	movs	r3, #128	; 0x80
 800307e:	045b      	lsls	r3, r3, #17
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	e007      	b.n	8003094 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003088:	b29a      	uxth	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800308e:	2380      	movs	r3, #128	; 0x80
 8003090:	049b      	lsls	r3, r3, #18
 8003092:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003098:	2b00      	cmp	r3, #0
 800309a:	d027      	beq.n	80030ec <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	781a      	ldrb	r2, [r3, #0]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	1c5a      	adds	r2, r3, #1
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	3b01      	subs	r3, #1
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	3301      	adds	r3, #1
 80030d4:	b2da      	uxtb	r2, r3
 80030d6:	697c      	ldr	r4, [r7, #20]
 80030d8:	230a      	movs	r3, #10
 80030da:	18fb      	adds	r3, r7, r3
 80030dc:	8819      	ldrh	r1, [r3, #0]
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	4b51      	ldr	r3, [pc, #324]	; (8003228 <HAL_I2C_Master_Transmit+0x24c>)
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	0023      	movs	r3, r4
 80030e6:	f000 faa7 	bl	8003638 <I2C_TransferConfig>
 80030ea:	e06f      	b.n	80031cc <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	697c      	ldr	r4, [r7, #20]
 80030f4:	230a      	movs	r3, #10
 80030f6:	18fb      	adds	r3, r7, r3
 80030f8:	8819      	ldrh	r1, [r3, #0]
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	4b4a      	ldr	r3, [pc, #296]	; (8003228 <HAL_I2C_Master_Transmit+0x24c>)
 80030fe:	9300      	str	r3, [sp, #0]
 8003100:	0023      	movs	r3, r4
 8003102:	f000 fa99 	bl	8003638 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003106:	e061      	b.n	80031cc <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	0018      	movs	r0, r3
 8003110:	f000 f908 	bl	8003324 <I2C_WaitOnTXISFlagUntilTimeout>
 8003114:	1e03      	subs	r3, r0, #0
 8003116:	d001      	beq.n	800311c <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e081      	b.n	8003220 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003120:	781a      	ldrb	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312c:	1c5a      	adds	r2, r3, #1
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003136:	b29b      	uxth	r3, r3
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003144:	3b01      	subs	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003150:	b29b      	uxth	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d03a      	beq.n	80031cc <HAL_I2C_Master_Transmit+0x1f0>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800315a:	2b00      	cmp	r3, #0
 800315c:	d136      	bne.n	80031cc <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800315e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	0013      	movs	r3, r2
 8003168:	2200      	movs	r2, #0
 800316a:	2180      	movs	r1, #128	; 0x80
 800316c:	f000 f882 	bl	8003274 <I2C_WaitOnFlagUntilTimeout>
 8003170:	1e03      	subs	r3, r0, #0
 8003172:	d001      	beq.n	8003178 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e053      	b.n	8003220 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317c:	b29b      	uxth	r3, r3
 800317e:	2bff      	cmp	r3, #255	; 0xff
 8003180:	d911      	bls.n	80031a6 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	22ff      	movs	r2, #255	; 0xff
 8003186:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800318c:	b2da      	uxtb	r2, r3
 800318e:	2380      	movs	r3, #128	; 0x80
 8003190:	045c      	lsls	r4, r3, #17
 8003192:	230a      	movs	r3, #10
 8003194:	18fb      	adds	r3, r7, r3
 8003196:	8819      	ldrh	r1, [r3, #0]
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	2300      	movs	r3, #0
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	0023      	movs	r3, r4
 80031a0:	f000 fa4a 	bl	8003638 <I2C_TransferConfig>
 80031a4:	e012      	b.n	80031cc <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	2380      	movs	r3, #128	; 0x80
 80031b8:	049c      	lsls	r4, r3, #18
 80031ba:	230a      	movs	r3, #10
 80031bc:	18fb      	adds	r3, r7, r3
 80031be:	8819      	ldrh	r1, [r3, #0]
 80031c0:	68f8      	ldr	r0, [r7, #12]
 80031c2:	2300      	movs	r3, #0
 80031c4:	9300      	str	r3, [sp, #0]
 80031c6:	0023      	movs	r3, r4
 80031c8:	f000 fa36 	bl	8003638 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d198      	bne.n	8003108 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	0018      	movs	r0, r3
 80031de:	f000 f8e7 	bl	80033b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031e2:	1e03      	subs	r3, r0, #0
 80031e4:	d001      	beq.n	80031ea <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e01a      	b.n	8003220 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2220      	movs	r2, #32
 80031f0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	490b      	ldr	r1, [pc, #44]	; (800322c <HAL_I2C_Master_Transmit+0x250>)
 80031fe:	400a      	ands	r2, r1
 8003200:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2241      	movs	r2, #65	; 0x41
 8003206:	2120      	movs	r1, #32
 8003208:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2242      	movs	r2, #66	; 0x42
 800320e:	2100      	movs	r1, #0
 8003210:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2240      	movs	r2, #64	; 0x40
 8003216:	2100      	movs	r1, #0
 8003218:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800321a:	2300      	movs	r3, #0
 800321c:	e000      	b.n	8003220 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800321e:	2302      	movs	r3, #2
  }
}
 8003220:	0018      	movs	r0, r3
 8003222:	46bd      	mov	sp, r7
 8003224:	b007      	add	sp, #28
 8003226:	bd90      	pop	{r4, r7, pc}
 8003228:	80002000 	.word	0x80002000
 800322c:	fe00e800 	.word	0xfe00e800

08003230 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	2202      	movs	r2, #2
 8003240:	4013      	ands	r3, r2
 8003242:	2b02      	cmp	r3, #2
 8003244:	d103      	bne.n	800324e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2200      	movs	r2, #0
 800324c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	2201      	movs	r2, #1
 8003256:	4013      	ands	r3, r2
 8003258:	2b01      	cmp	r3, #1
 800325a:	d007      	beq.n	800326c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	699a      	ldr	r2, [r3, #24]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2101      	movs	r1, #1
 8003268:	430a      	orrs	r2, r1
 800326a:	619a      	str	r2, [r3, #24]
  }
}
 800326c:	46c0      	nop			; (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	b002      	add	sp, #8
 8003272:	bd80      	pop	{r7, pc}

08003274 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	603b      	str	r3, [r7, #0]
 8003280:	1dfb      	adds	r3, r7, #7
 8003282:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003284:	e03a      	b.n	80032fc <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	6839      	ldr	r1, [r7, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	0018      	movs	r0, r3
 800328e:	f000 f8d3 	bl	8003438 <I2C_IsErrorOccurred>
 8003292:	1e03      	subs	r3, r0, #0
 8003294:	d001      	beq.n	800329a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e040      	b.n	800331c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	3301      	adds	r3, #1
 800329e:	d02d      	beq.n	80032fc <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032a0:	f7fe fbfa 	bl	8001a98 <HAL_GetTick>
 80032a4:	0002      	movs	r2, r0
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d302      	bcc.n	80032b6 <I2C_WaitOnFlagUntilTimeout+0x42>
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d122      	bne.n	80032fc <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	4013      	ands	r3, r2
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	425a      	negs	r2, r3
 80032c6:	4153      	adcs	r3, r2
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	001a      	movs	r2, r3
 80032cc:	1dfb      	adds	r3, r7, #7
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d113      	bne.n	80032fc <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d8:	2220      	movs	r2, #32
 80032da:	431a      	orrs	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2241      	movs	r2, #65	; 0x41
 80032e4:	2120      	movs	r1, #32
 80032e6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2242      	movs	r2, #66	; 0x42
 80032ec:	2100      	movs	r1, #0
 80032ee:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2240      	movs	r2, #64	; 0x40
 80032f4:	2100      	movs	r1, #0
 80032f6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e00f      	b.n	800331c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	68ba      	ldr	r2, [r7, #8]
 8003304:	4013      	ands	r3, r2
 8003306:	68ba      	ldr	r2, [r7, #8]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	425a      	negs	r2, r3
 800330c:	4153      	adcs	r3, r2
 800330e:	b2db      	uxtb	r3, r3
 8003310:	001a      	movs	r2, r3
 8003312:	1dfb      	adds	r3, r7, #7
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	429a      	cmp	r2, r3
 8003318:	d0b5      	beq.n	8003286 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	0018      	movs	r0, r3
 800331e:	46bd      	mov	sp, r7
 8003320:	b004      	add	sp, #16
 8003322:	bd80      	pop	{r7, pc}

08003324 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003330:	e032      	b.n	8003398 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	68b9      	ldr	r1, [r7, #8]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	0018      	movs	r0, r3
 800333a:	f000 f87d 	bl	8003438 <I2C_IsErrorOccurred>
 800333e:	1e03      	subs	r3, r0, #0
 8003340:	d001      	beq.n	8003346 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e030      	b.n	80033a8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	3301      	adds	r3, #1
 800334a:	d025      	beq.n	8003398 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800334c:	f7fe fba4 	bl	8001a98 <HAL_GetTick>
 8003350:	0002      	movs	r2, r0
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	68ba      	ldr	r2, [r7, #8]
 8003358:	429a      	cmp	r2, r3
 800335a:	d302      	bcc.n	8003362 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d11a      	bne.n	8003398 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	699b      	ldr	r3, [r3, #24]
 8003368:	2202      	movs	r2, #2
 800336a:	4013      	ands	r3, r2
 800336c:	2b02      	cmp	r3, #2
 800336e:	d013      	beq.n	8003398 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003374:	2220      	movs	r2, #32
 8003376:	431a      	orrs	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2241      	movs	r2, #65	; 0x41
 8003380:	2120      	movs	r1, #32
 8003382:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2242      	movs	r2, #66	; 0x42
 8003388:	2100      	movs	r1, #0
 800338a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2240      	movs	r2, #64	; 0x40
 8003390:	2100      	movs	r1, #0
 8003392:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e007      	b.n	80033a8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	2202      	movs	r2, #2
 80033a0:	4013      	ands	r3, r2
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d1c5      	bne.n	8003332 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	0018      	movs	r0, r3
 80033aa:	46bd      	mov	sp, r7
 80033ac:	b004      	add	sp, #16
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033bc:	e02f      	b.n	800341e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	68b9      	ldr	r1, [r7, #8]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	0018      	movs	r0, r3
 80033c6:	f000 f837 	bl	8003438 <I2C_IsErrorOccurred>
 80033ca:	1e03      	subs	r3, r0, #0
 80033cc:	d001      	beq.n	80033d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e02d      	b.n	800342e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033d2:	f7fe fb61 	bl	8001a98 <HAL_GetTick>
 80033d6:	0002      	movs	r2, r0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	68ba      	ldr	r2, [r7, #8]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d302      	bcc.n	80033e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d11a      	bne.n	800341e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	2220      	movs	r2, #32
 80033f0:	4013      	ands	r3, r2
 80033f2:	2b20      	cmp	r3, #32
 80033f4:	d013      	beq.n	800341e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fa:	2220      	movs	r2, #32
 80033fc:	431a      	orrs	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2241      	movs	r2, #65	; 0x41
 8003406:	2120      	movs	r1, #32
 8003408:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2242      	movs	r2, #66	; 0x42
 800340e:	2100      	movs	r1, #0
 8003410:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2240      	movs	r2, #64	; 0x40
 8003416:	2100      	movs	r1, #0
 8003418:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e007      	b.n	800342e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	2220      	movs	r2, #32
 8003426:	4013      	ands	r3, r2
 8003428:	2b20      	cmp	r3, #32
 800342a:	d1c8      	bne.n	80033be <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	0018      	movs	r0, r3
 8003430:	46bd      	mov	sp, r7
 8003432:	b004      	add	sp, #16
 8003434:	bd80      	pop	{r7, pc}
	...

08003438 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003438:	b590      	push	{r4, r7, lr}
 800343a:	b08b      	sub	sp, #44	; 0x2c
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003444:	2327      	movs	r3, #39	; 0x27
 8003446:	18fb      	adds	r3, r7, r3
 8003448:	2200      	movs	r2, #0
 800344a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003454:	2300      	movs	r3, #0
 8003456:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	2210      	movs	r2, #16
 8003460:	4013      	ands	r3, r2
 8003462:	d100      	bne.n	8003466 <I2C_IsErrorOccurred+0x2e>
 8003464:	e082      	b.n	800356c <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2210      	movs	r2, #16
 800346c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800346e:	e060      	b.n	8003532 <I2C_IsErrorOccurred+0xfa>
 8003470:	2427      	movs	r4, #39	; 0x27
 8003472:	193b      	adds	r3, r7, r4
 8003474:	193a      	adds	r2, r7, r4
 8003476:	7812      	ldrb	r2, [r2, #0]
 8003478:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	3301      	adds	r3, #1
 800347e:	d058      	beq.n	8003532 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003480:	f7fe fb0a 	bl	8001a98 <HAL_GetTick>
 8003484:	0002      	movs	r2, r0
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	68ba      	ldr	r2, [r7, #8]
 800348c:	429a      	cmp	r2, r3
 800348e:	d306      	bcc.n	800349e <I2C_IsErrorOccurred+0x66>
 8003490:	193b      	adds	r3, r7, r4
 8003492:	193a      	adds	r2, r7, r4
 8003494:	7812      	ldrb	r2, [r2, #0]
 8003496:	701a      	strb	r2, [r3, #0]
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d149      	bne.n	8003532 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	2380      	movs	r3, #128	; 0x80
 80034a6:	01db      	lsls	r3, r3, #7
 80034a8:	4013      	ands	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80034ac:	2013      	movs	r0, #19
 80034ae:	183b      	adds	r3, r7, r0
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	2142      	movs	r1, #66	; 0x42
 80034b4:	5c52      	ldrb	r2, [r2, r1]
 80034b6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	699a      	ldr	r2, [r3, #24]
 80034be:	2380      	movs	r3, #128	; 0x80
 80034c0:	021b      	lsls	r3, r3, #8
 80034c2:	401a      	ands	r2, r3
 80034c4:	2380      	movs	r3, #128	; 0x80
 80034c6:	021b      	lsls	r3, r3, #8
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d126      	bne.n	800351a <I2C_IsErrorOccurred+0xe2>
 80034cc:	697a      	ldr	r2, [r7, #20]
 80034ce:	2380      	movs	r3, #128	; 0x80
 80034d0:	01db      	lsls	r3, r3, #7
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d021      	beq.n	800351a <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 80034d6:	183b      	adds	r3, r7, r0
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	2b20      	cmp	r3, #32
 80034dc:	d01d      	beq.n	800351a <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2180      	movs	r1, #128	; 0x80
 80034ea:	01c9      	lsls	r1, r1, #7
 80034ec:	430a      	orrs	r2, r1
 80034ee:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80034f0:	f7fe fad2 	bl	8001a98 <HAL_GetTick>
 80034f4:	0003      	movs	r3, r0
 80034f6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034f8:	e00f      	b.n	800351a <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80034fa:	f7fe facd 	bl	8001a98 <HAL_GetTick>
 80034fe:	0002      	movs	r2, r0
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b19      	cmp	r3, #25
 8003506:	d908      	bls.n	800351a <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003508:	6a3b      	ldr	r3, [r7, #32]
 800350a:	2220      	movs	r2, #32
 800350c:	4313      	orrs	r3, r2
 800350e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003510:	2327      	movs	r3, #39	; 0x27
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	2201      	movs	r2, #1
 8003516:	701a      	strb	r2, [r3, #0]

              break;
 8003518:	e00b      	b.n	8003532 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	2220      	movs	r2, #32
 8003522:	4013      	ands	r3, r2
 8003524:	2127      	movs	r1, #39	; 0x27
 8003526:	187a      	adds	r2, r7, r1
 8003528:	1879      	adds	r1, r7, r1
 800352a:	7809      	ldrb	r1, [r1, #0]
 800352c:	7011      	strb	r1, [r2, #0]
 800352e:	2b20      	cmp	r3, #32
 8003530:	d1e3      	bne.n	80034fa <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	2220      	movs	r2, #32
 800353a:	4013      	ands	r3, r2
 800353c:	2b20      	cmp	r3, #32
 800353e:	d004      	beq.n	800354a <I2C_IsErrorOccurred+0x112>
 8003540:	2327      	movs	r3, #39	; 0x27
 8003542:	18fb      	adds	r3, r7, r3
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d092      	beq.n	8003470 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800354a:	2327      	movs	r3, #39	; 0x27
 800354c:	18fb      	adds	r3, r7, r3
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d103      	bne.n	800355c <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2220      	movs	r2, #32
 800355a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800355c:	6a3b      	ldr	r3, [r7, #32]
 800355e:	2204      	movs	r2, #4
 8003560:	4313      	orrs	r3, r2
 8003562:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003564:	2327      	movs	r3, #39	; 0x27
 8003566:	18fb      	adds	r3, r7, r3
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	2380      	movs	r3, #128	; 0x80
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	4013      	ands	r3, r2
 800357c:	d00c      	beq.n	8003598 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800357e:	6a3b      	ldr	r3, [r7, #32]
 8003580:	2201      	movs	r2, #1
 8003582:	4313      	orrs	r3, r2
 8003584:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2280      	movs	r2, #128	; 0x80
 800358c:	0052      	lsls	r2, r2, #1
 800358e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003590:	2327      	movs	r3, #39	; 0x27
 8003592:	18fb      	adds	r3, r7, r3
 8003594:	2201      	movs	r2, #1
 8003596:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	2380      	movs	r3, #128	; 0x80
 800359c:	00db      	lsls	r3, r3, #3
 800359e:	4013      	ands	r3, r2
 80035a0:	d00c      	beq.n	80035bc <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	2208      	movs	r2, #8
 80035a6:	4313      	orrs	r3, r2
 80035a8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2280      	movs	r2, #128	; 0x80
 80035b0:	00d2      	lsls	r2, r2, #3
 80035b2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035b4:	2327      	movs	r3, #39	; 0x27
 80035b6:	18fb      	adds	r3, r7, r3
 80035b8:	2201      	movs	r2, #1
 80035ba:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80035bc:	69ba      	ldr	r2, [r7, #24]
 80035be:	2380      	movs	r3, #128	; 0x80
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4013      	ands	r3, r2
 80035c4:	d00c      	beq.n	80035e0 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	2202      	movs	r2, #2
 80035ca:	4313      	orrs	r3, r2
 80035cc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2280      	movs	r2, #128	; 0x80
 80035d4:	0092      	lsls	r2, r2, #2
 80035d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035d8:	2327      	movs	r3, #39	; 0x27
 80035da:	18fb      	adds	r3, r7, r3
 80035dc:	2201      	movs	r2, #1
 80035de:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80035e0:	2327      	movs	r3, #39	; 0x27
 80035e2:	18fb      	adds	r3, r7, r3
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d01d      	beq.n	8003626 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	0018      	movs	r0, r3
 80035ee:	f7ff fe1f 	bl	8003230 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	490d      	ldr	r1, [pc, #52]	; (8003634 <I2C_IsErrorOccurred+0x1fc>)
 80035fe:	400a      	ands	r2, r1
 8003600:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003606:	6a3b      	ldr	r3, [r7, #32]
 8003608:	431a      	orrs	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2241      	movs	r2, #65	; 0x41
 8003612:	2120      	movs	r1, #32
 8003614:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2242      	movs	r2, #66	; 0x42
 800361a:	2100      	movs	r1, #0
 800361c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2240      	movs	r2, #64	; 0x40
 8003622:	2100      	movs	r1, #0
 8003624:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003626:	2327      	movs	r3, #39	; 0x27
 8003628:	18fb      	adds	r3, r7, r3
 800362a:	781b      	ldrb	r3, [r3, #0]
}
 800362c:	0018      	movs	r0, r3
 800362e:	46bd      	mov	sp, r7
 8003630:	b00b      	add	sp, #44	; 0x2c
 8003632:	bd90      	pop	{r4, r7, pc}
 8003634:	fe00e800 	.word	0xfe00e800

08003638 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003638:	b590      	push	{r4, r7, lr}
 800363a:	b087      	sub	sp, #28
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	0008      	movs	r0, r1
 8003642:	0011      	movs	r1, r2
 8003644:	607b      	str	r3, [r7, #4]
 8003646:	240a      	movs	r4, #10
 8003648:	193b      	adds	r3, r7, r4
 800364a:	1c02      	adds	r2, r0, #0
 800364c:	801a      	strh	r2, [r3, #0]
 800364e:	2009      	movs	r0, #9
 8003650:	183b      	adds	r3, r7, r0
 8003652:	1c0a      	adds	r2, r1, #0
 8003654:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003656:	193b      	adds	r3, r7, r4
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	059b      	lsls	r3, r3, #22
 800365c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800365e:	183b      	adds	r3, r7, r0
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	0419      	lsls	r1, r3, #16
 8003664:	23ff      	movs	r3, #255	; 0xff
 8003666:	041b      	lsls	r3, r3, #16
 8003668:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800366a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003672:	4313      	orrs	r3, r2
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	085b      	lsrs	r3, r3, #1
 8003678:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003682:	0d51      	lsrs	r1, r2, #21
 8003684:	2280      	movs	r2, #128	; 0x80
 8003686:	00d2      	lsls	r2, r2, #3
 8003688:	400a      	ands	r2, r1
 800368a:	4907      	ldr	r1, [pc, #28]	; (80036a8 <I2C_TransferConfig+0x70>)
 800368c:	430a      	orrs	r2, r1
 800368e:	43d2      	mvns	r2, r2
 8003690:	401a      	ands	r2, r3
 8003692:	0011      	movs	r1, r2
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	430a      	orrs	r2, r1
 800369c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b007      	add	sp, #28
 80036a4:	bd90      	pop	{r4, r7, pc}
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	03ff63ff 	.word	0x03ff63ff

080036ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2241      	movs	r2, #65	; 0x41
 80036ba:	5c9b      	ldrb	r3, [r3, r2]
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b20      	cmp	r3, #32
 80036c0:	d138      	bne.n	8003734 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2240      	movs	r2, #64	; 0x40
 80036c6:	5c9b      	ldrb	r3, [r3, r2]
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d101      	bne.n	80036d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036cc:	2302      	movs	r3, #2
 80036ce:	e032      	b.n	8003736 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2240      	movs	r2, #64	; 0x40
 80036d4:	2101      	movs	r1, #1
 80036d6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2241      	movs	r2, #65	; 0x41
 80036dc:	2124      	movs	r1, #36	; 0x24
 80036de:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2101      	movs	r1, #1
 80036ec:	438a      	bics	r2, r1
 80036ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4911      	ldr	r1, [pc, #68]	; (8003740 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80036fc:	400a      	ands	r2, r1
 80036fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6819      	ldr	r1, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	430a      	orrs	r2, r1
 800370e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2101      	movs	r1, #1
 800371c:	430a      	orrs	r2, r1
 800371e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2241      	movs	r2, #65	; 0x41
 8003724:	2120      	movs	r1, #32
 8003726:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2240      	movs	r2, #64	; 0x40
 800372c:	2100      	movs	r1, #0
 800372e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003730:	2300      	movs	r3, #0
 8003732:	e000      	b.n	8003736 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003734:	2302      	movs	r3, #2
  }
}
 8003736:	0018      	movs	r0, r3
 8003738:	46bd      	mov	sp, r7
 800373a:	b002      	add	sp, #8
 800373c:	bd80      	pop	{r7, pc}
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	ffffefff 	.word	0xffffefff

08003744 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2241      	movs	r2, #65	; 0x41
 8003752:	5c9b      	ldrb	r3, [r3, r2]
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b20      	cmp	r3, #32
 8003758:	d139      	bne.n	80037ce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2240      	movs	r2, #64	; 0x40
 800375e:	5c9b      	ldrb	r3, [r3, r2]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d101      	bne.n	8003768 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003764:	2302      	movs	r3, #2
 8003766:	e033      	b.n	80037d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2240      	movs	r2, #64	; 0x40
 800376c:	2101      	movs	r1, #1
 800376e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2241      	movs	r2, #65	; 0x41
 8003774:	2124      	movs	r1, #36	; 0x24
 8003776:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2101      	movs	r1, #1
 8003784:	438a      	bics	r2, r1
 8003786:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	4a11      	ldr	r2, [pc, #68]	; (80037d8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003794:	4013      	ands	r3, r2
 8003796:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	021b      	lsls	r3, r3, #8
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	4313      	orrs	r3, r2
 80037a0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2101      	movs	r1, #1
 80037b6:	430a      	orrs	r2, r1
 80037b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2241      	movs	r2, #65	; 0x41
 80037be:	2120      	movs	r1, #32
 80037c0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2240      	movs	r2, #64	; 0x40
 80037c6:	2100      	movs	r1, #0
 80037c8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	e000      	b.n	80037d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037ce:	2302      	movs	r3, #2
  }
}
 80037d0:	0018      	movs	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	b004      	add	sp, #16
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	fffff0ff 	.word	0xfffff0ff

080037dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80037e4:	4b19      	ldr	r3, [pc, #100]	; (800384c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a19      	ldr	r2, [pc, #100]	; (8003850 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80037ea:	4013      	ands	r3, r2
 80037ec:	0019      	movs	r1, r3
 80037ee:	4b17      	ldr	r3, [pc, #92]	; (800384c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	2380      	movs	r3, #128	; 0x80
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d11f      	bne.n	8003840 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003800:	4b14      	ldr	r3, [pc, #80]	; (8003854 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	0013      	movs	r3, r2
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	189b      	adds	r3, r3, r2
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	4912      	ldr	r1, [pc, #72]	; (8003858 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800380e:	0018      	movs	r0, r3
 8003810:	f7fc fc94 	bl	800013c <__udivsi3>
 8003814:	0003      	movs	r3, r0
 8003816:	3301      	adds	r3, #1
 8003818:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800381a:	e008      	b.n	800382e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	3b01      	subs	r3, #1
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	e001      	b.n	800382e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e009      	b.n	8003842 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800382e:	4b07      	ldr	r3, [pc, #28]	; (800384c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003830:	695a      	ldr	r2, [r3, #20]
 8003832:	2380      	movs	r3, #128	; 0x80
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	401a      	ands	r2, r3
 8003838:	2380      	movs	r3, #128	; 0x80
 800383a:	00db      	lsls	r3, r3, #3
 800383c:	429a      	cmp	r2, r3
 800383e:	d0ed      	beq.n	800381c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	0018      	movs	r0, r3
 8003844:	46bd      	mov	sp, r7
 8003846:	b004      	add	sp, #16
 8003848:	bd80      	pop	{r7, pc}
 800384a:	46c0      	nop			; (mov r8, r8)
 800384c:	40007000 	.word	0x40007000
 8003850:	fffff9ff 	.word	0xfffff9ff
 8003854:	20000004 	.word	0x20000004
 8003858:	000f4240 	.word	0x000f4240

0800385c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003860:	4b03      	ldr	r3, [pc, #12]	; (8003870 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	23e0      	movs	r3, #224	; 0xe0
 8003866:	01db      	lsls	r3, r3, #7
 8003868:	4013      	ands	r3, r2
}
 800386a:	0018      	movs	r0, r3
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40021000 	.word	0x40021000

08003874 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b088      	sub	sp, #32
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e2fe      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2201      	movs	r2, #1
 800388c:	4013      	ands	r3, r2
 800388e:	d100      	bne.n	8003892 <HAL_RCC_OscConfig+0x1e>
 8003890:	e07c      	b.n	800398c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003892:	4bc3      	ldr	r3, [pc, #780]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	2238      	movs	r2, #56	; 0x38
 8003898:	4013      	ands	r3, r2
 800389a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800389c:	4bc0      	ldr	r3, [pc, #768]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	2203      	movs	r2, #3
 80038a2:	4013      	ands	r3, r2
 80038a4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	2b10      	cmp	r3, #16
 80038aa:	d102      	bne.n	80038b2 <HAL_RCC_OscConfig+0x3e>
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	2b03      	cmp	r3, #3
 80038b0:	d002      	beq.n	80038b8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	2b08      	cmp	r3, #8
 80038b6:	d10b      	bne.n	80038d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b8:	4bb9      	ldr	r3, [pc, #740]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	2380      	movs	r3, #128	; 0x80
 80038be:	029b      	lsls	r3, r3, #10
 80038c0:	4013      	ands	r3, r2
 80038c2:	d062      	beq.n	800398a <HAL_RCC_OscConfig+0x116>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d15e      	bne.n	800398a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e2d9      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	2380      	movs	r3, #128	; 0x80
 80038d6:	025b      	lsls	r3, r3, #9
 80038d8:	429a      	cmp	r2, r3
 80038da:	d107      	bne.n	80038ec <HAL_RCC_OscConfig+0x78>
 80038dc:	4bb0      	ldr	r3, [pc, #704]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	4baf      	ldr	r3, [pc, #700]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80038e2:	2180      	movs	r1, #128	; 0x80
 80038e4:	0249      	lsls	r1, r1, #9
 80038e6:	430a      	orrs	r2, r1
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	e020      	b.n	800392e <HAL_RCC_OscConfig+0xba>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	23a0      	movs	r3, #160	; 0xa0
 80038f2:	02db      	lsls	r3, r3, #11
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d10e      	bne.n	8003916 <HAL_RCC_OscConfig+0xa2>
 80038f8:	4ba9      	ldr	r3, [pc, #676]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	4ba8      	ldr	r3, [pc, #672]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80038fe:	2180      	movs	r1, #128	; 0x80
 8003900:	02c9      	lsls	r1, r1, #11
 8003902:	430a      	orrs	r2, r1
 8003904:	601a      	str	r2, [r3, #0]
 8003906:	4ba6      	ldr	r3, [pc, #664]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	4ba5      	ldr	r3, [pc, #660]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 800390c:	2180      	movs	r1, #128	; 0x80
 800390e:	0249      	lsls	r1, r1, #9
 8003910:	430a      	orrs	r2, r1
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	e00b      	b.n	800392e <HAL_RCC_OscConfig+0xba>
 8003916:	4ba2      	ldr	r3, [pc, #648]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	4ba1      	ldr	r3, [pc, #644]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 800391c:	49a1      	ldr	r1, [pc, #644]	; (8003ba4 <HAL_RCC_OscConfig+0x330>)
 800391e:	400a      	ands	r2, r1
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	4b9f      	ldr	r3, [pc, #636]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	4b9e      	ldr	r3, [pc, #632]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003928:	499f      	ldr	r1, [pc, #636]	; (8003ba8 <HAL_RCC_OscConfig+0x334>)
 800392a:	400a      	ands	r2, r1
 800392c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d014      	beq.n	8003960 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003936:	f7fe f8af 	bl	8001a98 <HAL_GetTick>
 800393a:	0003      	movs	r3, r0
 800393c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800393e:	e008      	b.n	8003952 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003940:	f7fe f8aa 	bl	8001a98 <HAL_GetTick>
 8003944:	0002      	movs	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b64      	cmp	r3, #100	; 0x64
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e298      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003952:	4b93      	ldr	r3, [pc, #588]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	2380      	movs	r3, #128	; 0x80
 8003958:	029b      	lsls	r3, r3, #10
 800395a:	4013      	ands	r3, r2
 800395c:	d0f0      	beq.n	8003940 <HAL_RCC_OscConfig+0xcc>
 800395e:	e015      	b.n	800398c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003960:	f7fe f89a 	bl	8001a98 <HAL_GetTick>
 8003964:	0003      	movs	r3, r0
 8003966:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800396a:	f7fe f895 	bl	8001a98 <HAL_GetTick>
 800396e:	0002      	movs	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b64      	cmp	r3, #100	; 0x64
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e283      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800397c:	4b88      	ldr	r3, [pc, #544]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	2380      	movs	r3, #128	; 0x80
 8003982:	029b      	lsls	r3, r3, #10
 8003984:	4013      	ands	r3, r2
 8003986:	d1f0      	bne.n	800396a <HAL_RCC_OscConfig+0xf6>
 8003988:	e000      	b.n	800398c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800398a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2202      	movs	r2, #2
 8003992:	4013      	ands	r3, r2
 8003994:	d100      	bne.n	8003998 <HAL_RCC_OscConfig+0x124>
 8003996:	e099      	b.n	8003acc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003998:	4b81      	ldr	r3, [pc, #516]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	2238      	movs	r2, #56	; 0x38
 800399e:	4013      	ands	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039a2:	4b7f      	ldr	r3, [pc, #508]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	2203      	movs	r2, #3
 80039a8:	4013      	ands	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	2b10      	cmp	r3, #16
 80039b0:	d102      	bne.n	80039b8 <HAL_RCC_OscConfig+0x144>
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d002      	beq.n	80039be <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d135      	bne.n	8003a2a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039be:	4b78      	ldr	r3, [pc, #480]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	2380      	movs	r3, #128	; 0x80
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	4013      	ands	r3, r2
 80039c8:	d005      	beq.n	80039d6 <HAL_RCC_OscConfig+0x162>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e256      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d6:	4b72      	ldr	r3, [pc, #456]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	4a74      	ldr	r2, [pc, #464]	; (8003bac <HAL_RCC_OscConfig+0x338>)
 80039dc:	4013      	ands	r3, r2
 80039de:	0019      	movs	r1, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	021a      	lsls	r2, r3, #8
 80039e6:	4b6e      	ldr	r3, [pc, #440]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80039e8:	430a      	orrs	r2, r1
 80039ea:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d112      	bne.n	8003a18 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80039f2:	4b6b      	ldr	r3, [pc, #428]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a6e      	ldr	r2, [pc, #440]	; (8003bb0 <HAL_RCC_OscConfig+0x33c>)
 80039f8:	4013      	ands	r3, r2
 80039fa:	0019      	movs	r1, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	4b67      	ldr	r3, [pc, #412]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a02:	430a      	orrs	r2, r1
 8003a04:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003a06:	4b66      	ldr	r3, [pc, #408]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	0adb      	lsrs	r3, r3, #11
 8003a0c:	2207      	movs	r2, #7
 8003a0e:	4013      	ands	r3, r2
 8003a10:	4a68      	ldr	r2, [pc, #416]	; (8003bb4 <HAL_RCC_OscConfig+0x340>)
 8003a12:	40da      	lsrs	r2, r3
 8003a14:	4b68      	ldr	r3, [pc, #416]	; (8003bb8 <HAL_RCC_OscConfig+0x344>)
 8003a16:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003a18:	4b68      	ldr	r3, [pc, #416]	; (8003bbc <HAL_RCC_OscConfig+0x348>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	f7fd ffdf 	bl	80019e0 <HAL_InitTick>
 8003a22:	1e03      	subs	r3, r0, #0
 8003a24:	d051      	beq.n	8003aca <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e22c      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d030      	beq.n	8003a94 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003a32:	4b5b      	ldr	r3, [pc, #364]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a5e      	ldr	r2, [pc, #376]	; (8003bb0 <HAL_RCC_OscConfig+0x33c>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	0019      	movs	r1, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691a      	ldr	r2, [r3, #16]
 8003a40:	4b57      	ldr	r3, [pc, #348]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a42:	430a      	orrs	r2, r1
 8003a44:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003a46:	4b56      	ldr	r3, [pc, #344]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	4b55      	ldr	r3, [pc, #340]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a4c:	2180      	movs	r1, #128	; 0x80
 8003a4e:	0049      	lsls	r1, r1, #1
 8003a50:	430a      	orrs	r2, r1
 8003a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a54:	f7fe f820 	bl	8001a98 <HAL_GetTick>
 8003a58:	0003      	movs	r3, r0
 8003a5a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a5c:	e008      	b.n	8003a70 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a5e:	f7fe f81b 	bl	8001a98 <HAL_GetTick>
 8003a62:	0002      	movs	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d901      	bls.n	8003a70 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e209      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a70:	4b4b      	ldr	r3, [pc, #300]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	2380      	movs	r3, #128	; 0x80
 8003a76:	00db      	lsls	r3, r3, #3
 8003a78:	4013      	ands	r3, r2
 8003a7a:	d0f0      	beq.n	8003a5e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a7c:	4b48      	ldr	r3, [pc, #288]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	4a4a      	ldr	r2, [pc, #296]	; (8003bac <HAL_RCC_OscConfig+0x338>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	0019      	movs	r1, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	021a      	lsls	r2, r3, #8
 8003a8c:	4b44      	ldr	r3, [pc, #272]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	605a      	str	r2, [r3, #4]
 8003a92:	e01b      	b.n	8003acc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003a94:	4b42      	ldr	r3, [pc, #264]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	4b41      	ldr	r3, [pc, #260]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003a9a:	4949      	ldr	r1, [pc, #292]	; (8003bc0 <HAL_RCC_OscConfig+0x34c>)
 8003a9c:	400a      	ands	r2, r1
 8003a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa0:	f7fd fffa 	bl	8001a98 <HAL_GetTick>
 8003aa4:	0003      	movs	r3, r0
 8003aa6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003aa8:	e008      	b.n	8003abc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aaa:	f7fd fff5 	bl	8001a98 <HAL_GetTick>
 8003aae:	0002      	movs	r2, r0
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e1e3      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003abc:	4b38      	ldr	r3, [pc, #224]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	2380      	movs	r3, #128	; 0x80
 8003ac2:	00db      	lsls	r3, r3, #3
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	d1f0      	bne.n	8003aaa <HAL_RCC_OscConfig+0x236>
 8003ac8:	e000      	b.n	8003acc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003aca:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2208      	movs	r2, #8
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	d047      	beq.n	8003b66 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003ad6:	4b32      	ldr	r3, [pc, #200]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	2238      	movs	r2, #56	; 0x38
 8003adc:	4013      	ands	r3, r2
 8003ade:	2b18      	cmp	r3, #24
 8003ae0:	d10a      	bne.n	8003af8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003ae2:	4b2f      	ldr	r3, [pc, #188]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	4013      	ands	r3, r2
 8003aea:	d03c      	beq.n	8003b66 <HAL_RCC_OscConfig+0x2f2>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d138      	bne.n	8003b66 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e1c5      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d019      	beq.n	8003b34 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003b00:	4b27      	ldr	r3, [pc, #156]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003b02:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003b04:	4b26      	ldr	r3, [pc, #152]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003b06:	2101      	movs	r1, #1
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0c:	f7fd ffc4 	bl	8001a98 <HAL_GetTick>
 8003b10:	0003      	movs	r3, r0
 8003b12:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b14:	e008      	b.n	8003b28 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b16:	f7fd ffbf 	bl	8001a98 <HAL_GetTick>
 8003b1a:	0002      	movs	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e1ad      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b28:	4b1d      	ldr	r3, [pc, #116]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	4013      	ands	r3, r2
 8003b30:	d0f1      	beq.n	8003b16 <HAL_RCC_OscConfig+0x2a2>
 8003b32:	e018      	b.n	8003b66 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003b34:	4b1a      	ldr	r3, [pc, #104]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003b36:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003b38:	4b19      	ldr	r3, [pc, #100]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	438a      	bics	r2, r1
 8003b3e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b40:	f7fd ffaa 	bl	8001a98 <HAL_GetTick>
 8003b44:	0003      	movs	r3, r0
 8003b46:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b48:	e008      	b.n	8003b5c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b4a:	f7fd ffa5 	bl	8001a98 <HAL_GetTick>
 8003b4e:	0002      	movs	r2, r0
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d901      	bls.n	8003b5c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e193      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b5c:	4b10      	ldr	r3, [pc, #64]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b60:	2202      	movs	r2, #2
 8003b62:	4013      	ands	r3, r2
 8003b64:	d1f1      	bne.n	8003b4a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2204      	movs	r2, #4
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d100      	bne.n	8003b72 <HAL_RCC_OscConfig+0x2fe>
 8003b70:	e0c6      	b.n	8003d00 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b72:	231f      	movs	r3, #31
 8003b74:	18fb      	adds	r3, r7, r3
 8003b76:	2200      	movs	r2, #0
 8003b78:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003b7a:	4b09      	ldr	r3, [pc, #36]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	2238      	movs	r2, #56	; 0x38
 8003b80:	4013      	ands	r3, r2
 8003b82:	2b20      	cmp	r3, #32
 8003b84:	d11e      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003b86:	4b06      	ldr	r3, [pc, #24]	; (8003ba0 <HAL_RCC_OscConfig+0x32c>)
 8003b88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	d100      	bne.n	8003b92 <HAL_RCC_OscConfig+0x31e>
 8003b90:	e0b6      	b.n	8003d00 <HAL_RCC_OscConfig+0x48c>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d000      	beq.n	8003b9c <HAL_RCC_OscConfig+0x328>
 8003b9a:	e0b1      	b.n	8003d00 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e171      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
 8003ba0:	40021000 	.word	0x40021000
 8003ba4:	fffeffff 	.word	0xfffeffff
 8003ba8:	fffbffff 	.word	0xfffbffff
 8003bac:	ffff80ff 	.word	0xffff80ff
 8003bb0:	ffffc7ff 	.word	0xffffc7ff
 8003bb4:	00f42400 	.word	0x00f42400
 8003bb8:	20000004 	.word	0x20000004
 8003bbc:	20000008 	.word	0x20000008
 8003bc0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003bc4:	4bb1      	ldr	r3, [pc, #708]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003bc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bc8:	2380      	movs	r3, #128	; 0x80
 8003bca:	055b      	lsls	r3, r3, #21
 8003bcc:	4013      	ands	r3, r2
 8003bce:	d101      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x360>
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e000      	b.n	8003bd6 <HAL_RCC_OscConfig+0x362>
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d011      	beq.n	8003bfe <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003bda:	4bac      	ldr	r3, [pc, #688]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003bdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bde:	4bab      	ldr	r3, [pc, #684]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003be0:	2180      	movs	r1, #128	; 0x80
 8003be2:	0549      	lsls	r1, r1, #21
 8003be4:	430a      	orrs	r2, r1
 8003be6:	63da      	str	r2, [r3, #60]	; 0x3c
 8003be8:	4ba8      	ldr	r3, [pc, #672]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003bea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bec:	2380      	movs	r3, #128	; 0x80
 8003bee:	055b      	lsls	r3, r3, #21
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003bf6:	231f      	movs	r3, #31
 8003bf8:	18fb      	adds	r3, r7, r3
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bfe:	4ba4      	ldr	r3, [pc, #656]	; (8003e90 <HAL_RCC_OscConfig+0x61c>)
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	2380      	movs	r3, #128	; 0x80
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	4013      	ands	r3, r2
 8003c08:	d11a      	bne.n	8003c40 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c0a:	4ba1      	ldr	r3, [pc, #644]	; (8003e90 <HAL_RCC_OscConfig+0x61c>)
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	4ba0      	ldr	r3, [pc, #640]	; (8003e90 <HAL_RCC_OscConfig+0x61c>)
 8003c10:	2180      	movs	r1, #128	; 0x80
 8003c12:	0049      	lsls	r1, r1, #1
 8003c14:	430a      	orrs	r2, r1
 8003c16:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003c18:	f7fd ff3e 	bl	8001a98 <HAL_GetTick>
 8003c1c:	0003      	movs	r3, r0
 8003c1e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c22:	f7fd ff39 	bl	8001a98 <HAL_GetTick>
 8003c26:	0002      	movs	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e127      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c34:	4b96      	ldr	r3, [pc, #600]	; (8003e90 <HAL_RCC_OscConfig+0x61c>)
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	2380      	movs	r3, #128	; 0x80
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	d0f0      	beq.n	8003c22 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d106      	bne.n	8003c56 <HAL_RCC_OscConfig+0x3e2>
 8003c48:	4b90      	ldr	r3, [pc, #576]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c4a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c4c:	4b8f      	ldr	r3, [pc, #572]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c4e:	2101      	movs	r1, #1
 8003c50:	430a      	orrs	r2, r1
 8003c52:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c54:	e01c      	b.n	8003c90 <HAL_RCC_OscConfig+0x41c>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b05      	cmp	r3, #5
 8003c5c:	d10c      	bne.n	8003c78 <HAL_RCC_OscConfig+0x404>
 8003c5e:	4b8b      	ldr	r3, [pc, #556]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c60:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c62:	4b8a      	ldr	r3, [pc, #552]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c64:	2104      	movs	r1, #4
 8003c66:	430a      	orrs	r2, r1
 8003c68:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c6a:	4b88      	ldr	r3, [pc, #544]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c6e:	4b87      	ldr	r3, [pc, #540]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c70:	2101      	movs	r1, #1
 8003c72:	430a      	orrs	r2, r1
 8003c74:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c76:	e00b      	b.n	8003c90 <HAL_RCC_OscConfig+0x41c>
 8003c78:	4b84      	ldr	r3, [pc, #528]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c7c:	4b83      	ldr	r3, [pc, #524]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c7e:	2101      	movs	r1, #1
 8003c80:	438a      	bics	r2, r1
 8003c82:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c84:	4b81      	ldr	r3, [pc, #516]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c88:	4b80      	ldr	r3, [pc, #512]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003c8a:	2104      	movs	r1, #4
 8003c8c:	438a      	bics	r2, r1
 8003c8e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d014      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c98:	f7fd fefe 	bl	8001a98 <HAL_GetTick>
 8003c9c:	0003      	movs	r3, r0
 8003c9e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ca0:	e009      	b.n	8003cb6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ca2:	f7fd fef9 	bl	8001a98 <HAL_GetTick>
 8003ca6:	0002      	movs	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	4a79      	ldr	r2, [pc, #484]	; (8003e94 <HAL_RCC_OscConfig+0x620>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e0e6      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cb6:	4b75      	ldr	r3, [pc, #468]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cba:	2202      	movs	r2, #2
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	d0f0      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x42e>
 8003cc0:	e013      	b.n	8003cea <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc2:	f7fd fee9 	bl	8001a98 <HAL_GetTick>
 8003cc6:	0003      	movs	r3, r0
 8003cc8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cca:	e009      	b.n	8003ce0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ccc:	f7fd fee4 	bl	8001a98 <HAL_GetTick>
 8003cd0:	0002      	movs	r2, r0
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	4a6f      	ldr	r2, [pc, #444]	; (8003e94 <HAL_RCC_OscConfig+0x620>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d901      	bls.n	8003ce0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e0d1      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ce0:	4b6a      	ldr	r3, [pc, #424]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	d1f0      	bne.n	8003ccc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003cea:	231f      	movs	r3, #31
 8003cec:	18fb      	adds	r3, r7, r3
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d105      	bne.n	8003d00 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003cf4:	4b65      	ldr	r3, [pc, #404]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003cf6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003cf8:	4b64      	ldr	r3, [pc, #400]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003cfa:	4967      	ldr	r1, [pc, #412]	; (8003e98 <HAL_RCC_OscConfig+0x624>)
 8003cfc:	400a      	ands	r2, r1
 8003cfe:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	69db      	ldr	r3, [r3, #28]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d100      	bne.n	8003d0a <HAL_RCC_OscConfig+0x496>
 8003d08:	e0bb      	b.n	8003e82 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d0a:	4b60      	ldr	r3, [pc, #384]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2238      	movs	r2, #56	; 0x38
 8003d10:	4013      	ands	r3, r2
 8003d12:	2b10      	cmp	r3, #16
 8003d14:	d100      	bne.n	8003d18 <HAL_RCC_OscConfig+0x4a4>
 8003d16:	e07b      	b.n	8003e10 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	69db      	ldr	r3, [r3, #28]
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d156      	bne.n	8003dce <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d20:	4b5a      	ldr	r3, [pc, #360]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	4b59      	ldr	r3, [pc, #356]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d26:	495d      	ldr	r1, [pc, #372]	; (8003e9c <HAL_RCC_OscConfig+0x628>)
 8003d28:	400a      	ands	r2, r1
 8003d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2c:	f7fd feb4 	bl	8001a98 <HAL_GetTick>
 8003d30:	0003      	movs	r3, r0
 8003d32:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d34:	e008      	b.n	8003d48 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d36:	f7fd feaf 	bl	8001a98 <HAL_GetTick>
 8003d3a:	0002      	movs	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e09d      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d48:	4b50      	ldr	r3, [pc, #320]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	2380      	movs	r3, #128	; 0x80
 8003d4e:	049b      	lsls	r3, r3, #18
 8003d50:	4013      	ands	r3, r2
 8003d52:	d1f0      	bne.n	8003d36 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d54:	4b4d      	ldr	r3, [pc, #308]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	4a51      	ldr	r2, [pc, #324]	; (8003ea0 <HAL_RCC_OscConfig+0x62c>)
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	0019      	movs	r1, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a1a      	ldr	r2, [r3, #32]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d66:	431a      	orrs	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6c:	021b      	lsls	r3, r3, #8
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d74:	431a      	orrs	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d80:	431a      	orrs	r2, r3
 8003d82:	4b42      	ldr	r3, [pc, #264]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d84:	430a      	orrs	r2, r1
 8003d86:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d88:	4b40      	ldr	r3, [pc, #256]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	4b3f      	ldr	r3, [pc, #252]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d8e:	2180      	movs	r1, #128	; 0x80
 8003d90:	0449      	lsls	r1, r1, #17
 8003d92:	430a      	orrs	r2, r1
 8003d94:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003d96:	4b3d      	ldr	r3, [pc, #244]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	4b3c      	ldr	r3, [pc, #240]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003d9c:	2180      	movs	r1, #128	; 0x80
 8003d9e:	0549      	lsls	r1, r1, #21
 8003da0:	430a      	orrs	r2, r1
 8003da2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da4:	f7fd fe78 	bl	8001a98 <HAL_GetTick>
 8003da8:	0003      	movs	r3, r0
 8003daa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dac:	e008      	b.n	8003dc0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dae:	f7fd fe73 	bl	8001a98 <HAL_GetTick>
 8003db2:	0002      	movs	r2, r0
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d901      	bls.n	8003dc0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e061      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dc0:	4b32      	ldr	r3, [pc, #200]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	2380      	movs	r3, #128	; 0x80
 8003dc6:	049b      	lsls	r3, r3, #18
 8003dc8:	4013      	ands	r3, r2
 8003dca:	d0f0      	beq.n	8003dae <HAL_RCC_OscConfig+0x53a>
 8003dcc:	e059      	b.n	8003e82 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dce:	4b2f      	ldr	r3, [pc, #188]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	4b2e      	ldr	r3, [pc, #184]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003dd4:	4931      	ldr	r1, [pc, #196]	; (8003e9c <HAL_RCC_OscConfig+0x628>)
 8003dd6:	400a      	ands	r2, r1
 8003dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dda:	f7fd fe5d 	bl	8001a98 <HAL_GetTick>
 8003dde:	0003      	movs	r3, r0
 8003de0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de4:	f7fd fe58 	bl	8001a98 <HAL_GetTick>
 8003de8:	0002      	movs	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e046      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df6:	4b25      	ldr	r3, [pc, #148]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	2380      	movs	r3, #128	; 0x80
 8003dfc:	049b      	lsls	r3, r3, #18
 8003dfe:	4013      	ands	r3, r2
 8003e00:	d1f0      	bne.n	8003de4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003e02:	4b22      	ldr	r3, [pc, #136]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003e04:	68da      	ldr	r2, [r3, #12]
 8003e06:	4b21      	ldr	r3, [pc, #132]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003e08:	4926      	ldr	r1, [pc, #152]	; (8003ea4 <HAL_RCC_OscConfig+0x630>)
 8003e0a:	400a      	ands	r2, r1
 8003e0c:	60da      	str	r2, [r3, #12]
 8003e0e:	e038      	b.n	8003e82 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	69db      	ldr	r3, [r3, #28]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e033      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003e1c:	4b1b      	ldr	r3, [pc, #108]	; (8003e8c <HAL_RCC_OscConfig+0x618>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	2203      	movs	r2, #3
 8003e26:	401a      	ands	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d126      	bne.n	8003e7e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2270      	movs	r2, #112	; 0x70
 8003e34:	401a      	ands	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d11f      	bne.n	8003e7e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	23fe      	movs	r3, #254	; 0xfe
 8003e42:	01db      	lsls	r3, r3, #7
 8003e44:	401a      	ands	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d116      	bne.n	8003e7e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e50:	697a      	ldr	r2, [r7, #20]
 8003e52:	23f8      	movs	r3, #248	; 0xf8
 8003e54:	039b      	lsls	r3, r3, #14
 8003e56:	401a      	ands	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d10e      	bne.n	8003e7e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	23e0      	movs	r3, #224	; 0xe0
 8003e64:	051b      	lsls	r3, r3, #20
 8003e66:	401a      	ands	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d106      	bne.n	8003e7e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	0f5b      	lsrs	r3, r3, #29
 8003e74:	075a      	lsls	r2, r3, #29
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d001      	beq.n	8003e82 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e000      	b.n	8003e84 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	0018      	movs	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	b008      	add	sp, #32
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	40021000 	.word	0x40021000
 8003e90:	40007000 	.word	0x40007000
 8003e94:	00001388 	.word	0x00001388
 8003e98:	efffffff 	.word	0xefffffff
 8003e9c:	feffffff 	.word	0xfeffffff
 8003ea0:	11c1808c 	.word	0x11c1808c
 8003ea4:	eefefffc 	.word	0xeefefffc

08003ea8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e0e9      	b.n	8004090 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ebc:	4b76      	ldr	r3, [pc, #472]	; (8004098 <HAL_RCC_ClockConfig+0x1f0>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2207      	movs	r2, #7
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	683a      	ldr	r2, [r7, #0]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d91e      	bls.n	8003f08 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eca:	4b73      	ldr	r3, [pc, #460]	; (8004098 <HAL_RCC_ClockConfig+0x1f0>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2207      	movs	r2, #7
 8003ed0:	4393      	bics	r3, r2
 8003ed2:	0019      	movs	r1, r3
 8003ed4:	4b70      	ldr	r3, [pc, #448]	; (8004098 <HAL_RCC_ClockConfig+0x1f0>)
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003edc:	f7fd fddc 	bl	8001a98 <HAL_GetTick>
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ee4:	e009      	b.n	8003efa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ee6:	f7fd fdd7 	bl	8001a98 <HAL_GetTick>
 8003eea:	0002      	movs	r2, r0
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	4a6a      	ldr	r2, [pc, #424]	; (800409c <HAL_RCC_ClockConfig+0x1f4>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e0ca      	b.n	8004090 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003efa:	4b67      	ldr	r3, [pc, #412]	; (8004098 <HAL_RCC_ClockConfig+0x1f0>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2207      	movs	r2, #7
 8003f00:	4013      	ands	r3, r2
 8003f02:	683a      	ldr	r2, [r7, #0]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d1ee      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d015      	beq.n	8003f3e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2204      	movs	r2, #4
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d006      	beq.n	8003f2a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003f1c:	4b60      	ldr	r3, [pc, #384]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f1e:	689a      	ldr	r2, [r3, #8]
 8003f20:	4b5f      	ldr	r3, [pc, #380]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f22:	21e0      	movs	r1, #224	; 0xe0
 8003f24:	01c9      	lsls	r1, r1, #7
 8003f26:	430a      	orrs	r2, r1
 8003f28:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f2a:	4b5d      	ldr	r3, [pc, #372]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	4a5d      	ldr	r2, [pc, #372]	; (80040a4 <HAL_RCC_ClockConfig+0x1fc>)
 8003f30:	4013      	ands	r3, r2
 8003f32:	0019      	movs	r1, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	4b59      	ldr	r3, [pc, #356]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2201      	movs	r2, #1
 8003f44:	4013      	ands	r3, r2
 8003f46:	d057      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d107      	bne.n	8003f60 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f50:	4b53      	ldr	r3, [pc, #332]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	2380      	movs	r3, #128	; 0x80
 8003f56:	029b      	lsls	r3, r3, #10
 8003f58:	4013      	ands	r3, r2
 8003f5a:	d12b      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e097      	b.n	8004090 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d107      	bne.n	8003f78 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f68:	4b4d      	ldr	r3, [pc, #308]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	2380      	movs	r3, #128	; 0x80
 8003f6e:	049b      	lsls	r3, r3, #18
 8003f70:	4013      	ands	r3, r2
 8003f72:	d11f      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e08b      	b.n	8004090 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d107      	bne.n	8003f90 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f80:	4b47      	ldr	r3, [pc, #284]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	2380      	movs	r3, #128	; 0x80
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	4013      	ands	r3, r2
 8003f8a:	d113      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e07f      	b.n	8004090 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2b03      	cmp	r3, #3
 8003f96:	d106      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f98:	4b41      	ldr	r3, [pc, #260]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003f9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f9c:	2202      	movs	r2, #2
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	d108      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e074      	b.n	8004090 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fa6:	4b3e      	ldr	r3, [pc, #248]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003faa:	2202      	movs	r2, #2
 8003fac:	4013      	ands	r3, r2
 8003fae:	d101      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e06d      	b.n	8004090 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fb4:	4b3a      	ldr	r3, [pc, #232]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	2207      	movs	r2, #7
 8003fba:	4393      	bics	r3, r2
 8003fbc:	0019      	movs	r1, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	4b37      	ldr	r3, [pc, #220]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003fc4:	430a      	orrs	r2, r1
 8003fc6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fc8:	f7fd fd66 	bl	8001a98 <HAL_GetTick>
 8003fcc:	0003      	movs	r3, r0
 8003fce:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fd0:	e009      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd2:	f7fd fd61 	bl	8001a98 <HAL_GetTick>
 8003fd6:	0002      	movs	r2, r0
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	4a2f      	ldr	r2, [pc, #188]	; (800409c <HAL_RCC_ClockConfig+0x1f4>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e054      	b.n	8004090 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fe6:	4b2e      	ldr	r3, [pc, #184]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2238      	movs	r2, #56	; 0x38
 8003fec:	401a      	ands	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d1ec      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ff8:	4b27      	ldr	r3, [pc, #156]	; (8004098 <HAL_RCC_ClockConfig+0x1f0>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2207      	movs	r2, #7
 8003ffe:	4013      	ands	r3, r2
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	429a      	cmp	r2, r3
 8004004:	d21e      	bcs.n	8004044 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004006:	4b24      	ldr	r3, [pc, #144]	; (8004098 <HAL_RCC_ClockConfig+0x1f0>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2207      	movs	r2, #7
 800400c:	4393      	bics	r3, r2
 800400e:	0019      	movs	r1, r3
 8004010:	4b21      	ldr	r3, [pc, #132]	; (8004098 <HAL_RCC_ClockConfig+0x1f0>)
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	430a      	orrs	r2, r1
 8004016:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004018:	f7fd fd3e 	bl	8001a98 <HAL_GetTick>
 800401c:	0003      	movs	r3, r0
 800401e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004020:	e009      	b.n	8004036 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004022:	f7fd fd39 	bl	8001a98 <HAL_GetTick>
 8004026:	0002      	movs	r2, r0
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	4a1b      	ldr	r2, [pc, #108]	; (800409c <HAL_RCC_ClockConfig+0x1f4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e02c      	b.n	8004090 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004036:	4b18      	ldr	r3, [pc, #96]	; (8004098 <HAL_RCC_ClockConfig+0x1f0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2207      	movs	r2, #7
 800403c:	4013      	ands	r3, r2
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	429a      	cmp	r2, r3
 8004042:	d1ee      	bne.n	8004022 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2204      	movs	r2, #4
 800404a:	4013      	ands	r3, r2
 800404c:	d009      	beq.n	8004062 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800404e:	4b14      	ldr	r3, [pc, #80]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	4a15      	ldr	r2, [pc, #84]	; (80040a8 <HAL_RCC_ClockConfig+0x200>)
 8004054:	4013      	ands	r3, r2
 8004056:	0019      	movs	r1, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68da      	ldr	r2, [r3, #12]
 800405c:	4b10      	ldr	r3, [pc, #64]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 800405e:	430a      	orrs	r2, r1
 8004060:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004062:	f000 f829 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 8004066:	0001      	movs	r1, r0
 8004068:	4b0d      	ldr	r3, [pc, #52]	; (80040a0 <HAL_RCC_ClockConfig+0x1f8>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	0a1b      	lsrs	r3, r3, #8
 800406e:	220f      	movs	r2, #15
 8004070:	401a      	ands	r2, r3
 8004072:	4b0e      	ldr	r3, [pc, #56]	; (80040ac <HAL_RCC_ClockConfig+0x204>)
 8004074:	0092      	lsls	r2, r2, #2
 8004076:	58d3      	ldr	r3, [r2, r3]
 8004078:	221f      	movs	r2, #31
 800407a:	4013      	ands	r3, r2
 800407c:	000a      	movs	r2, r1
 800407e:	40da      	lsrs	r2, r3
 8004080:	4b0b      	ldr	r3, [pc, #44]	; (80040b0 <HAL_RCC_ClockConfig+0x208>)
 8004082:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004084:	4b0b      	ldr	r3, [pc, #44]	; (80040b4 <HAL_RCC_ClockConfig+0x20c>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	0018      	movs	r0, r3
 800408a:	f7fd fca9 	bl	80019e0 <HAL_InitTick>
 800408e:	0003      	movs	r3, r0
}
 8004090:	0018      	movs	r0, r3
 8004092:	46bd      	mov	sp, r7
 8004094:	b004      	add	sp, #16
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40022000 	.word	0x40022000
 800409c:	00001388 	.word	0x00001388
 80040a0:	40021000 	.word	0x40021000
 80040a4:	fffff0ff 	.word	0xfffff0ff
 80040a8:	ffff8fff 	.word	0xffff8fff
 80040ac:	08008b24 	.word	0x08008b24
 80040b0:	20000004 	.word	0x20000004
 80040b4:	20000008 	.word	0x20000008

080040b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040be:	4b3c      	ldr	r3, [pc, #240]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	2238      	movs	r2, #56	; 0x38
 80040c4:	4013      	ands	r3, r2
 80040c6:	d10f      	bne.n	80040e8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80040c8:	4b39      	ldr	r3, [pc, #228]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	0adb      	lsrs	r3, r3, #11
 80040ce:	2207      	movs	r2, #7
 80040d0:	4013      	ands	r3, r2
 80040d2:	2201      	movs	r2, #1
 80040d4:	409a      	lsls	r2, r3
 80040d6:	0013      	movs	r3, r2
 80040d8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80040da:	6839      	ldr	r1, [r7, #0]
 80040dc:	4835      	ldr	r0, [pc, #212]	; (80041b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80040de:	f7fc f82d 	bl	800013c <__udivsi3>
 80040e2:	0003      	movs	r3, r0
 80040e4:	613b      	str	r3, [r7, #16]
 80040e6:	e05d      	b.n	80041a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80040e8:	4b31      	ldr	r3, [pc, #196]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	2238      	movs	r2, #56	; 0x38
 80040ee:	4013      	ands	r3, r2
 80040f0:	2b08      	cmp	r3, #8
 80040f2:	d102      	bne.n	80040fa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040f4:	4b30      	ldr	r3, [pc, #192]	; (80041b8 <HAL_RCC_GetSysClockFreq+0x100>)
 80040f6:	613b      	str	r3, [r7, #16]
 80040f8:	e054      	b.n	80041a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040fa:	4b2d      	ldr	r3, [pc, #180]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	2238      	movs	r2, #56	; 0x38
 8004100:	4013      	ands	r3, r2
 8004102:	2b10      	cmp	r3, #16
 8004104:	d138      	bne.n	8004178 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004106:	4b2a      	ldr	r3, [pc, #168]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	2203      	movs	r2, #3
 800410c:	4013      	ands	r3, r2
 800410e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004110:	4b27      	ldr	r3, [pc, #156]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	091b      	lsrs	r3, r3, #4
 8004116:	2207      	movs	r2, #7
 8004118:	4013      	ands	r3, r2
 800411a:	3301      	adds	r3, #1
 800411c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2b03      	cmp	r3, #3
 8004122:	d10d      	bne.n	8004140 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004124:	68b9      	ldr	r1, [r7, #8]
 8004126:	4824      	ldr	r0, [pc, #144]	; (80041b8 <HAL_RCC_GetSysClockFreq+0x100>)
 8004128:	f7fc f808 	bl	800013c <__udivsi3>
 800412c:	0003      	movs	r3, r0
 800412e:	0019      	movs	r1, r3
 8004130:	4b1f      	ldr	r3, [pc, #124]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	0a1b      	lsrs	r3, r3, #8
 8004136:	227f      	movs	r2, #127	; 0x7f
 8004138:	4013      	ands	r3, r2
 800413a:	434b      	muls	r3, r1
 800413c:	617b      	str	r3, [r7, #20]
        break;
 800413e:	e00d      	b.n	800415c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004140:	68b9      	ldr	r1, [r7, #8]
 8004142:	481c      	ldr	r0, [pc, #112]	; (80041b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004144:	f7fb fffa 	bl	800013c <__udivsi3>
 8004148:	0003      	movs	r3, r0
 800414a:	0019      	movs	r1, r3
 800414c:	4b18      	ldr	r3, [pc, #96]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	0a1b      	lsrs	r3, r3, #8
 8004152:	227f      	movs	r2, #127	; 0x7f
 8004154:	4013      	ands	r3, r2
 8004156:	434b      	muls	r3, r1
 8004158:	617b      	str	r3, [r7, #20]
        break;
 800415a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800415c:	4b14      	ldr	r3, [pc, #80]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	0f5b      	lsrs	r3, r3, #29
 8004162:	2207      	movs	r2, #7
 8004164:	4013      	ands	r3, r2
 8004166:	3301      	adds	r3, #1
 8004168:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	6978      	ldr	r0, [r7, #20]
 800416e:	f7fb ffe5 	bl	800013c <__udivsi3>
 8004172:	0003      	movs	r3, r0
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	e015      	b.n	80041a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004178:	4b0d      	ldr	r3, [pc, #52]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	2238      	movs	r2, #56	; 0x38
 800417e:	4013      	ands	r3, r2
 8004180:	2b20      	cmp	r3, #32
 8004182:	d103      	bne.n	800418c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004184:	2380      	movs	r3, #128	; 0x80
 8004186:	021b      	lsls	r3, r3, #8
 8004188:	613b      	str	r3, [r7, #16]
 800418a:	e00b      	b.n	80041a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800418c:	4b08      	ldr	r3, [pc, #32]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	2238      	movs	r2, #56	; 0x38
 8004192:	4013      	ands	r3, r2
 8004194:	2b18      	cmp	r3, #24
 8004196:	d103      	bne.n	80041a0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004198:	23fa      	movs	r3, #250	; 0xfa
 800419a:	01db      	lsls	r3, r3, #7
 800419c:	613b      	str	r3, [r7, #16]
 800419e:	e001      	b.n	80041a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80041a4:	693b      	ldr	r3, [r7, #16]
}
 80041a6:	0018      	movs	r0, r3
 80041a8:	46bd      	mov	sp, r7
 80041aa:	b006      	add	sp, #24
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	46c0      	nop			; (mov r8, r8)
 80041b0:	40021000 	.word	0x40021000
 80041b4:	00f42400 	.word	0x00f42400
 80041b8:	007a1200 	.word	0x007a1200

080041bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041c0:	4b02      	ldr	r3, [pc, #8]	; (80041cc <HAL_RCC_GetHCLKFreq+0x10>)
 80041c2:	681b      	ldr	r3, [r3, #0]
}
 80041c4:	0018      	movs	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	46c0      	nop			; (mov r8, r8)
 80041cc:	20000004 	.word	0x20000004

080041d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041d0:	b5b0      	push	{r4, r5, r7, lr}
 80041d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80041d4:	f7ff fff2 	bl	80041bc <HAL_RCC_GetHCLKFreq>
 80041d8:	0004      	movs	r4, r0
 80041da:	f7ff fb3f 	bl	800385c <LL_RCC_GetAPB1Prescaler>
 80041de:	0003      	movs	r3, r0
 80041e0:	0b1a      	lsrs	r2, r3, #12
 80041e2:	4b05      	ldr	r3, [pc, #20]	; (80041f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80041e4:	0092      	lsls	r2, r2, #2
 80041e6:	58d3      	ldr	r3, [r2, r3]
 80041e8:	221f      	movs	r2, #31
 80041ea:	4013      	ands	r3, r2
 80041ec:	40dc      	lsrs	r4, r3
 80041ee:	0023      	movs	r3, r4
}
 80041f0:	0018      	movs	r0, r3
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bdb0      	pop	{r4, r5, r7, pc}
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	08008b64 	.word	0x08008b64

080041fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004204:	2313      	movs	r3, #19
 8004206:	18fb      	adds	r3, r7, r3
 8004208:	2200      	movs	r2, #0
 800420a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800420c:	2312      	movs	r3, #18
 800420e:	18fb      	adds	r3, r7, r3
 8004210:	2200      	movs	r2, #0
 8004212:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	2380      	movs	r3, #128	; 0x80
 800421a:	029b      	lsls	r3, r3, #10
 800421c:	4013      	ands	r3, r2
 800421e:	d100      	bne.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004220:	e0a3      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004222:	2011      	movs	r0, #17
 8004224:	183b      	adds	r3, r7, r0
 8004226:	2200      	movs	r2, #0
 8004228:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800422a:	4bc3      	ldr	r3, [pc, #780]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800422c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800422e:	2380      	movs	r3, #128	; 0x80
 8004230:	055b      	lsls	r3, r3, #21
 8004232:	4013      	ands	r3, r2
 8004234:	d110      	bne.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004236:	4bc0      	ldr	r3, [pc, #768]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004238:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800423a:	4bbf      	ldr	r3, [pc, #764]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800423c:	2180      	movs	r1, #128	; 0x80
 800423e:	0549      	lsls	r1, r1, #21
 8004240:	430a      	orrs	r2, r1
 8004242:	63da      	str	r2, [r3, #60]	; 0x3c
 8004244:	4bbc      	ldr	r3, [pc, #752]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004246:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004248:	2380      	movs	r3, #128	; 0x80
 800424a:	055b      	lsls	r3, r3, #21
 800424c:	4013      	ands	r3, r2
 800424e:	60bb      	str	r3, [r7, #8]
 8004250:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004252:	183b      	adds	r3, r7, r0
 8004254:	2201      	movs	r2, #1
 8004256:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004258:	4bb8      	ldr	r3, [pc, #736]	; (800453c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	4bb7      	ldr	r3, [pc, #732]	; (800453c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800425e:	2180      	movs	r1, #128	; 0x80
 8004260:	0049      	lsls	r1, r1, #1
 8004262:	430a      	orrs	r2, r1
 8004264:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004266:	f7fd fc17 	bl	8001a98 <HAL_GetTick>
 800426a:	0003      	movs	r3, r0
 800426c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800426e:	e00b      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004270:	f7fd fc12 	bl	8001a98 <HAL_GetTick>
 8004274:	0002      	movs	r2, r0
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d904      	bls.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800427e:	2313      	movs	r3, #19
 8004280:	18fb      	adds	r3, r7, r3
 8004282:	2203      	movs	r2, #3
 8004284:	701a      	strb	r2, [r3, #0]
        break;
 8004286:	e005      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004288:	4bac      	ldr	r3, [pc, #688]	; (800453c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	2380      	movs	r3, #128	; 0x80
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	4013      	ands	r3, r2
 8004292:	d0ed      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004294:	2313      	movs	r3, #19
 8004296:	18fb      	adds	r3, r7, r3
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d154      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800429e:	4ba6      	ldr	r3, [pc, #664]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042a2:	23c0      	movs	r3, #192	; 0xc0
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4013      	ands	r3, r2
 80042a8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d019      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d014      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042ba:	4b9f      	ldr	r3, [pc, #636]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042be:	4aa0      	ldr	r2, [pc, #640]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80042c0:	4013      	ands	r3, r2
 80042c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042c4:	4b9c      	ldr	r3, [pc, #624]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042c8:	4b9b      	ldr	r3, [pc, #620]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042ca:	2180      	movs	r1, #128	; 0x80
 80042cc:	0249      	lsls	r1, r1, #9
 80042ce:	430a      	orrs	r2, r1
 80042d0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80042d2:	4b99      	ldr	r3, [pc, #612]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042d4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042d6:	4b98      	ldr	r3, [pc, #608]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042d8:	499a      	ldr	r1, [pc, #616]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80042da:	400a      	ands	r2, r1
 80042dc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80042de:	4b96      	ldr	r3, [pc, #600]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	2201      	movs	r2, #1
 80042e8:	4013      	ands	r3, r2
 80042ea:	d016      	beq.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ec:	f7fd fbd4 	bl	8001a98 <HAL_GetTick>
 80042f0:	0003      	movs	r3, r0
 80042f2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042f4:	e00c      	b.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042f6:	f7fd fbcf 	bl	8001a98 <HAL_GetTick>
 80042fa:	0002      	movs	r2, r0
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	4a91      	ldr	r2, [pc, #580]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d904      	bls.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004306:	2313      	movs	r3, #19
 8004308:	18fb      	adds	r3, r7, r3
 800430a:	2203      	movs	r2, #3
 800430c:	701a      	strb	r2, [r3, #0]
            break;
 800430e:	e004      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004310:	4b89      	ldr	r3, [pc, #548]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004314:	2202      	movs	r2, #2
 8004316:	4013      	ands	r3, r2
 8004318:	d0ed      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800431a:	2313      	movs	r3, #19
 800431c:	18fb      	adds	r3, r7, r3
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10a      	bne.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004324:	4b84      	ldr	r3, [pc, #528]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004326:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004328:	4a85      	ldr	r2, [pc, #532]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800432a:	4013      	ands	r3, r2
 800432c:	0019      	movs	r1, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004332:	4b81      	ldr	r3, [pc, #516]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004334:	430a      	orrs	r2, r1
 8004336:	65da      	str	r2, [r3, #92]	; 0x5c
 8004338:	e00c      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800433a:	2312      	movs	r3, #18
 800433c:	18fb      	adds	r3, r7, r3
 800433e:	2213      	movs	r2, #19
 8004340:	18ba      	adds	r2, r7, r2
 8004342:	7812      	ldrb	r2, [r2, #0]
 8004344:	701a      	strb	r2, [r3, #0]
 8004346:	e005      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004348:	2312      	movs	r3, #18
 800434a:	18fb      	adds	r3, r7, r3
 800434c:	2213      	movs	r2, #19
 800434e:	18ba      	adds	r2, r7, r2
 8004350:	7812      	ldrb	r2, [r2, #0]
 8004352:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004354:	2311      	movs	r3, #17
 8004356:	18fb      	adds	r3, r7, r3
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d105      	bne.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800435e:	4b76      	ldr	r3, [pc, #472]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004360:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004362:	4b75      	ldr	r3, [pc, #468]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004364:	4979      	ldr	r1, [pc, #484]	; (800454c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004366:	400a      	ands	r2, r1
 8004368:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2201      	movs	r2, #1
 8004370:	4013      	ands	r3, r2
 8004372:	d009      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004374:	4b70      	ldr	r3, [pc, #448]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004378:	2203      	movs	r2, #3
 800437a:	4393      	bics	r3, r2
 800437c:	0019      	movs	r1, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	4b6d      	ldr	r3, [pc, #436]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004384:	430a      	orrs	r2, r1
 8004386:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2202      	movs	r2, #2
 800438e:	4013      	ands	r3, r2
 8004390:	d009      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004392:	4b69      	ldr	r3, [pc, #420]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004396:	220c      	movs	r2, #12
 8004398:	4393      	bics	r3, r2
 800439a:	0019      	movs	r1, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	689a      	ldr	r2, [r3, #8]
 80043a0:	4b65      	ldr	r3, [pc, #404]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80043a2:	430a      	orrs	r2, r1
 80043a4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2210      	movs	r2, #16
 80043ac:	4013      	ands	r3, r2
 80043ae:	d009      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043b0:	4b61      	ldr	r3, [pc, #388]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80043b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b4:	4a66      	ldr	r2, [pc, #408]	; (8004550 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80043b6:	4013      	ands	r3, r2
 80043b8:	0019      	movs	r1, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	4b5e      	ldr	r3, [pc, #376]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80043c0:	430a      	orrs	r2, r1
 80043c2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	2380      	movs	r3, #128	; 0x80
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	4013      	ands	r3, r2
 80043ce:	d009      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043d0:	4b59      	ldr	r3, [pc, #356]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80043d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043d4:	4a5f      	ldr	r2, [pc, #380]	; (8004554 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043d6:	4013      	ands	r3, r2
 80043d8:	0019      	movs	r1, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	699a      	ldr	r2, [r3, #24]
 80043de:	4b56      	ldr	r3, [pc, #344]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80043e0:	430a      	orrs	r2, r1
 80043e2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	2380      	movs	r3, #128	; 0x80
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	4013      	ands	r3, r2
 80043ee:	d009      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80043f0:	4b51      	ldr	r3, [pc, #324]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80043f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f4:	4a58      	ldr	r2, [pc, #352]	; (8004558 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043f6:	4013      	ands	r3, r2
 80043f8:	0019      	movs	r1, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	69da      	ldr	r2, [r3, #28]
 80043fe:	4b4e      	ldr	r3, [pc, #312]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004400:	430a      	orrs	r2, r1
 8004402:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2220      	movs	r2, #32
 800440a:	4013      	ands	r3, r2
 800440c:	d009      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800440e:	4b4a      	ldr	r3, [pc, #296]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004412:	4a52      	ldr	r2, [pc, #328]	; (800455c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004414:	4013      	ands	r3, r2
 8004416:	0019      	movs	r1, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691a      	ldr	r2, [r3, #16]
 800441c:	4b46      	ldr	r3, [pc, #280]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800441e:	430a      	orrs	r2, r1
 8004420:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	2380      	movs	r3, #128	; 0x80
 8004428:	01db      	lsls	r3, r3, #7
 800442a:	4013      	ands	r3, r2
 800442c:	d015      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800442e:	4b42      	ldr	r3, [pc, #264]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	0899      	lsrs	r1, r3, #2
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a1a      	ldr	r2, [r3, #32]
 800443a:	4b3f      	ldr	r3, [pc, #252]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800443c:	430a      	orrs	r2, r1
 800443e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a1a      	ldr	r2, [r3, #32]
 8004444:	2380      	movs	r3, #128	; 0x80
 8004446:	05db      	lsls	r3, r3, #23
 8004448:	429a      	cmp	r2, r3
 800444a:	d106      	bne.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800444c:	4b3a      	ldr	r3, [pc, #232]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800444e:	68da      	ldr	r2, [r3, #12]
 8004450:	4b39      	ldr	r3, [pc, #228]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004452:	2180      	movs	r1, #128	; 0x80
 8004454:	0249      	lsls	r1, r1, #9
 8004456:	430a      	orrs	r2, r1
 8004458:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	2380      	movs	r3, #128	; 0x80
 8004460:	031b      	lsls	r3, r3, #12
 8004462:	4013      	ands	r3, r2
 8004464:	d009      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004466:	4b34      	ldr	r3, [pc, #208]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800446a:	2240      	movs	r2, #64	; 0x40
 800446c:	4393      	bics	r3, r2
 800446e:	0019      	movs	r1, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004474:	4b30      	ldr	r3, [pc, #192]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004476:	430a      	orrs	r2, r1
 8004478:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	2380      	movs	r3, #128	; 0x80
 8004480:	039b      	lsls	r3, r3, #14
 8004482:	4013      	ands	r3, r2
 8004484:	d016      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004486:	4b2c      	ldr	r3, [pc, #176]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800448a:	4a35      	ldr	r2, [pc, #212]	; (8004560 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800448c:	4013      	ands	r3, r2
 800448e:	0019      	movs	r1, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004494:	4b28      	ldr	r3, [pc, #160]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004496:	430a      	orrs	r2, r1
 8004498:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800449e:	2380      	movs	r3, #128	; 0x80
 80044a0:	03db      	lsls	r3, r3, #15
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d106      	bne.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80044a6:	4b24      	ldr	r3, [pc, #144]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80044a8:	68da      	ldr	r2, [r3, #12]
 80044aa:	4b23      	ldr	r3, [pc, #140]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80044ac:	2180      	movs	r1, #128	; 0x80
 80044ae:	0449      	lsls	r1, r1, #17
 80044b0:	430a      	orrs	r2, r1
 80044b2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	2380      	movs	r3, #128	; 0x80
 80044ba:	03db      	lsls	r3, r3, #15
 80044bc:	4013      	ands	r3, r2
 80044be:	d016      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80044c0:	4b1d      	ldr	r3, [pc, #116]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80044c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c4:	4a27      	ldr	r2, [pc, #156]	; (8004564 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80044c6:	4013      	ands	r3, r2
 80044c8:	0019      	movs	r1, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ce:	4b1a      	ldr	r3, [pc, #104]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80044d0:	430a      	orrs	r2, r1
 80044d2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044d8:	2380      	movs	r3, #128	; 0x80
 80044da:	045b      	lsls	r3, r3, #17
 80044dc:	429a      	cmp	r2, r3
 80044de:	d106      	bne.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80044e0:	4b15      	ldr	r3, [pc, #84]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80044e2:	68da      	ldr	r2, [r3, #12]
 80044e4:	4b14      	ldr	r3, [pc, #80]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80044e6:	2180      	movs	r1, #128	; 0x80
 80044e8:	0449      	lsls	r1, r1, #17
 80044ea:	430a      	orrs	r2, r1
 80044ec:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	2380      	movs	r3, #128	; 0x80
 80044f4:	011b      	lsls	r3, r3, #4
 80044f6:	4013      	ands	r3, r2
 80044f8:	d016      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80044fa:	4b0f      	ldr	r3, [pc, #60]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80044fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fe:	4a1a      	ldr	r2, [pc, #104]	; (8004568 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004500:	4013      	ands	r3, r2
 8004502:	0019      	movs	r1, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	695a      	ldr	r2, [r3, #20]
 8004508:	4b0b      	ldr	r3, [pc, #44]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800450a:	430a      	orrs	r2, r1
 800450c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	695a      	ldr	r2, [r3, #20]
 8004512:	2380      	movs	r3, #128	; 0x80
 8004514:	01db      	lsls	r3, r3, #7
 8004516:	429a      	cmp	r2, r3
 8004518:	d106      	bne.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800451a:	4b07      	ldr	r3, [pc, #28]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	4b06      	ldr	r3, [pc, #24]	; (8004538 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004520:	2180      	movs	r1, #128	; 0x80
 8004522:	0249      	lsls	r1, r1, #9
 8004524:	430a      	orrs	r2, r1
 8004526:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004528:	2312      	movs	r3, #18
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	781b      	ldrb	r3, [r3, #0]
}
 800452e:	0018      	movs	r0, r3
 8004530:	46bd      	mov	sp, r7
 8004532:	b006      	add	sp, #24
 8004534:	bd80      	pop	{r7, pc}
 8004536:	46c0      	nop			; (mov r8, r8)
 8004538:	40021000 	.word	0x40021000
 800453c:	40007000 	.word	0x40007000
 8004540:	fffffcff 	.word	0xfffffcff
 8004544:	fffeffff 	.word	0xfffeffff
 8004548:	00001388 	.word	0x00001388
 800454c:	efffffff 	.word	0xefffffff
 8004550:	fffff3ff 	.word	0xfffff3ff
 8004554:	fff3ffff 	.word	0xfff3ffff
 8004558:	ffcfffff 	.word	0xffcfffff
 800455c:	ffffcfff 	.word	0xffffcfff
 8004560:	ffbfffff 	.word	0xffbfffff
 8004564:	feffffff 	.word	0xfeffffff
 8004568:	ffff3fff 	.word	0xffff3fff

0800456c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e04a      	b.n	8004614 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	223d      	movs	r2, #61	; 0x3d
 8004582:	5c9b      	ldrb	r3, [r3, r2]
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d107      	bne.n	800459a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	223c      	movs	r2, #60	; 0x3c
 800458e:	2100      	movs	r1, #0
 8004590:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	0018      	movs	r0, r3
 8004596:	f7fd f817 	bl	80015c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	223d      	movs	r2, #61	; 0x3d
 800459e:	2102      	movs	r1, #2
 80045a0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	3304      	adds	r3, #4
 80045aa:	0019      	movs	r1, r3
 80045ac:	0010      	movs	r0, r2
 80045ae:	f000 fcd9 	bl	8004f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2248      	movs	r2, #72	; 0x48
 80045b6:	2101      	movs	r1, #1
 80045b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	223e      	movs	r2, #62	; 0x3e
 80045be:	2101      	movs	r1, #1
 80045c0:	5499      	strb	r1, [r3, r2]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	223f      	movs	r2, #63	; 0x3f
 80045c6:	2101      	movs	r1, #1
 80045c8:	5499      	strb	r1, [r3, r2]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2240      	movs	r2, #64	; 0x40
 80045ce:	2101      	movs	r1, #1
 80045d0:	5499      	strb	r1, [r3, r2]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2241      	movs	r2, #65	; 0x41
 80045d6:	2101      	movs	r1, #1
 80045d8:	5499      	strb	r1, [r3, r2]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2242      	movs	r2, #66	; 0x42
 80045de:	2101      	movs	r1, #1
 80045e0:	5499      	strb	r1, [r3, r2]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2243      	movs	r2, #67	; 0x43
 80045e6:	2101      	movs	r1, #1
 80045e8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2244      	movs	r2, #68	; 0x44
 80045ee:	2101      	movs	r1, #1
 80045f0:	5499      	strb	r1, [r3, r2]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2245      	movs	r2, #69	; 0x45
 80045f6:	2101      	movs	r1, #1
 80045f8:	5499      	strb	r1, [r3, r2]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2246      	movs	r2, #70	; 0x46
 80045fe:	2101      	movs	r1, #1
 8004600:	5499      	strb	r1, [r3, r2]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2247      	movs	r2, #71	; 0x47
 8004606:	2101      	movs	r1, #1
 8004608:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	223d      	movs	r2, #61	; 0x3d
 800460e:	2101      	movs	r1, #1
 8004610:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	0018      	movs	r0, r3
 8004616:	46bd      	mov	sp, r7
 8004618:	b002      	add	sp, #8
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	223d      	movs	r2, #61	; 0x3d
 8004628:	5c9b      	ldrb	r3, [r3, r2]
 800462a:	b2db      	uxtb	r3, r3
 800462c:	2b01      	cmp	r3, #1
 800462e:	d001      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e042      	b.n	80046ba <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	223d      	movs	r2, #61	; 0x3d
 8004638:	2102      	movs	r1, #2
 800463a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2101      	movs	r1, #1
 8004648:	430a      	orrs	r2, r1
 800464a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a1c      	ldr	r2, [pc, #112]	; (80046c4 <HAL_TIM_Base_Start_IT+0xa8>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d00f      	beq.n	8004676 <HAL_TIM_Base_Start_IT+0x5a>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	2380      	movs	r3, #128	; 0x80
 800465c:	05db      	lsls	r3, r3, #23
 800465e:	429a      	cmp	r2, r3
 8004660:	d009      	beq.n	8004676 <HAL_TIM_Base_Start_IT+0x5a>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a18      	ldr	r2, [pc, #96]	; (80046c8 <HAL_TIM_Base_Start_IT+0xac>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d004      	beq.n	8004676 <HAL_TIM_Base_Start_IT+0x5a>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a16      	ldr	r2, [pc, #88]	; (80046cc <HAL_TIM_Base_Start_IT+0xb0>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d116      	bne.n	80046a4 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	4a14      	ldr	r2, [pc, #80]	; (80046d0 <HAL_TIM_Base_Start_IT+0xb4>)
 800467e:	4013      	ands	r3, r2
 8004680:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2b06      	cmp	r3, #6
 8004686:	d016      	beq.n	80046b6 <HAL_TIM_Base_Start_IT+0x9a>
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	2380      	movs	r3, #128	; 0x80
 800468c:	025b      	lsls	r3, r3, #9
 800468e:	429a      	cmp	r2, r3
 8004690:	d011      	beq.n	80046b6 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2101      	movs	r1, #1
 800469e:	430a      	orrs	r2, r1
 80046a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a2:	e008      	b.n	80046b6 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2101      	movs	r1, #1
 80046b0:	430a      	orrs	r2, r1
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	e000      	b.n	80046b8 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046b6:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	0018      	movs	r0, r3
 80046bc:	46bd      	mov	sp, r7
 80046be:	b004      	add	sp, #16
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	46c0      	nop			; (mov r8, r8)
 80046c4:	40012c00 	.word	0x40012c00
 80046c8:	40000400 	.word	0x40000400
 80046cc:	40014000 	.word	0x40014000
 80046d0:	00010007 	.word	0x00010007

080046d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e04a      	b.n	800477c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	223d      	movs	r2, #61	; 0x3d
 80046ea:	5c9b      	ldrb	r3, [r3, r2]
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d107      	bne.n	8004702 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	223c      	movs	r2, #60	; 0x3c
 80046f6:	2100      	movs	r1, #0
 80046f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	0018      	movs	r0, r3
 80046fe:	f000 f841 	bl	8004784 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	223d      	movs	r2, #61	; 0x3d
 8004706:	2102      	movs	r1, #2
 8004708:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3304      	adds	r3, #4
 8004712:	0019      	movs	r1, r3
 8004714:	0010      	movs	r0, r2
 8004716:	f000 fc25 	bl	8004f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2248      	movs	r2, #72	; 0x48
 800471e:	2101      	movs	r1, #1
 8004720:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	223e      	movs	r2, #62	; 0x3e
 8004726:	2101      	movs	r1, #1
 8004728:	5499      	strb	r1, [r3, r2]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	223f      	movs	r2, #63	; 0x3f
 800472e:	2101      	movs	r1, #1
 8004730:	5499      	strb	r1, [r3, r2]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2240      	movs	r2, #64	; 0x40
 8004736:	2101      	movs	r1, #1
 8004738:	5499      	strb	r1, [r3, r2]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2241      	movs	r2, #65	; 0x41
 800473e:	2101      	movs	r1, #1
 8004740:	5499      	strb	r1, [r3, r2]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2242      	movs	r2, #66	; 0x42
 8004746:	2101      	movs	r1, #1
 8004748:	5499      	strb	r1, [r3, r2]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2243      	movs	r2, #67	; 0x43
 800474e:	2101      	movs	r1, #1
 8004750:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2244      	movs	r2, #68	; 0x44
 8004756:	2101      	movs	r1, #1
 8004758:	5499      	strb	r1, [r3, r2]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2245      	movs	r2, #69	; 0x45
 800475e:	2101      	movs	r1, #1
 8004760:	5499      	strb	r1, [r3, r2]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2246      	movs	r2, #70	; 0x46
 8004766:	2101      	movs	r1, #1
 8004768:	5499      	strb	r1, [r3, r2]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2247      	movs	r2, #71	; 0x47
 800476e:	2101      	movs	r1, #1
 8004770:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	223d      	movs	r2, #61	; 0x3d
 8004776:	2101      	movs	r1, #1
 8004778:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800477a:	2300      	movs	r3, #0
}
 800477c:	0018      	movs	r0, r3
 800477e:	46bd      	mov	sp, r7
 8004780:	b002      	add	sp, #8
 8004782:	bd80      	pop	{r7, pc}

08004784 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800478c:	46c0      	nop			; (mov r8, r8)
 800478e:	46bd      	mov	sp, r7
 8004790:	b002      	add	sp, #8
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d108      	bne.n	80047b6 <HAL_TIM_PWM_Start+0x22>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	223e      	movs	r2, #62	; 0x3e
 80047a8:	5c9b      	ldrb	r3, [r3, r2]
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	3b01      	subs	r3, #1
 80047ae:	1e5a      	subs	r2, r3, #1
 80047b0:	4193      	sbcs	r3, r2
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	e037      	b.n	8004826 <HAL_TIM_PWM_Start+0x92>
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	2b04      	cmp	r3, #4
 80047ba:	d108      	bne.n	80047ce <HAL_TIM_PWM_Start+0x3a>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	223f      	movs	r2, #63	; 0x3f
 80047c0:	5c9b      	ldrb	r3, [r3, r2]
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	3b01      	subs	r3, #1
 80047c6:	1e5a      	subs	r2, r3, #1
 80047c8:	4193      	sbcs	r3, r2
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	e02b      	b.n	8004826 <HAL_TIM_PWM_Start+0x92>
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d108      	bne.n	80047e6 <HAL_TIM_PWM_Start+0x52>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2240      	movs	r2, #64	; 0x40
 80047d8:	5c9b      	ldrb	r3, [r3, r2]
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	3b01      	subs	r3, #1
 80047de:	1e5a      	subs	r2, r3, #1
 80047e0:	4193      	sbcs	r3, r2
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	e01f      	b.n	8004826 <HAL_TIM_PWM_Start+0x92>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	2b0c      	cmp	r3, #12
 80047ea:	d108      	bne.n	80047fe <HAL_TIM_PWM_Start+0x6a>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2241      	movs	r2, #65	; 0x41
 80047f0:	5c9b      	ldrb	r3, [r3, r2]
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	3b01      	subs	r3, #1
 80047f6:	1e5a      	subs	r2, r3, #1
 80047f8:	4193      	sbcs	r3, r2
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	e013      	b.n	8004826 <HAL_TIM_PWM_Start+0x92>
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2b10      	cmp	r3, #16
 8004802:	d108      	bne.n	8004816 <HAL_TIM_PWM_Start+0x82>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2242      	movs	r2, #66	; 0x42
 8004808:	5c9b      	ldrb	r3, [r3, r2]
 800480a:	b2db      	uxtb	r3, r3
 800480c:	3b01      	subs	r3, #1
 800480e:	1e5a      	subs	r2, r3, #1
 8004810:	4193      	sbcs	r3, r2
 8004812:	b2db      	uxtb	r3, r3
 8004814:	e007      	b.n	8004826 <HAL_TIM_PWM_Start+0x92>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2243      	movs	r2, #67	; 0x43
 800481a:	5c9b      	ldrb	r3, [r3, r2]
 800481c:	b2db      	uxtb	r3, r3
 800481e:	3b01      	subs	r3, #1
 8004820:	1e5a      	subs	r2, r3, #1
 8004822:	4193      	sbcs	r3, r2
 8004824:	b2db      	uxtb	r3, r3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e08b      	b.n	8004946 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d104      	bne.n	800483e <HAL_TIM_PWM_Start+0xaa>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	223e      	movs	r2, #62	; 0x3e
 8004838:	2102      	movs	r1, #2
 800483a:	5499      	strb	r1, [r3, r2]
 800483c:	e023      	b.n	8004886 <HAL_TIM_PWM_Start+0xf2>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b04      	cmp	r3, #4
 8004842:	d104      	bne.n	800484e <HAL_TIM_PWM_Start+0xba>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	223f      	movs	r2, #63	; 0x3f
 8004848:	2102      	movs	r1, #2
 800484a:	5499      	strb	r1, [r3, r2]
 800484c:	e01b      	b.n	8004886 <HAL_TIM_PWM_Start+0xf2>
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	2b08      	cmp	r3, #8
 8004852:	d104      	bne.n	800485e <HAL_TIM_PWM_Start+0xca>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2240      	movs	r2, #64	; 0x40
 8004858:	2102      	movs	r1, #2
 800485a:	5499      	strb	r1, [r3, r2]
 800485c:	e013      	b.n	8004886 <HAL_TIM_PWM_Start+0xf2>
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2b0c      	cmp	r3, #12
 8004862:	d104      	bne.n	800486e <HAL_TIM_PWM_Start+0xda>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2241      	movs	r2, #65	; 0x41
 8004868:	2102      	movs	r1, #2
 800486a:	5499      	strb	r1, [r3, r2]
 800486c:	e00b      	b.n	8004886 <HAL_TIM_PWM_Start+0xf2>
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	2b10      	cmp	r3, #16
 8004872:	d104      	bne.n	800487e <HAL_TIM_PWM_Start+0xea>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2242      	movs	r2, #66	; 0x42
 8004878:	2102      	movs	r1, #2
 800487a:	5499      	strb	r1, [r3, r2]
 800487c:	e003      	b.n	8004886 <HAL_TIM_PWM_Start+0xf2>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2243      	movs	r2, #67	; 0x43
 8004882:	2102      	movs	r1, #2
 8004884:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	6839      	ldr	r1, [r7, #0]
 800488c:	2201      	movs	r2, #1
 800488e:	0018      	movs	r0, r3
 8004890:	f000 ff56 	bl	8005740 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a2d      	ldr	r2, [pc, #180]	; (8004950 <HAL_TIM_PWM_Start+0x1bc>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00e      	beq.n	80048bc <HAL_TIM_PWM_Start+0x128>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a2c      	ldr	r2, [pc, #176]	; (8004954 <HAL_TIM_PWM_Start+0x1c0>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d009      	beq.n	80048bc <HAL_TIM_PWM_Start+0x128>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a2a      	ldr	r2, [pc, #168]	; (8004958 <HAL_TIM_PWM_Start+0x1c4>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d004      	beq.n	80048bc <HAL_TIM_PWM_Start+0x128>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a29      	ldr	r2, [pc, #164]	; (800495c <HAL_TIM_PWM_Start+0x1c8>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d101      	bne.n	80048c0 <HAL_TIM_PWM_Start+0x12c>
 80048bc:	2301      	movs	r3, #1
 80048be:	e000      	b.n	80048c2 <HAL_TIM_PWM_Start+0x12e>
 80048c0:	2300      	movs	r3, #0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d008      	beq.n	80048d8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2180      	movs	r1, #128	; 0x80
 80048d2:	0209      	lsls	r1, r1, #8
 80048d4:	430a      	orrs	r2, r1
 80048d6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a1c      	ldr	r2, [pc, #112]	; (8004950 <HAL_TIM_PWM_Start+0x1bc>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d00f      	beq.n	8004902 <HAL_TIM_PWM_Start+0x16e>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	2380      	movs	r3, #128	; 0x80
 80048e8:	05db      	lsls	r3, r3, #23
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d009      	beq.n	8004902 <HAL_TIM_PWM_Start+0x16e>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a1b      	ldr	r2, [pc, #108]	; (8004960 <HAL_TIM_PWM_Start+0x1cc>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d004      	beq.n	8004902 <HAL_TIM_PWM_Start+0x16e>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a15      	ldr	r2, [pc, #84]	; (8004954 <HAL_TIM_PWM_Start+0x1c0>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d116      	bne.n	8004930 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	4a16      	ldr	r2, [pc, #88]	; (8004964 <HAL_TIM_PWM_Start+0x1d0>)
 800490a:	4013      	ands	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2b06      	cmp	r3, #6
 8004912:	d016      	beq.n	8004942 <HAL_TIM_PWM_Start+0x1ae>
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	2380      	movs	r3, #128	; 0x80
 8004918:	025b      	lsls	r3, r3, #9
 800491a:	429a      	cmp	r2, r3
 800491c:	d011      	beq.n	8004942 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2101      	movs	r1, #1
 800492a:	430a      	orrs	r2, r1
 800492c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800492e:	e008      	b.n	8004942 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2101      	movs	r1, #1
 800493c:	430a      	orrs	r2, r1
 800493e:	601a      	str	r2, [r3, #0]
 8004940:	e000      	b.n	8004944 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004942:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	0018      	movs	r0, r3
 8004948:	46bd      	mov	sp, r7
 800494a:	b004      	add	sp, #16
 800494c:	bd80      	pop	{r7, pc}
 800494e:	46c0      	nop			; (mov r8, r8)
 8004950:	40012c00 	.word	0x40012c00
 8004954:	40014000 	.word	0x40014000
 8004958:	40014400 	.word	0x40014400
 800495c:	40014800 	.word	0x40014800
 8004960:	40000400 	.word	0x40000400
 8004964:	00010007 	.word	0x00010007

08004968 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	2202      	movs	r2, #2
 8004984:	4013      	ands	r3, r2
 8004986:	d021      	beq.n	80049cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2202      	movs	r2, #2
 800498c:	4013      	ands	r3, r2
 800498e:	d01d      	beq.n	80049cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2203      	movs	r2, #3
 8004996:	4252      	negs	r2, r2
 8004998:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	2203      	movs	r2, #3
 80049a8:	4013      	ands	r3, r2
 80049aa:	d004      	beq.n	80049b6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	0018      	movs	r0, r3
 80049b0:	f000 fac0 	bl	8004f34 <HAL_TIM_IC_CaptureCallback>
 80049b4:	e007      	b.n	80049c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	0018      	movs	r0, r3
 80049ba:	f000 fab3 	bl	8004f24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	0018      	movs	r0, r3
 80049c2:	f000 fabf 	bl	8004f44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2204      	movs	r2, #4
 80049d0:	4013      	ands	r3, r2
 80049d2:	d022      	beq.n	8004a1a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2204      	movs	r2, #4
 80049d8:	4013      	ands	r3, r2
 80049da:	d01e      	beq.n	8004a1a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2205      	movs	r2, #5
 80049e2:	4252      	negs	r2, r2
 80049e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2202      	movs	r2, #2
 80049ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	699a      	ldr	r2, [r3, #24]
 80049f2:	23c0      	movs	r3, #192	; 0xc0
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4013      	ands	r3, r2
 80049f8:	d004      	beq.n	8004a04 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	0018      	movs	r0, r3
 80049fe:	f000 fa99 	bl	8004f34 <HAL_TIM_IC_CaptureCallback>
 8004a02:	e007      	b.n	8004a14 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	0018      	movs	r0, r3
 8004a08:	f000 fa8c 	bl	8004f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	0018      	movs	r0, r3
 8004a10:	f000 fa98 	bl	8004f44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	2208      	movs	r2, #8
 8004a1e:	4013      	ands	r3, r2
 8004a20:	d021      	beq.n	8004a66 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2208      	movs	r2, #8
 8004a26:	4013      	ands	r3, r2
 8004a28:	d01d      	beq.n	8004a66 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2209      	movs	r2, #9
 8004a30:	4252      	negs	r2, r2
 8004a32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2204      	movs	r2, #4
 8004a38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	2203      	movs	r2, #3
 8004a42:	4013      	ands	r3, r2
 8004a44:	d004      	beq.n	8004a50 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f000 fa73 	bl	8004f34 <HAL_TIM_IC_CaptureCallback>
 8004a4e:	e007      	b.n	8004a60 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	0018      	movs	r0, r3
 8004a54:	f000 fa66 	bl	8004f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	0018      	movs	r0, r3
 8004a5c:	f000 fa72 	bl	8004f44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	2210      	movs	r2, #16
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	d022      	beq.n	8004ab4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2210      	movs	r2, #16
 8004a72:	4013      	ands	r3, r2
 8004a74:	d01e      	beq.n	8004ab4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2211      	movs	r2, #17
 8004a7c:	4252      	negs	r2, r2
 8004a7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2208      	movs	r2, #8
 8004a84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	69da      	ldr	r2, [r3, #28]
 8004a8c:	23c0      	movs	r3, #192	; 0xc0
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	4013      	ands	r3, r2
 8004a92:	d004      	beq.n	8004a9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	0018      	movs	r0, r3
 8004a98:	f000 fa4c 	bl	8004f34 <HAL_TIM_IC_CaptureCallback>
 8004a9c:	e007      	b.n	8004aae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	f000 fa3f 	bl	8004f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	f000 fa4b 	bl	8004f44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	4013      	ands	r3, r2
 8004aba:	d00c      	beq.n	8004ad6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	d008      	beq.n	8004ad6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2202      	movs	r2, #2
 8004aca:	4252      	negs	r2, r2
 8004acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	0018      	movs	r0, r3
 8004ad2:	f7fc fbab 	bl	800122c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	2280      	movs	r2, #128	; 0x80
 8004ada:	4013      	ands	r3, r2
 8004adc:	d104      	bne.n	8004ae8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004ade:	68ba      	ldr	r2, [r7, #8]
 8004ae0:	2380      	movs	r3, #128	; 0x80
 8004ae2:	019b      	lsls	r3, r3, #6
 8004ae4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004ae6:	d00b      	beq.n	8004b00 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2280      	movs	r2, #128	; 0x80
 8004aec:	4013      	ands	r3, r2
 8004aee:	d007      	beq.n	8004b00 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a1e      	ldr	r2, [pc, #120]	; (8004b70 <HAL_TIM_IRQHandler+0x208>)
 8004af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	0018      	movs	r0, r3
 8004afc:	f000 feba 	bl	8005874 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	2380      	movs	r3, #128	; 0x80
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	4013      	ands	r3, r2
 8004b08:	d00b      	beq.n	8004b22 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2280      	movs	r2, #128	; 0x80
 8004b0e:	4013      	ands	r3, r2
 8004b10:	d007      	beq.n	8004b22 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a17      	ldr	r2, [pc, #92]	; (8004b74 <HAL_TIM_IRQHandler+0x20c>)
 8004b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	f000 feb1 	bl	8005884 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	2240      	movs	r2, #64	; 0x40
 8004b26:	4013      	ands	r3, r2
 8004b28:	d00c      	beq.n	8004b44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2240      	movs	r2, #64	; 0x40
 8004b2e:	4013      	ands	r3, r2
 8004b30:	d008      	beq.n	8004b44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2241      	movs	r2, #65	; 0x41
 8004b38:	4252      	negs	r2, r2
 8004b3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	0018      	movs	r0, r3
 8004b40:	f000 fa08 	bl	8004f54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2220      	movs	r2, #32
 8004b48:	4013      	ands	r3, r2
 8004b4a:	d00c      	beq.n	8004b66 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	4013      	ands	r3, r2
 8004b52:	d008      	beq.n	8004b66 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2221      	movs	r2, #33	; 0x21
 8004b5a:	4252      	negs	r2, r2
 8004b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	0018      	movs	r0, r3
 8004b62:	f000 fe7f 	bl	8005864 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b66:	46c0      	nop			; (mov r8, r8)
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	b004      	add	sp, #16
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	46c0      	nop			; (mov r8, r8)
 8004b70:	ffffdf7f 	.word	0xffffdf7f
 8004b74:	fffffeff 	.word	0xfffffeff

08004b78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b086      	sub	sp, #24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b84:	2317      	movs	r3, #23
 8004b86:	18fb      	adds	r3, r7, r3
 8004b88:	2200      	movs	r2, #0
 8004b8a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	223c      	movs	r2, #60	; 0x3c
 8004b90:	5c9b      	ldrb	r3, [r3, r2]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d101      	bne.n	8004b9a <HAL_TIM_PWM_ConfigChannel+0x22>
 8004b96:	2302      	movs	r3, #2
 8004b98:	e0e5      	b.n	8004d66 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	223c      	movs	r2, #60	; 0x3c
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2b14      	cmp	r3, #20
 8004ba6:	d900      	bls.n	8004baa <HAL_TIM_PWM_ConfigChannel+0x32>
 8004ba8:	e0d1      	b.n	8004d4e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	009a      	lsls	r2, r3, #2
 8004bae:	4b70      	ldr	r3, [pc, #448]	; (8004d70 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004bb0:	18d3      	adds	r3, r2, r3
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68ba      	ldr	r2, [r7, #8]
 8004bbc:	0011      	movs	r1, r2
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	f000 fa5e 	bl	8005080 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	699a      	ldr	r2, [r3, #24]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2108      	movs	r1, #8
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	699a      	ldr	r2, [r3, #24]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2104      	movs	r1, #4
 8004be0:	438a      	bics	r2, r1
 8004be2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6999      	ldr	r1, [r3, #24]
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	691a      	ldr	r2, [r3, #16]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	619a      	str	r2, [r3, #24]
      break;
 8004bf6:	e0af      	b.n	8004d58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68ba      	ldr	r2, [r7, #8]
 8004bfe:	0011      	movs	r1, r2
 8004c00:	0018      	movs	r0, r3
 8004c02:	f000 fac7 	bl	8005194 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	699a      	ldr	r2, [r3, #24]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2180      	movs	r1, #128	; 0x80
 8004c12:	0109      	lsls	r1, r1, #4
 8004c14:	430a      	orrs	r2, r1
 8004c16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	699a      	ldr	r2, [r3, #24]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4954      	ldr	r1, [pc, #336]	; (8004d74 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004c24:	400a      	ands	r2, r1
 8004c26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	6999      	ldr	r1, [r3, #24]
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	021a      	lsls	r2, r3, #8
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	619a      	str	r2, [r3, #24]
      break;
 8004c3c:	e08c      	b.n	8004d58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68ba      	ldr	r2, [r7, #8]
 8004c44:	0011      	movs	r1, r2
 8004c46:	0018      	movs	r0, r3
 8004c48:	f000 fb28 	bl	800529c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	69da      	ldr	r2, [r3, #28]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2108      	movs	r1, #8
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	69da      	ldr	r2, [r3, #28]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2104      	movs	r1, #4
 8004c68:	438a      	bics	r2, r1
 8004c6a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	69d9      	ldr	r1, [r3, #28]
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	691a      	ldr	r2, [r3, #16]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	61da      	str	r2, [r3, #28]
      break;
 8004c7e:	e06b      	b.n	8004d58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	0011      	movs	r1, r2
 8004c88:	0018      	movs	r0, r3
 8004c8a:	f000 fb8f 	bl	80053ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	69da      	ldr	r2, [r3, #28]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2180      	movs	r1, #128	; 0x80
 8004c9a:	0109      	lsls	r1, r1, #4
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	69da      	ldr	r2, [r3, #28]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4932      	ldr	r1, [pc, #200]	; (8004d74 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004cac:	400a      	ands	r2, r1
 8004cae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	69d9      	ldr	r1, [r3, #28]
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	021a      	lsls	r2, r3, #8
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	61da      	str	r2, [r3, #28]
      break;
 8004cc4:	e048      	b.n	8004d58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	0011      	movs	r1, r2
 8004cce:	0018      	movs	r0, r3
 8004cd0:	f000 fbd6 	bl	8005480 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2108      	movs	r1, #8
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2104      	movs	r1, #4
 8004cf0:	438a      	bics	r2, r1
 8004cf2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	691a      	ldr	r2, [r3, #16]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004d06:	e027      	b.n	8004d58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68ba      	ldr	r2, [r7, #8]
 8004d0e:	0011      	movs	r1, r2
 8004d10:	0018      	movs	r0, r3
 8004d12:	f000 fc15 	bl	8005540 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2180      	movs	r1, #128	; 0x80
 8004d22:	0109      	lsls	r1, r1, #4
 8004d24:	430a      	orrs	r2, r1
 8004d26:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4910      	ldr	r1, [pc, #64]	; (8004d74 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004d34:	400a      	ands	r2, r1
 8004d36:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	021a      	lsls	r2, r3, #8
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004d4c:	e004      	b.n	8004d58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004d4e:	2317      	movs	r3, #23
 8004d50:	18fb      	adds	r3, r7, r3
 8004d52:	2201      	movs	r2, #1
 8004d54:	701a      	strb	r2, [r3, #0]
      break;
 8004d56:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	223c      	movs	r2, #60	; 0x3c
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	5499      	strb	r1, [r3, r2]

  return status;
 8004d60:	2317      	movs	r3, #23
 8004d62:	18fb      	adds	r3, r7, r3
 8004d64:	781b      	ldrb	r3, [r3, #0]
}
 8004d66:	0018      	movs	r0, r3
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	b006      	add	sp, #24
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	46c0      	nop			; (mov r8, r8)
 8004d70:	08008b84 	.word	0x08008b84
 8004d74:	fffffbff 	.word	0xfffffbff

08004d78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d82:	230f      	movs	r3, #15
 8004d84:	18fb      	adds	r3, r7, r3
 8004d86:	2200      	movs	r2, #0
 8004d88:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	223c      	movs	r2, #60	; 0x3c
 8004d8e:	5c9b      	ldrb	r3, [r3, r2]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d101      	bne.n	8004d98 <HAL_TIM_ConfigClockSource+0x20>
 8004d94:	2302      	movs	r3, #2
 8004d96:	e0bc      	b.n	8004f12 <HAL_TIM_ConfigClockSource+0x19a>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	223c      	movs	r2, #60	; 0x3c
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	223d      	movs	r2, #61	; 0x3d
 8004da4:	2102      	movs	r1, #2
 8004da6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	4a5a      	ldr	r2, [pc, #360]	; (8004f1c <HAL_TIM_ConfigClockSource+0x1a4>)
 8004db4:	4013      	ands	r3, r2
 8004db6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	4a59      	ldr	r2, [pc, #356]	; (8004f20 <HAL_TIM_ConfigClockSource+0x1a8>)
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2280      	movs	r2, #128	; 0x80
 8004dce:	0192      	lsls	r2, r2, #6
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d040      	beq.n	8004e56 <HAL_TIM_ConfigClockSource+0xde>
 8004dd4:	2280      	movs	r2, #128	; 0x80
 8004dd6:	0192      	lsls	r2, r2, #6
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d900      	bls.n	8004dde <HAL_TIM_ConfigClockSource+0x66>
 8004ddc:	e088      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004dde:	2280      	movs	r2, #128	; 0x80
 8004de0:	0152      	lsls	r2, r2, #5
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d100      	bne.n	8004de8 <HAL_TIM_ConfigClockSource+0x70>
 8004de6:	e088      	b.n	8004efa <HAL_TIM_ConfigClockSource+0x182>
 8004de8:	2280      	movs	r2, #128	; 0x80
 8004dea:	0152      	lsls	r2, r2, #5
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d900      	bls.n	8004df2 <HAL_TIM_ConfigClockSource+0x7a>
 8004df0:	e07e      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004df2:	2b70      	cmp	r3, #112	; 0x70
 8004df4:	d018      	beq.n	8004e28 <HAL_TIM_ConfigClockSource+0xb0>
 8004df6:	d900      	bls.n	8004dfa <HAL_TIM_ConfigClockSource+0x82>
 8004df8:	e07a      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004dfa:	2b60      	cmp	r3, #96	; 0x60
 8004dfc:	d04f      	beq.n	8004e9e <HAL_TIM_ConfigClockSource+0x126>
 8004dfe:	d900      	bls.n	8004e02 <HAL_TIM_ConfigClockSource+0x8a>
 8004e00:	e076      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e02:	2b50      	cmp	r3, #80	; 0x50
 8004e04:	d03b      	beq.n	8004e7e <HAL_TIM_ConfigClockSource+0x106>
 8004e06:	d900      	bls.n	8004e0a <HAL_TIM_ConfigClockSource+0x92>
 8004e08:	e072      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e0a:	2b40      	cmp	r3, #64	; 0x40
 8004e0c:	d057      	beq.n	8004ebe <HAL_TIM_ConfigClockSource+0x146>
 8004e0e:	d900      	bls.n	8004e12 <HAL_TIM_ConfigClockSource+0x9a>
 8004e10:	e06e      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e12:	2b30      	cmp	r3, #48	; 0x30
 8004e14:	d063      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0x166>
 8004e16:	d86b      	bhi.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e18:	2b20      	cmp	r3, #32
 8004e1a:	d060      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0x166>
 8004e1c:	d868      	bhi.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d05d      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0x166>
 8004e22:	2b10      	cmp	r3, #16
 8004e24:	d05b      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0x166>
 8004e26:	e063      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e38:	f000 fc62 	bl	8005700 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	2277      	movs	r2, #119	; 0x77
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	609a      	str	r2, [r3, #8]
      break;
 8004e54:	e052      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e66:	f000 fc4b 	bl	8005700 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689a      	ldr	r2, [r3, #8]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2180      	movs	r1, #128	; 0x80
 8004e76:	01c9      	lsls	r1, r1, #7
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	609a      	str	r2, [r3, #8]
      break;
 8004e7c:	e03e      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e8a:	001a      	movs	r2, r3
 8004e8c:	f000 fbbc 	bl	8005608 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2150      	movs	r1, #80	; 0x50
 8004e96:	0018      	movs	r0, r3
 8004e98:	f000 fc16 	bl	80056c8 <TIM_ITRx_SetConfig>
      break;
 8004e9c:	e02e      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eaa:	001a      	movs	r2, r3
 8004eac:	f000 fbda 	bl	8005664 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2160      	movs	r1, #96	; 0x60
 8004eb6:	0018      	movs	r0, r3
 8004eb8:	f000 fc06 	bl	80056c8 <TIM_ITRx_SetConfig>
      break;
 8004ebc:	e01e      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eca:	001a      	movs	r2, r3
 8004ecc:	f000 fb9c 	bl	8005608 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2140      	movs	r1, #64	; 0x40
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f000 fbf6 	bl	80056c8 <TIM_ITRx_SetConfig>
      break;
 8004edc:	e00e      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	0019      	movs	r1, r3
 8004ee8:	0010      	movs	r0, r2
 8004eea:	f000 fbed 	bl	80056c8 <TIM_ITRx_SetConfig>
      break;
 8004eee:	e005      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004ef0:	230f      	movs	r3, #15
 8004ef2:	18fb      	adds	r3, r7, r3
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	701a      	strb	r2, [r3, #0]
      break;
 8004ef8:	e000      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004efa:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	223d      	movs	r2, #61	; 0x3d
 8004f00:	2101      	movs	r1, #1
 8004f02:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	223c      	movs	r2, #60	; 0x3c
 8004f08:	2100      	movs	r1, #0
 8004f0a:	5499      	strb	r1, [r3, r2]

  return status;
 8004f0c:	230f      	movs	r3, #15
 8004f0e:	18fb      	adds	r3, r7, r3
 8004f10:	781b      	ldrb	r3, [r3, #0]
}
 8004f12:	0018      	movs	r0, r3
 8004f14:	46bd      	mov	sp, r7
 8004f16:	b004      	add	sp, #16
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	46c0      	nop			; (mov r8, r8)
 8004f1c:	ffceff88 	.word	0xffceff88
 8004f20:	ffff00ff 	.word	0xffff00ff

08004f24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f2c:	46c0      	nop			; (mov r8, r8)
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	b002      	add	sp, #8
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f3c:	46c0      	nop			; (mov r8, r8)
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	b002      	add	sp, #8
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f4c:	46c0      	nop			; (mov r8, r8)
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	b002      	add	sp, #8
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f5c:	46c0      	nop			; (mov r8, r8)
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	b002      	add	sp, #8
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a3b      	ldr	r2, [pc, #236]	; (8005064 <TIM_Base_SetConfig+0x100>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d008      	beq.n	8004f8e <TIM_Base_SetConfig+0x2a>
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	2380      	movs	r3, #128	; 0x80
 8004f80:	05db      	lsls	r3, r3, #23
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d003      	beq.n	8004f8e <TIM_Base_SetConfig+0x2a>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a37      	ldr	r2, [pc, #220]	; (8005068 <TIM_Base_SetConfig+0x104>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d108      	bne.n	8004fa0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2270      	movs	r2, #112	; 0x70
 8004f92:	4393      	bics	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a30      	ldr	r2, [pc, #192]	; (8005064 <TIM_Base_SetConfig+0x100>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d018      	beq.n	8004fda <TIM_Base_SetConfig+0x76>
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	2380      	movs	r3, #128	; 0x80
 8004fac:	05db      	lsls	r3, r3, #23
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d013      	beq.n	8004fda <TIM_Base_SetConfig+0x76>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a2c      	ldr	r2, [pc, #176]	; (8005068 <TIM_Base_SetConfig+0x104>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d00f      	beq.n	8004fda <TIM_Base_SetConfig+0x76>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a2b      	ldr	r2, [pc, #172]	; (800506c <TIM_Base_SetConfig+0x108>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d00b      	beq.n	8004fda <TIM_Base_SetConfig+0x76>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a2a      	ldr	r2, [pc, #168]	; (8005070 <TIM_Base_SetConfig+0x10c>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d007      	beq.n	8004fda <TIM_Base_SetConfig+0x76>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a29      	ldr	r2, [pc, #164]	; (8005074 <TIM_Base_SetConfig+0x110>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d003      	beq.n	8004fda <TIM_Base_SetConfig+0x76>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a28      	ldr	r2, [pc, #160]	; (8005078 <TIM_Base_SetConfig+0x114>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d108      	bne.n	8004fec <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	4a27      	ldr	r2, [pc, #156]	; (800507c <TIM_Base_SetConfig+0x118>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2280      	movs	r2, #128	; 0x80
 8004ff0:	4393      	bics	r3, r2
 8004ff2:	001a      	movs	r2, r3
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	689a      	ldr	r2, [r3, #8]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a13      	ldr	r2, [pc, #76]	; (8005064 <TIM_Base_SetConfig+0x100>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d00b      	beq.n	8005032 <TIM_Base_SetConfig+0xce>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a14      	ldr	r2, [pc, #80]	; (8005070 <TIM_Base_SetConfig+0x10c>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d007      	beq.n	8005032 <TIM_Base_SetConfig+0xce>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a13      	ldr	r2, [pc, #76]	; (8005074 <TIM_Base_SetConfig+0x110>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d003      	beq.n	8005032 <TIM_Base_SetConfig+0xce>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a12      	ldr	r2, [pc, #72]	; (8005078 <TIM_Base_SetConfig+0x114>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d103      	bne.n	800503a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	691a      	ldr	r2, [r3, #16]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	2201      	movs	r2, #1
 8005046:	4013      	ands	r3, r2
 8005048:	2b01      	cmp	r3, #1
 800504a:	d106      	bne.n	800505a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	2201      	movs	r2, #1
 8005052:	4393      	bics	r3, r2
 8005054:	001a      	movs	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	611a      	str	r2, [r3, #16]
  }
}
 800505a:	46c0      	nop			; (mov r8, r8)
 800505c:	46bd      	mov	sp, r7
 800505e:	b004      	add	sp, #16
 8005060:	bd80      	pop	{r7, pc}
 8005062:	46c0      	nop			; (mov r8, r8)
 8005064:	40012c00 	.word	0x40012c00
 8005068:	40000400 	.word	0x40000400
 800506c:	40002000 	.word	0x40002000
 8005070:	40014000 	.word	0x40014000
 8005074:	40014400 	.word	0x40014400
 8005078:	40014800 	.word	0x40014800
 800507c:	fffffcff 	.word	0xfffffcff

08005080 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b086      	sub	sp, #24
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	2201      	movs	r2, #1
 8005096:	4393      	bics	r3, r2
 8005098:	001a      	movs	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	4a32      	ldr	r2, [pc, #200]	; (8005178 <TIM_OC1_SetConfig+0xf8>)
 80050ae:	4013      	ands	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2203      	movs	r2, #3
 80050b6:	4393      	bics	r3, r2
 80050b8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	2202      	movs	r2, #2
 80050c8:	4393      	bics	r3, r2
 80050ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a28      	ldr	r2, [pc, #160]	; (800517c <TIM_OC1_SetConfig+0xfc>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00b      	beq.n	80050f6 <TIM_OC1_SetConfig+0x76>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a27      	ldr	r2, [pc, #156]	; (8005180 <TIM_OC1_SetConfig+0x100>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d007      	beq.n	80050f6 <TIM_OC1_SetConfig+0x76>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a26      	ldr	r2, [pc, #152]	; (8005184 <TIM_OC1_SetConfig+0x104>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d003      	beq.n	80050f6 <TIM_OC1_SetConfig+0x76>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a25      	ldr	r2, [pc, #148]	; (8005188 <TIM_OC1_SetConfig+0x108>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d10c      	bne.n	8005110 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	2208      	movs	r2, #8
 80050fa:	4393      	bics	r3, r2
 80050fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	4313      	orrs	r3, r2
 8005106:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	2204      	movs	r2, #4
 800510c:	4393      	bics	r3, r2
 800510e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a1a      	ldr	r2, [pc, #104]	; (800517c <TIM_OC1_SetConfig+0xfc>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d00b      	beq.n	8005130 <TIM_OC1_SetConfig+0xb0>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a19      	ldr	r2, [pc, #100]	; (8005180 <TIM_OC1_SetConfig+0x100>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d007      	beq.n	8005130 <TIM_OC1_SetConfig+0xb0>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a18      	ldr	r2, [pc, #96]	; (8005184 <TIM_OC1_SetConfig+0x104>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d003      	beq.n	8005130 <TIM_OC1_SetConfig+0xb0>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a17      	ldr	r2, [pc, #92]	; (8005188 <TIM_OC1_SetConfig+0x108>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d111      	bne.n	8005154 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	4a16      	ldr	r2, [pc, #88]	; (800518c <TIM_OC1_SetConfig+0x10c>)
 8005134:	4013      	ands	r3, r2
 8005136:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	4a15      	ldr	r2, [pc, #84]	; (8005190 <TIM_OC1_SetConfig+0x110>)
 800513c:	4013      	ands	r3, r2
 800513e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	695b      	ldr	r3, [r3, #20]
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	4313      	orrs	r3, r2
 8005152:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	621a      	str	r2, [r3, #32]
}
 800516e:	46c0      	nop			; (mov r8, r8)
 8005170:	46bd      	mov	sp, r7
 8005172:	b006      	add	sp, #24
 8005174:	bd80      	pop	{r7, pc}
 8005176:	46c0      	nop			; (mov r8, r8)
 8005178:	fffeff8f 	.word	0xfffeff8f
 800517c:	40012c00 	.word	0x40012c00
 8005180:	40014000 	.word	0x40014000
 8005184:	40014400 	.word	0x40014400
 8005188:	40014800 	.word	0x40014800
 800518c:	fffffeff 	.word	0xfffffeff
 8005190:	fffffdff 	.word	0xfffffdff

08005194 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	2210      	movs	r2, #16
 80051aa:	4393      	bics	r3, r2
 80051ac:	001a      	movs	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	4a2e      	ldr	r2, [pc, #184]	; (800527c <TIM_OC2_SetConfig+0xe8>)
 80051c2:	4013      	ands	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	4a2d      	ldr	r2, [pc, #180]	; (8005280 <TIM_OC2_SetConfig+0xec>)
 80051ca:	4013      	ands	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	021b      	lsls	r3, r3, #8
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2220      	movs	r2, #32
 80051de:	4393      	bics	r3, r2
 80051e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	011b      	lsls	r3, r3, #4
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a24      	ldr	r2, [pc, #144]	; (8005284 <TIM_OC2_SetConfig+0xf0>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d10d      	bne.n	8005212 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	2280      	movs	r2, #128	; 0x80
 80051fa:	4393      	bics	r3, r2
 80051fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	697a      	ldr	r2, [r7, #20]
 8005206:	4313      	orrs	r3, r2
 8005208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	2240      	movs	r2, #64	; 0x40
 800520e:	4393      	bics	r3, r2
 8005210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a1b      	ldr	r2, [pc, #108]	; (8005284 <TIM_OC2_SetConfig+0xf0>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d00b      	beq.n	8005232 <TIM_OC2_SetConfig+0x9e>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a1a      	ldr	r2, [pc, #104]	; (8005288 <TIM_OC2_SetConfig+0xf4>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d007      	beq.n	8005232 <TIM_OC2_SetConfig+0x9e>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a19      	ldr	r2, [pc, #100]	; (800528c <TIM_OC2_SetConfig+0xf8>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d003      	beq.n	8005232 <TIM_OC2_SetConfig+0x9e>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a18      	ldr	r2, [pc, #96]	; (8005290 <TIM_OC2_SetConfig+0xfc>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d113      	bne.n	800525a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	4a17      	ldr	r2, [pc, #92]	; (8005294 <TIM_OC2_SetConfig+0x100>)
 8005236:	4013      	ands	r3, r2
 8005238:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	4a16      	ldr	r2, [pc, #88]	; (8005298 <TIM_OC2_SetConfig+0x104>)
 800523e:	4013      	ands	r3, r2
 8005240:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	693a      	ldr	r2, [r7, #16]
 800524a:	4313      	orrs	r3, r2
 800524c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	4313      	orrs	r3, r2
 8005258:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	693a      	ldr	r2, [r7, #16]
 800525e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	685a      	ldr	r2, [r3, #4]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	621a      	str	r2, [r3, #32]
}
 8005274:	46c0      	nop			; (mov r8, r8)
 8005276:	46bd      	mov	sp, r7
 8005278:	b006      	add	sp, #24
 800527a:	bd80      	pop	{r7, pc}
 800527c:	feff8fff 	.word	0xfeff8fff
 8005280:	fffffcff 	.word	0xfffffcff
 8005284:	40012c00 	.word	0x40012c00
 8005288:	40014000 	.word	0x40014000
 800528c:	40014400 	.word	0x40014400
 8005290:	40014800 	.word	0x40014800
 8005294:	fffffbff 	.word	0xfffffbff
 8005298:	fffff7ff 	.word	0xfffff7ff

0800529c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b086      	sub	sp, #24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a1b      	ldr	r3, [r3, #32]
 80052aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	4a33      	ldr	r2, [pc, #204]	; (8005380 <TIM_OC3_SetConfig+0xe4>)
 80052b2:	401a      	ands	r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	4a2f      	ldr	r2, [pc, #188]	; (8005384 <TIM_OC3_SetConfig+0xe8>)
 80052c8:	4013      	ands	r3, r2
 80052ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2203      	movs	r2, #3
 80052d0:	4393      	bics	r3, r2
 80052d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	4313      	orrs	r3, r2
 80052dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	4a29      	ldr	r2, [pc, #164]	; (8005388 <TIM_OC3_SetConfig+0xec>)
 80052e2:	4013      	ands	r3, r2
 80052e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	021b      	lsls	r3, r3, #8
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a25      	ldr	r2, [pc, #148]	; (800538c <TIM_OC3_SetConfig+0xf0>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d10d      	bne.n	8005316 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	4a24      	ldr	r2, [pc, #144]	; (8005390 <TIM_OC3_SetConfig+0xf4>)
 80052fe:	4013      	ands	r3, r2
 8005300:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	021b      	lsls	r3, r3, #8
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	4313      	orrs	r3, r2
 800530c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	4a20      	ldr	r2, [pc, #128]	; (8005394 <TIM_OC3_SetConfig+0xf8>)
 8005312:	4013      	ands	r3, r2
 8005314:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a1c      	ldr	r2, [pc, #112]	; (800538c <TIM_OC3_SetConfig+0xf0>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d00b      	beq.n	8005336 <TIM_OC3_SetConfig+0x9a>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a1d      	ldr	r2, [pc, #116]	; (8005398 <TIM_OC3_SetConfig+0xfc>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d007      	beq.n	8005336 <TIM_OC3_SetConfig+0x9a>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a1c      	ldr	r2, [pc, #112]	; (800539c <TIM_OC3_SetConfig+0x100>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d003      	beq.n	8005336 <TIM_OC3_SetConfig+0x9a>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a1b      	ldr	r2, [pc, #108]	; (80053a0 <TIM_OC3_SetConfig+0x104>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d113      	bne.n	800535e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	4a1a      	ldr	r2, [pc, #104]	; (80053a4 <TIM_OC3_SetConfig+0x108>)
 800533a:	4013      	ands	r3, r2
 800533c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	4a19      	ldr	r2, [pc, #100]	; (80053a8 <TIM_OC3_SetConfig+0x10c>)
 8005342:	4013      	ands	r3, r2
 8005344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	011b      	lsls	r3, r3, #4
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	4313      	orrs	r3, r2
 8005350:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	011b      	lsls	r3, r3, #4
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	4313      	orrs	r3, r2
 800535c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	693a      	ldr	r2, [r7, #16]
 8005362:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	621a      	str	r2, [r3, #32]
}
 8005378:	46c0      	nop			; (mov r8, r8)
 800537a:	46bd      	mov	sp, r7
 800537c:	b006      	add	sp, #24
 800537e:	bd80      	pop	{r7, pc}
 8005380:	fffffeff 	.word	0xfffffeff
 8005384:	fffeff8f 	.word	0xfffeff8f
 8005388:	fffffdff 	.word	0xfffffdff
 800538c:	40012c00 	.word	0x40012c00
 8005390:	fffff7ff 	.word	0xfffff7ff
 8005394:	fffffbff 	.word	0xfffffbff
 8005398:	40014000 	.word	0x40014000
 800539c:	40014400 	.word	0x40014400
 80053a0:	40014800 	.word	0x40014800
 80053a4:	ffffefff 	.word	0xffffefff
 80053a8:	ffffdfff 	.word	0xffffdfff

080053ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b086      	sub	sp, #24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a1b      	ldr	r3, [r3, #32]
 80053ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	4a26      	ldr	r2, [pc, #152]	; (800545c <TIM_OC4_SetConfig+0xb0>)
 80053c2:	401a      	ands	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	69db      	ldr	r3, [r3, #28]
 80053d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	4a22      	ldr	r2, [pc, #136]	; (8005460 <TIM_OC4_SetConfig+0xb4>)
 80053d8:	4013      	ands	r3, r2
 80053da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	4a21      	ldr	r2, [pc, #132]	; (8005464 <TIM_OC4_SetConfig+0xb8>)
 80053e0:	4013      	ands	r3, r2
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	021b      	lsls	r3, r3, #8
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	4a1d      	ldr	r2, [pc, #116]	; (8005468 <TIM_OC4_SetConfig+0xbc>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	031b      	lsls	r3, r3, #12
 80053fe:	693a      	ldr	r2, [r7, #16]
 8005400:	4313      	orrs	r3, r2
 8005402:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a19      	ldr	r2, [pc, #100]	; (800546c <TIM_OC4_SetConfig+0xc0>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d00b      	beq.n	8005424 <TIM_OC4_SetConfig+0x78>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a18      	ldr	r2, [pc, #96]	; (8005470 <TIM_OC4_SetConfig+0xc4>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d007      	beq.n	8005424 <TIM_OC4_SetConfig+0x78>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	4a17      	ldr	r2, [pc, #92]	; (8005474 <TIM_OC4_SetConfig+0xc8>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d003      	beq.n	8005424 <TIM_OC4_SetConfig+0x78>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a16      	ldr	r2, [pc, #88]	; (8005478 <TIM_OC4_SetConfig+0xcc>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d109      	bne.n	8005438 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	4a15      	ldr	r2, [pc, #84]	; (800547c <TIM_OC4_SetConfig+0xd0>)
 8005428:	4013      	ands	r3, r2
 800542a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	695b      	ldr	r3, [r3, #20]
 8005430:	019b      	lsls	r3, r3, #6
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	4313      	orrs	r3, r2
 8005436:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	621a      	str	r2, [r3, #32]
}
 8005452:	46c0      	nop			; (mov r8, r8)
 8005454:	46bd      	mov	sp, r7
 8005456:	b006      	add	sp, #24
 8005458:	bd80      	pop	{r7, pc}
 800545a:	46c0      	nop			; (mov r8, r8)
 800545c:	ffffefff 	.word	0xffffefff
 8005460:	feff8fff 	.word	0xfeff8fff
 8005464:	fffffcff 	.word	0xfffffcff
 8005468:	ffffdfff 	.word	0xffffdfff
 800546c:	40012c00 	.word	0x40012c00
 8005470:	40014000 	.word	0x40014000
 8005474:	40014400 	.word	0x40014400
 8005478:	40014800 	.word	0x40014800
 800547c:	ffffbfff 	.word	0xffffbfff

08005480 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b086      	sub	sp, #24
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6a1b      	ldr	r3, [r3, #32]
 8005494:	4a23      	ldr	r2, [pc, #140]	; (8005524 <TIM_OC5_SetConfig+0xa4>)
 8005496:	401a      	ands	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4a1f      	ldr	r2, [pc, #124]	; (8005528 <TIM_OC5_SetConfig+0xa8>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	4a1b      	ldr	r2, [pc, #108]	; (800552c <TIM_OC5_SetConfig+0xac>)
 80054be:	4013      	ands	r3, r2
 80054c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	041b      	lsls	r3, r3, #16
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a17      	ldr	r2, [pc, #92]	; (8005530 <TIM_OC5_SetConfig+0xb0>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d00b      	beq.n	80054ee <TIM_OC5_SetConfig+0x6e>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a16      	ldr	r2, [pc, #88]	; (8005534 <TIM_OC5_SetConfig+0xb4>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d007      	beq.n	80054ee <TIM_OC5_SetConfig+0x6e>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a15      	ldr	r2, [pc, #84]	; (8005538 <TIM_OC5_SetConfig+0xb8>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d003      	beq.n	80054ee <TIM_OC5_SetConfig+0x6e>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a14      	ldr	r2, [pc, #80]	; (800553c <TIM_OC5_SetConfig+0xbc>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d109      	bne.n	8005502 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	4a0c      	ldr	r2, [pc, #48]	; (8005524 <TIM_OC5_SetConfig+0xa4>)
 80054f2:	4013      	ands	r3, r2
 80054f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	021b      	lsls	r3, r3, #8
 80054fc:	697a      	ldr	r2, [r7, #20]
 80054fe:	4313      	orrs	r3, r2
 8005500:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	697a      	ldr	r2, [r7, #20]
 8005506:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	621a      	str	r2, [r3, #32]
}
 800551c:	46c0      	nop			; (mov r8, r8)
 800551e:	46bd      	mov	sp, r7
 8005520:	b006      	add	sp, #24
 8005522:	bd80      	pop	{r7, pc}
 8005524:	fffeffff 	.word	0xfffeffff
 8005528:	fffeff8f 	.word	0xfffeff8f
 800552c:	fffdffff 	.word	0xfffdffff
 8005530:	40012c00 	.word	0x40012c00
 8005534:	40014000 	.word	0x40014000
 8005538:	40014400 	.word	0x40014400
 800553c:	40014800 	.word	0x40014800

08005540 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	4a24      	ldr	r2, [pc, #144]	; (80055e8 <TIM_OC6_SetConfig+0xa8>)
 8005556:	401a      	ands	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4a20      	ldr	r2, [pc, #128]	; (80055ec <TIM_OC6_SetConfig+0xac>)
 800556c:	4013      	ands	r3, r2
 800556e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	021b      	lsls	r3, r3, #8
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	4313      	orrs	r3, r2
 800557a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	4a1c      	ldr	r2, [pc, #112]	; (80055f0 <TIM_OC6_SetConfig+0xb0>)
 8005580:	4013      	ands	r3, r2
 8005582:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	051b      	lsls	r3, r3, #20
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	4313      	orrs	r3, r2
 800558e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4a18      	ldr	r2, [pc, #96]	; (80055f4 <TIM_OC6_SetConfig+0xb4>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d00b      	beq.n	80055b0 <TIM_OC6_SetConfig+0x70>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a17      	ldr	r2, [pc, #92]	; (80055f8 <TIM_OC6_SetConfig+0xb8>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d007      	beq.n	80055b0 <TIM_OC6_SetConfig+0x70>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a16      	ldr	r2, [pc, #88]	; (80055fc <TIM_OC6_SetConfig+0xbc>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d003      	beq.n	80055b0 <TIM_OC6_SetConfig+0x70>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a15      	ldr	r2, [pc, #84]	; (8005600 <TIM_OC6_SetConfig+0xc0>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d109      	bne.n	80055c4 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	4a14      	ldr	r2, [pc, #80]	; (8005604 <TIM_OC6_SetConfig+0xc4>)
 80055b4:	4013      	ands	r3, r2
 80055b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	029b      	lsls	r3, r3, #10
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	685a      	ldr	r2, [r3, #4]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	621a      	str	r2, [r3, #32]
}
 80055de:	46c0      	nop			; (mov r8, r8)
 80055e0:	46bd      	mov	sp, r7
 80055e2:	b006      	add	sp, #24
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	46c0      	nop			; (mov r8, r8)
 80055e8:	ffefffff 	.word	0xffefffff
 80055ec:	feff8fff 	.word	0xfeff8fff
 80055f0:	ffdfffff 	.word	0xffdfffff
 80055f4:	40012c00 	.word	0x40012c00
 80055f8:	40014000 	.word	0x40014000
 80055fc:	40014400 	.word	0x40014400
 8005600:	40014800 	.word	0x40014800
 8005604:	fffbffff 	.word	0xfffbffff

08005608 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b086      	sub	sp, #24
 800560c:	af00      	add	r7, sp, #0
 800560e:	60f8      	str	r0, [r7, #12]
 8005610:	60b9      	str	r1, [r7, #8]
 8005612:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a1b      	ldr	r3, [r3, #32]
 8005618:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	2201      	movs	r2, #1
 8005620:	4393      	bics	r3, r2
 8005622:	001a      	movs	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	22f0      	movs	r2, #240	; 0xf0
 8005632:	4393      	bics	r3, r2
 8005634:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	011b      	lsls	r3, r3, #4
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	220a      	movs	r2, #10
 8005644:	4393      	bics	r3, r2
 8005646:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	4313      	orrs	r3, r2
 800564e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	697a      	ldr	r2, [r7, #20]
 800565a:	621a      	str	r2, [r3, #32]
}
 800565c:	46c0      	nop			; (mov r8, r8)
 800565e:	46bd      	mov	sp, r7
 8005660:	b006      	add	sp, #24
 8005662:	bd80      	pop	{r7, pc}

08005664 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6a1b      	ldr	r3, [r3, #32]
 8005674:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	2210      	movs	r2, #16
 800567c:	4393      	bics	r3, r2
 800567e:	001a      	movs	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	4a0d      	ldr	r2, [pc, #52]	; (80056c4 <TIM_TI2_ConfigInputStage+0x60>)
 800568e:	4013      	ands	r3, r2
 8005690:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	031b      	lsls	r3, r3, #12
 8005696:	693a      	ldr	r2, [r7, #16]
 8005698:	4313      	orrs	r3, r2
 800569a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	22a0      	movs	r2, #160	; 0xa0
 80056a0:	4393      	bics	r3, r2
 80056a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	011b      	lsls	r3, r3, #4
 80056a8:	697a      	ldr	r2, [r7, #20]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	693a      	ldr	r2, [r7, #16]
 80056b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	621a      	str	r2, [r3, #32]
}
 80056ba:	46c0      	nop			; (mov r8, r8)
 80056bc:	46bd      	mov	sp, r7
 80056be:	b006      	add	sp, #24
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	46c0      	nop			; (mov r8, r8)
 80056c4:	ffff0fff 	.word	0xffff0fff

080056c8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	4a08      	ldr	r2, [pc, #32]	; (80056fc <TIM_ITRx_SetConfig+0x34>)
 80056dc:	4013      	ands	r3, r2
 80056de:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056e0:	683a      	ldr	r2, [r7, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	2207      	movs	r2, #7
 80056e8:	4313      	orrs	r3, r2
 80056ea:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	609a      	str	r2, [r3, #8]
}
 80056f2:	46c0      	nop			; (mov r8, r8)
 80056f4:	46bd      	mov	sp, r7
 80056f6:	b004      	add	sp, #16
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	46c0      	nop			; (mov r8, r8)
 80056fc:	ffcfff8f 	.word	0xffcfff8f

08005700 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
 800570c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	4a09      	ldr	r2, [pc, #36]	; (800573c <TIM_ETR_SetConfig+0x3c>)
 8005718:	4013      	ands	r3, r2
 800571a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	021a      	lsls	r2, r3, #8
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	431a      	orrs	r2, r3
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	4313      	orrs	r3, r2
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	4313      	orrs	r3, r2
 800572c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	609a      	str	r2, [r3, #8]
}
 8005734:	46c0      	nop			; (mov r8, r8)
 8005736:	46bd      	mov	sp, r7
 8005738:	b006      	add	sp, #24
 800573a:	bd80      	pop	{r7, pc}
 800573c:	ffff00ff 	.word	0xffff00ff

08005740 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	221f      	movs	r2, #31
 8005750:	4013      	ands	r3, r2
 8005752:	2201      	movs	r2, #1
 8005754:	409a      	lsls	r2, r3
 8005756:	0013      	movs	r3, r2
 8005758:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	43d2      	mvns	r2, r2
 8005762:	401a      	ands	r2, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6a1a      	ldr	r2, [r3, #32]
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	211f      	movs	r1, #31
 8005770:	400b      	ands	r3, r1
 8005772:	6879      	ldr	r1, [r7, #4]
 8005774:	4099      	lsls	r1, r3
 8005776:	000b      	movs	r3, r1
 8005778:	431a      	orrs	r2, r3
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	621a      	str	r2, [r3, #32]
}
 800577e:	46c0      	nop			; (mov r8, r8)
 8005780:	46bd      	mov	sp, r7
 8005782:	b006      	add	sp, #24
 8005784:	bd80      	pop	{r7, pc}
	...

08005788 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	223c      	movs	r2, #60	; 0x3c
 8005796:	5c9b      	ldrb	r3, [r3, r2]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d101      	bne.n	80057a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800579c:	2302      	movs	r3, #2
 800579e:	e055      	b.n	800584c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	223c      	movs	r2, #60	; 0x3c
 80057a4:	2101      	movs	r1, #1
 80057a6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	223d      	movs	r2, #61	; 0x3d
 80057ac:	2102      	movs	r1, #2
 80057ae:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a23      	ldr	r2, [pc, #140]	; (8005854 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d108      	bne.n	80057dc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	4a22      	ldr	r2, [pc, #136]	; (8005858 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80057ce:	4013      	ands	r3, r2
 80057d0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	4313      	orrs	r3, r2
 80057da:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2270      	movs	r2, #112	; 0x70
 80057e0:	4393      	bics	r3, r2
 80057e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a16      	ldr	r2, [pc, #88]	; (8005854 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d00f      	beq.n	8005820 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	2380      	movs	r3, #128	; 0x80
 8005806:	05db      	lsls	r3, r3, #23
 8005808:	429a      	cmp	r2, r3
 800580a:	d009      	beq.n	8005820 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a12      	ldr	r2, [pc, #72]	; (800585c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d004      	beq.n	8005820 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a11      	ldr	r2, [pc, #68]	; (8005860 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d10c      	bne.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2280      	movs	r2, #128	; 0x80
 8005824:	4393      	bics	r3, r2
 8005826:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	4313      	orrs	r3, r2
 8005830:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	223d      	movs	r2, #61	; 0x3d
 800583e:	2101      	movs	r1, #1
 8005840:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	223c      	movs	r2, #60	; 0x3c
 8005846:	2100      	movs	r1, #0
 8005848:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	0018      	movs	r0, r3
 800584e:	46bd      	mov	sp, r7
 8005850:	b004      	add	sp, #16
 8005852:	bd80      	pop	{r7, pc}
 8005854:	40012c00 	.word	0x40012c00
 8005858:	ff0fffff 	.word	0xff0fffff
 800585c:	40000400 	.word	0x40000400
 8005860:	40014000 	.word	0x40014000

08005864 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800586c:	46c0      	nop			; (mov r8, r8)
 800586e:	46bd      	mov	sp, r7
 8005870:	b002      	add	sp, #8
 8005872:	bd80      	pop	{r7, pc}

08005874 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800587c:	46c0      	nop			; (mov r8, r8)
 800587e:	46bd      	mov	sp, r7
 8005880:	b002      	add	sp, #8
 8005882:	bd80      	pop	{r7, pc}

08005884 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800588c:	46c0      	nop			; (mov r8, r8)
 800588e:	46bd      	mov	sp, r7
 8005890:	b002      	add	sp, #8
 8005892:	bd80      	pop	{r7, pc}

08005894 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d101      	bne.n	80058a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e046      	b.n	8005934 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2288      	movs	r2, #136	; 0x88
 80058aa:	589b      	ldr	r3, [r3, r2]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d107      	bne.n	80058c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2284      	movs	r2, #132	; 0x84
 80058b4:	2100      	movs	r1, #0
 80058b6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	0018      	movs	r0, r3
 80058bc:	f7fb ff4e 	bl	800175c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2288      	movs	r2, #136	; 0x88
 80058c4:	2124      	movs	r1, #36	; 0x24
 80058c6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2101      	movs	r1, #1
 80058d4:	438a      	bics	r2, r1
 80058d6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d003      	beq.n	80058e8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	0018      	movs	r0, r3
 80058e4:	f000 ff2e 	bl	8006744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	0018      	movs	r0, r3
 80058ec:	f000 fc6c 	bl	80061c8 <UART_SetConfig>
 80058f0:	0003      	movs	r3, r0
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d101      	bne.n	80058fa <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e01c      	b.n	8005934 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	490d      	ldr	r1, [pc, #52]	; (800593c <HAL_UART_Init+0xa8>)
 8005906:	400a      	ands	r2, r1
 8005908:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	689a      	ldr	r2, [r3, #8]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	212a      	movs	r1, #42	; 0x2a
 8005916:	438a      	bics	r2, r1
 8005918:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2101      	movs	r1, #1
 8005926:	430a      	orrs	r2, r1
 8005928:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	0018      	movs	r0, r3
 800592e:	f000 ffbd 	bl	80068ac <UART_CheckIdleState>
 8005932:	0003      	movs	r3, r0
}
 8005934:	0018      	movs	r0, r3
 8005936:	46bd      	mov	sp, r7
 8005938:	b002      	add	sp, #8
 800593a:	bd80      	pop	{r7, pc}
 800593c:	ffffb7ff 	.word	0xffffb7ff

08005940 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b08a      	sub	sp, #40	; 0x28
 8005944:	af02      	add	r7, sp, #8
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	603b      	str	r3, [r7, #0]
 800594c:	1dbb      	adds	r3, r7, #6
 800594e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2288      	movs	r2, #136	; 0x88
 8005954:	589b      	ldr	r3, [r3, r2]
 8005956:	2b20      	cmp	r3, #32
 8005958:	d000      	beq.n	800595c <HAL_UART_Transmit+0x1c>
 800595a:	e090      	b.n	8005a7e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d003      	beq.n	800596a <HAL_UART_Transmit+0x2a>
 8005962:	1dbb      	adds	r3, r7, #6
 8005964:	881b      	ldrh	r3, [r3, #0]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e088      	b.n	8005a80 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	689a      	ldr	r2, [r3, #8]
 8005972:	2380      	movs	r3, #128	; 0x80
 8005974:	015b      	lsls	r3, r3, #5
 8005976:	429a      	cmp	r2, r3
 8005978:	d109      	bne.n	800598e <HAL_UART_Transmit+0x4e>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d105      	bne.n	800598e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	2201      	movs	r2, #1
 8005986:	4013      	ands	r3, r2
 8005988:	d001      	beq.n	800598e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e078      	b.n	8005a80 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2290      	movs	r2, #144	; 0x90
 8005992:	2100      	movs	r1, #0
 8005994:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2288      	movs	r2, #136	; 0x88
 800599a:	2121      	movs	r1, #33	; 0x21
 800599c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800599e:	f7fc f87b 	bl	8001a98 <HAL_GetTick>
 80059a2:	0003      	movs	r3, r0
 80059a4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	1dba      	adds	r2, r7, #6
 80059aa:	2154      	movs	r1, #84	; 0x54
 80059ac:	8812      	ldrh	r2, [r2, #0]
 80059ae:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	1dba      	adds	r2, r7, #6
 80059b4:	2156      	movs	r1, #86	; 0x56
 80059b6:	8812      	ldrh	r2, [r2, #0]
 80059b8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	2380      	movs	r3, #128	; 0x80
 80059c0:	015b      	lsls	r3, r3, #5
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d108      	bne.n	80059d8 <HAL_UART_Transmit+0x98>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d104      	bne.n	80059d8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80059ce:	2300      	movs	r3, #0
 80059d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	61bb      	str	r3, [r7, #24]
 80059d6:	e003      	b.n	80059e0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059dc:	2300      	movs	r3, #0
 80059de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059e0:	e030      	b.n	8005a44 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	68f8      	ldr	r0, [r7, #12]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	9300      	str	r3, [sp, #0]
 80059ea:	0013      	movs	r3, r2
 80059ec:	2200      	movs	r2, #0
 80059ee:	2180      	movs	r1, #128	; 0x80
 80059f0:	f001 f806 	bl	8006a00 <UART_WaitOnFlagUntilTimeout>
 80059f4:	1e03      	subs	r3, r0, #0
 80059f6:	d005      	beq.n	8005a04 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2288      	movs	r2, #136	; 0x88
 80059fc:	2120      	movs	r1, #32
 80059fe:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e03d      	b.n	8005a80 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d10b      	bne.n	8005a22 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	881b      	ldrh	r3, [r3, #0]
 8005a0e:	001a      	movs	r2, r3
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	05d2      	lsls	r2, r2, #23
 8005a16:	0dd2      	lsrs	r2, r2, #23
 8005a18:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	3302      	adds	r3, #2
 8005a1e:	61bb      	str	r3, [r7, #24]
 8005a20:	e007      	b.n	8005a32 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	781a      	ldrb	r2, [r3, #0]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	3301      	adds	r3, #1
 8005a30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2256      	movs	r2, #86	; 0x56
 8005a36:	5a9b      	ldrh	r3, [r3, r2]
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	b299      	uxth	r1, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2256      	movs	r2, #86	; 0x56
 8005a42:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2256      	movs	r2, #86	; 0x56
 8005a48:	5a9b      	ldrh	r3, [r3, r2]
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d1c8      	bne.n	80059e2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a50:	697a      	ldr	r2, [r7, #20]
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	9300      	str	r3, [sp, #0]
 8005a58:	0013      	movs	r3, r2
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	2140      	movs	r1, #64	; 0x40
 8005a5e:	f000 ffcf 	bl	8006a00 <UART_WaitOnFlagUntilTimeout>
 8005a62:	1e03      	subs	r3, r0, #0
 8005a64:	d005      	beq.n	8005a72 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2288      	movs	r2, #136	; 0x88
 8005a6a:	2120      	movs	r1, #32
 8005a6c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e006      	b.n	8005a80 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2288      	movs	r2, #136	; 0x88
 8005a76:	2120      	movs	r1, #32
 8005a78:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	e000      	b.n	8005a80 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8005a7e:	2302      	movs	r3, #2
  }
}
 8005a80:	0018      	movs	r0, r3
 8005a82:	46bd      	mov	sp, r7
 8005a84:	b008      	add	sp, #32
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b088      	sub	sp, #32
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	1dbb      	adds	r3, r7, #6
 8005a94:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	228c      	movs	r2, #140	; 0x8c
 8005a9a:	589b      	ldr	r3, [r3, r2]
 8005a9c:	2b20      	cmp	r3, #32
 8005a9e:	d14a      	bne.n	8005b36 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <HAL_UART_Receive_IT+0x26>
 8005aa6:	1dbb      	adds	r3, r7, #6
 8005aa8:	881b      	ldrh	r3, [r3, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d101      	bne.n	8005ab2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e042      	b.n	8005b38 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	689a      	ldr	r2, [r3, #8]
 8005ab6:	2380      	movs	r3, #128	; 0x80
 8005ab8:	015b      	lsls	r3, r3, #5
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d109      	bne.n	8005ad2 <HAL_UART_Receive_IT+0x4a>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d105      	bne.n	8005ad2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	2201      	movs	r2, #1
 8005aca:	4013      	ands	r3, r2
 8005acc:	d001      	beq.n	8005ad2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e032      	b.n	8005b38 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a18      	ldr	r2, [pc, #96]	; (8005b40 <HAL_UART_Receive_IT+0xb8>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d020      	beq.n	8005b24 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	2380      	movs	r3, #128	; 0x80
 8005aea:	041b      	lsls	r3, r3, #16
 8005aec:	4013      	ands	r3, r2
 8005aee:	d019      	beq.n	8005b24 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005af0:	f3ef 8310 	mrs	r3, PRIMASK
 8005af4:	613b      	str	r3, [r7, #16]
  return(result);
 8005af6:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005af8:	61fb      	str	r3, [r7, #28]
 8005afa:	2301      	movs	r3, #1
 8005afc:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f383 8810 	msr	PRIMASK, r3
}
 8005b04:	46c0      	nop			; (mov r8, r8)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2180      	movs	r1, #128	; 0x80
 8005b12:	04c9      	lsls	r1, r1, #19
 8005b14:	430a      	orrs	r2, r1
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b1c:	69bb      	ldr	r3, [r7, #24]
 8005b1e:	f383 8810 	msr	PRIMASK, r3
}
 8005b22:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005b24:	1dbb      	adds	r3, r7, #6
 8005b26:	881a      	ldrh	r2, [r3, #0]
 8005b28:	68b9      	ldr	r1, [r7, #8]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	f000 ffd7 	bl	8006ae0 <UART_Start_Receive_IT>
 8005b32:	0003      	movs	r3, r0
 8005b34:	e000      	b.n	8005b38 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8005b36:	2302      	movs	r3, #2
  }
}
 8005b38:	0018      	movs	r0, r3
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	b008      	add	sp, #32
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	40008000 	.word	0x40008000

08005b44 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b44:	b5b0      	push	{r4, r5, r7, lr}
 8005b46:	b0aa      	sub	sp, #168	; 0xa8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	69db      	ldr	r3, [r3, #28]
 8005b52:	22a4      	movs	r2, #164	; 0xa4
 8005b54:	18b9      	adds	r1, r7, r2
 8005b56:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	20a0      	movs	r0, #160	; 0xa0
 8005b60:	1839      	adds	r1, r7, r0
 8005b62:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	249c      	movs	r4, #156	; 0x9c
 8005b6c:	1939      	adds	r1, r7, r4
 8005b6e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005b70:	0011      	movs	r1, r2
 8005b72:	18bb      	adds	r3, r7, r2
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4aa2      	ldr	r2, [pc, #648]	; (8005e00 <HAL_UART_IRQHandler+0x2bc>)
 8005b78:	4013      	ands	r3, r2
 8005b7a:	2298      	movs	r2, #152	; 0x98
 8005b7c:	18bd      	adds	r5, r7, r2
 8005b7e:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8005b80:	18bb      	adds	r3, r7, r2
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d11a      	bne.n	8005bbe <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b88:	187b      	adds	r3, r7, r1
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2220      	movs	r2, #32
 8005b8e:	4013      	ands	r3, r2
 8005b90:	d015      	beq.n	8005bbe <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b92:	183b      	adds	r3, r7, r0
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2220      	movs	r2, #32
 8005b98:	4013      	ands	r3, r2
 8005b9a:	d105      	bne.n	8005ba8 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b9c:	193b      	adds	r3, r7, r4
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	2380      	movs	r3, #128	; 0x80
 8005ba2:	055b      	lsls	r3, r3, #21
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	d00a      	beq.n	8005bbe <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d100      	bne.n	8005bb2 <HAL_UART_IRQHandler+0x6e>
 8005bb0:	e2dc      	b.n	800616c <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	0010      	movs	r0, r2
 8005bba:	4798      	blx	r3
      }
      return;
 8005bbc:	e2d6      	b.n	800616c <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005bbe:	2398      	movs	r3, #152	; 0x98
 8005bc0:	18fb      	adds	r3, r7, r3
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d100      	bne.n	8005bca <HAL_UART_IRQHandler+0x86>
 8005bc8:	e122      	b.n	8005e10 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005bca:	239c      	movs	r3, #156	; 0x9c
 8005bcc:	18fb      	adds	r3, r7, r3
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a8c      	ldr	r2, [pc, #560]	; (8005e04 <HAL_UART_IRQHandler+0x2c0>)
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	d106      	bne.n	8005be4 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005bd6:	23a0      	movs	r3, #160	; 0xa0
 8005bd8:	18fb      	adds	r3, r7, r3
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a8a      	ldr	r2, [pc, #552]	; (8005e08 <HAL_UART_IRQHandler+0x2c4>)
 8005bde:	4013      	ands	r3, r2
 8005be0:	d100      	bne.n	8005be4 <HAL_UART_IRQHandler+0xa0>
 8005be2:	e115      	b.n	8005e10 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005be4:	23a4      	movs	r3, #164	; 0xa4
 8005be6:	18fb      	adds	r3, r7, r3
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2201      	movs	r2, #1
 8005bec:	4013      	ands	r3, r2
 8005bee:	d012      	beq.n	8005c16 <HAL_UART_IRQHandler+0xd2>
 8005bf0:	23a0      	movs	r3, #160	; 0xa0
 8005bf2:	18fb      	adds	r3, r7, r3
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	2380      	movs	r3, #128	; 0x80
 8005bf8:	005b      	lsls	r3, r3, #1
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	d00b      	beq.n	8005c16 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2201      	movs	r2, #1
 8005c04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2290      	movs	r2, #144	; 0x90
 8005c0a:	589b      	ldr	r3, [r3, r2]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2190      	movs	r1, #144	; 0x90
 8005c14:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c16:	23a4      	movs	r3, #164	; 0xa4
 8005c18:	18fb      	adds	r3, r7, r3
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	4013      	ands	r3, r2
 8005c20:	d011      	beq.n	8005c46 <HAL_UART_IRQHandler+0x102>
 8005c22:	239c      	movs	r3, #156	; 0x9c
 8005c24:	18fb      	adds	r3, r7, r3
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d00b      	beq.n	8005c46 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2202      	movs	r2, #2
 8005c34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2290      	movs	r2, #144	; 0x90
 8005c3a:	589b      	ldr	r3, [r3, r2]
 8005c3c:	2204      	movs	r2, #4
 8005c3e:	431a      	orrs	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2190      	movs	r1, #144	; 0x90
 8005c44:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c46:	23a4      	movs	r3, #164	; 0xa4
 8005c48:	18fb      	adds	r3, r7, r3
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2204      	movs	r2, #4
 8005c4e:	4013      	ands	r3, r2
 8005c50:	d011      	beq.n	8005c76 <HAL_UART_IRQHandler+0x132>
 8005c52:	239c      	movs	r3, #156	; 0x9c
 8005c54:	18fb      	adds	r3, r7, r3
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	d00b      	beq.n	8005c76 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2204      	movs	r2, #4
 8005c64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2290      	movs	r2, #144	; 0x90
 8005c6a:	589b      	ldr	r3, [r3, r2]
 8005c6c:	2202      	movs	r2, #2
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2190      	movs	r1, #144	; 0x90
 8005c74:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005c76:	23a4      	movs	r3, #164	; 0xa4
 8005c78:	18fb      	adds	r3, r7, r3
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2208      	movs	r2, #8
 8005c7e:	4013      	ands	r3, r2
 8005c80:	d017      	beq.n	8005cb2 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005c82:	23a0      	movs	r3, #160	; 0xa0
 8005c84:	18fb      	adds	r3, r7, r3
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2220      	movs	r2, #32
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	d105      	bne.n	8005c9a <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005c8e:	239c      	movs	r3, #156	; 0x9c
 8005c90:	18fb      	adds	r3, r7, r3
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a5b      	ldr	r2, [pc, #364]	; (8005e04 <HAL_UART_IRQHandler+0x2c0>)
 8005c96:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005c98:	d00b      	beq.n	8005cb2 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2208      	movs	r2, #8
 8005ca0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2290      	movs	r2, #144	; 0x90
 8005ca6:	589b      	ldr	r3, [r3, r2]
 8005ca8:	2208      	movs	r2, #8
 8005caa:	431a      	orrs	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2190      	movs	r1, #144	; 0x90
 8005cb0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005cb2:	23a4      	movs	r3, #164	; 0xa4
 8005cb4:	18fb      	adds	r3, r7, r3
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	2380      	movs	r3, #128	; 0x80
 8005cba:	011b      	lsls	r3, r3, #4
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	d013      	beq.n	8005ce8 <HAL_UART_IRQHandler+0x1a4>
 8005cc0:	23a0      	movs	r3, #160	; 0xa0
 8005cc2:	18fb      	adds	r3, r7, r3
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	2380      	movs	r3, #128	; 0x80
 8005cc8:	04db      	lsls	r3, r3, #19
 8005cca:	4013      	ands	r3, r2
 8005ccc:	d00c      	beq.n	8005ce8 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2280      	movs	r2, #128	; 0x80
 8005cd4:	0112      	lsls	r2, r2, #4
 8005cd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2290      	movs	r2, #144	; 0x90
 8005cdc:	589b      	ldr	r3, [r3, r2]
 8005cde:	2220      	movs	r2, #32
 8005ce0:	431a      	orrs	r2, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2190      	movs	r1, #144	; 0x90
 8005ce6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2290      	movs	r2, #144	; 0x90
 8005cec:	589b      	ldr	r3, [r3, r2]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d100      	bne.n	8005cf4 <HAL_UART_IRQHandler+0x1b0>
 8005cf2:	e23d      	b.n	8006170 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005cf4:	23a4      	movs	r3, #164	; 0xa4
 8005cf6:	18fb      	adds	r3, r7, r3
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	d015      	beq.n	8005d2c <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005d00:	23a0      	movs	r3, #160	; 0xa0
 8005d02:	18fb      	adds	r3, r7, r3
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2220      	movs	r2, #32
 8005d08:	4013      	ands	r3, r2
 8005d0a:	d106      	bne.n	8005d1a <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005d0c:	239c      	movs	r3, #156	; 0x9c
 8005d0e:	18fb      	adds	r3, r7, r3
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	2380      	movs	r3, #128	; 0x80
 8005d14:	055b      	lsls	r3, r3, #21
 8005d16:	4013      	ands	r3, r2
 8005d18:	d008      	beq.n	8005d2c <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d004      	beq.n	8005d2c <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	0010      	movs	r0, r2
 8005d2a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2290      	movs	r2, #144	; 0x90
 8005d30:	589b      	ldr	r3, [r3, r2]
 8005d32:	2194      	movs	r1, #148	; 0x94
 8005d34:	187a      	adds	r2, r7, r1
 8005d36:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	2240      	movs	r2, #64	; 0x40
 8005d40:	4013      	ands	r3, r2
 8005d42:	2b40      	cmp	r3, #64	; 0x40
 8005d44:	d004      	beq.n	8005d50 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005d46:	187b      	adds	r3, r7, r1
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2228      	movs	r2, #40	; 0x28
 8005d4c:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d4e:	d04c      	beq.n	8005dea <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	0018      	movs	r0, r3
 8005d54:	f000 ffe8 	bl	8006d28 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	2240      	movs	r2, #64	; 0x40
 8005d60:	4013      	ands	r3, r2
 8005d62:	2b40      	cmp	r3, #64	; 0x40
 8005d64:	d13c      	bne.n	8005de0 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d66:	f3ef 8310 	mrs	r3, PRIMASK
 8005d6a:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005d6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d6e:	2090      	movs	r0, #144	; 0x90
 8005d70:	183a      	adds	r2, r7, r0
 8005d72:	6013      	str	r3, [r2, #0]
 8005d74:	2301      	movs	r3, #1
 8005d76:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d7a:	f383 8810 	msr	PRIMASK, r3
}
 8005d7e:	46c0      	nop			; (mov r8, r8)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	689a      	ldr	r2, [r3, #8]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2140      	movs	r1, #64	; 0x40
 8005d8c:	438a      	bics	r2, r1
 8005d8e:	609a      	str	r2, [r3, #8]
 8005d90:	183b      	adds	r3, r7, r0
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005d98:	f383 8810 	msr	PRIMASK, r3
}
 8005d9c:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2280      	movs	r2, #128	; 0x80
 8005da2:	589b      	ldr	r3, [r3, r2]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d016      	beq.n	8005dd6 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2280      	movs	r2, #128	; 0x80
 8005dac:	589b      	ldr	r3, [r3, r2]
 8005dae:	4a17      	ldr	r2, [pc, #92]	; (8005e0c <HAL_UART_IRQHandler+0x2c8>)
 8005db0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2280      	movs	r2, #128	; 0x80
 8005db6:	589b      	ldr	r3, [r3, r2]
 8005db8:	0018      	movs	r0, r3
 8005dba:	f7fc fe45 	bl	8002a48 <HAL_DMA_Abort_IT>
 8005dbe:	1e03      	subs	r3, r0, #0
 8005dc0:	d01c      	beq.n	8005dfc <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2280      	movs	r2, #128	; 0x80
 8005dc6:	589b      	ldr	r3, [r3, r2]
 8005dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	2180      	movs	r1, #128	; 0x80
 8005dce:	5852      	ldr	r2, [r2, r1]
 8005dd0:	0010      	movs	r0, r2
 8005dd2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dd4:	e012      	b.n	8005dfc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	0018      	movs	r0, r3
 8005dda:	f000 f9e1 	bl	80061a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dde:	e00d      	b.n	8005dfc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	0018      	movs	r0, r3
 8005de4:	f000 f9dc 	bl	80061a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005de8:	e008      	b.n	8005dfc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	0018      	movs	r0, r3
 8005dee:	f000 f9d7 	bl	80061a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2290      	movs	r2, #144	; 0x90
 8005df6:	2100      	movs	r1, #0
 8005df8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005dfa:	e1b9      	b.n	8006170 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dfc:	46c0      	nop			; (mov r8, r8)
    return;
 8005dfe:	e1b7      	b.n	8006170 <HAL_UART_IRQHandler+0x62c>
 8005e00:	0000080f 	.word	0x0000080f
 8005e04:	10000001 	.word	0x10000001
 8005e08:	04000120 	.word	0x04000120
 8005e0c:	08006df5 	.word	0x08006df5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d000      	beq.n	8005e1a <HAL_UART_IRQHandler+0x2d6>
 8005e18:	e13e      	b.n	8006098 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005e1a:	23a4      	movs	r3, #164	; 0xa4
 8005e1c:	18fb      	adds	r3, r7, r3
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2210      	movs	r2, #16
 8005e22:	4013      	ands	r3, r2
 8005e24:	d100      	bne.n	8005e28 <HAL_UART_IRQHandler+0x2e4>
 8005e26:	e137      	b.n	8006098 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005e28:	23a0      	movs	r3, #160	; 0xa0
 8005e2a:	18fb      	adds	r3, r7, r3
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2210      	movs	r2, #16
 8005e30:	4013      	ands	r3, r2
 8005e32:	d100      	bne.n	8005e36 <HAL_UART_IRQHandler+0x2f2>
 8005e34:	e130      	b.n	8006098 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2210      	movs	r2, #16
 8005e3c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	2240      	movs	r2, #64	; 0x40
 8005e46:	4013      	ands	r3, r2
 8005e48:	2b40      	cmp	r3, #64	; 0x40
 8005e4a:	d000      	beq.n	8005e4e <HAL_UART_IRQHandler+0x30a>
 8005e4c:	e0a4      	b.n	8005f98 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2280      	movs	r2, #128	; 0x80
 8005e52:	589b      	ldr	r3, [r3, r2]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	685a      	ldr	r2, [r3, #4]
 8005e58:	217e      	movs	r1, #126	; 0x7e
 8005e5a:	187b      	adds	r3, r7, r1
 8005e5c:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005e5e:	187b      	adds	r3, r7, r1
 8005e60:	881b      	ldrh	r3, [r3, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d100      	bne.n	8005e68 <HAL_UART_IRQHandler+0x324>
 8005e66:	e185      	b.n	8006174 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	225c      	movs	r2, #92	; 0x5c
 8005e6c:	5a9b      	ldrh	r3, [r3, r2]
 8005e6e:	187a      	adds	r2, r7, r1
 8005e70:	8812      	ldrh	r2, [r2, #0]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d300      	bcc.n	8005e78 <HAL_UART_IRQHandler+0x334>
 8005e76:	e17d      	b.n	8006174 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	187a      	adds	r2, r7, r1
 8005e7c:	215e      	movs	r1, #94	; 0x5e
 8005e7e:	8812      	ldrh	r2, [r2, #0]
 8005e80:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2280      	movs	r2, #128	; 0x80
 8005e86:	589b      	ldr	r3, [r3, r2]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2220      	movs	r2, #32
 8005e8e:	4013      	ands	r3, r2
 8005e90:	d170      	bne.n	8005f74 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e92:	f3ef 8310 	mrs	r3, PRIMASK
 8005e96:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e9a:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ea2:	f383 8810 	msr	PRIMASK, r3
}
 8005ea6:	46c0      	nop			; (mov r8, r8)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	49b4      	ldr	r1, [pc, #720]	; (8006184 <HAL_UART_IRQHandler+0x640>)
 8005eb4:	400a      	ands	r2, r1
 8005eb6:	601a      	str	r2, [r3, #0]
 8005eb8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005eba:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ebe:	f383 8810 	msr	PRIMASK, r3
}
 8005ec2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ec4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ec8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005eca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ecc:	677b      	str	r3, [r7, #116]	; 0x74
 8005ece:	2301      	movs	r3, #1
 8005ed0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ed2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ed4:	f383 8810 	msr	PRIMASK, r3
}
 8005ed8:	46c0      	nop			; (mov r8, r8)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	689a      	ldr	r2, [r3, #8]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2101      	movs	r1, #1
 8005ee6:	438a      	bics	r2, r1
 8005ee8:	609a      	str	r2, [r3, #8]
 8005eea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005eec:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ef0:	f383 8810 	msr	PRIMASK, r3
}
 8005ef4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ef6:	f3ef 8310 	mrs	r3, PRIMASK
 8005efa:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005efc:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005efe:	673b      	str	r3, [r7, #112]	; 0x70
 8005f00:	2301      	movs	r3, #1
 8005f02:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f06:	f383 8810 	msr	PRIMASK, r3
}
 8005f0a:	46c0      	nop			; (mov r8, r8)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689a      	ldr	r2, [r3, #8]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2140      	movs	r1, #64	; 0x40
 8005f18:	438a      	bics	r2, r1
 8005f1a:	609a      	str	r2, [r3, #8]
 8005f1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f1e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f22:	f383 8810 	msr	PRIMASK, r3
}
 8005f26:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	228c      	movs	r2, #140	; 0x8c
 8005f2c:	2120      	movs	r1, #32
 8005f2e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f36:	f3ef 8310 	mrs	r3, PRIMASK
 8005f3a:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8005f3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f3e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f40:	2301      	movs	r3, #1
 8005f42:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f44:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f46:	f383 8810 	msr	PRIMASK, r3
}
 8005f4a:	46c0      	nop			; (mov r8, r8)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2110      	movs	r1, #16
 8005f58:	438a      	bics	r2, r1
 8005f5a:	601a      	str	r2, [r3, #0]
 8005f5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f5e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f62:	f383 8810 	msr	PRIMASK, r3
}
 8005f66:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2280      	movs	r2, #128	; 0x80
 8005f6c:	589b      	ldr	r3, [r3, r2]
 8005f6e:	0018      	movs	r0, r3
 8005f70:	f7fc fd08 	bl	8002984 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	225c      	movs	r2, #92	; 0x5c
 8005f7e:	5a9a      	ldrh	r2, [r3, r2]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	215e      	movs	r1, #94	; 0x5e
 8005f84:	5a5b      	ldrh	r3, [r3, r1]
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	b29a      	uxth	r2, r3
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	0011      	movs	r1, r2
 8005f90:	0018      	movs	r0, r3
 8005f92:	f000 f90d 	bl	80061b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f96:	e0ed      	b.n	8006174 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	225c      	movs	r2, #92	; 0x5c
 8005f9c:	5a99      	ldrh	r1, [r3, r2]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	225e      	movs	r2, #94	; 0x5e
 8005fa2:	5a9b      	ldrh	r3, [r3, r2]
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	208e      	movs	r0, #142	; 0x8e
 8005fa8:	183b      	adds	r3, r7, r0
 8005faa:	1a8a      	subs	r2, r1, r2
 8005fac:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	225e      	movs	r2, #94	; 0x5e
 8005fb2:	5a9b      	ldrh	r3, [r3, r2]
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d100      	bne.n	8005fbc <HAL_UART_IRQHandler+0x478>
 8005fba:	e0dd      	b.n	8006178 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005fbc:	183b      	adds	r3, r7, r0
 8005fbe:	881b      	ldrh	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d100      	bne.n	8005fc6 <HAL_UART_IRQHandler+0x482>
 8005fc4:	e0d8      	b.n	8006178 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8005fca:	60fb      	str	r3, [r7, #12]
  return(result);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fce:	2488      	movs	r4, #136	; 0x88
 8005fd0:	193a      	adds	r2, r7, r4
 8005fd2:	6013      	str	r3, [r2, #0]
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	f383 8810 	msr	PRIMASK, r3
}
 8005fde:	46c0      	nop			; (mov r8, r8)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4967      	ldr	r1, [pc, #412]	; (8006188 <HAL_UART_IRQHandler+0x644>)
 8005fec:	400a      	ands	r2, r1
 8005fee:	601a      	str	r2, [r3, #0]
 8005ff0:	193b      	adds	r3, r7, r4
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	f383 8810 	msr	PRIMASK, r3
}
 8005ffc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ffe:	f3ef 8310 	mrs	r3, PRIMASK
 8006002:	61bb      	str	r3, [r7, #24]
  return(result);
 8006004:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006006:	2484      	movs	r4, #132	; 0x84
 8006008:	193a      	adds	r2, r7, r4
 800600a:	6013      	str	r3, [r2, #0]
 800600c:	2301      	movs	r3, #1
 800600e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	f383 8810 	msr	PRIMASK, r3
}
 8006016:	46c0      	nop			; (mov r8, r8)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	689a      	ldr	r2, [r3, #8]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	495a      	ldr	r1, [pc, #360]	; (800618c <HAL_UART_IRQHandler+0x648>)
 8006024:	400a      	ands	r2, r1
 8006026:	609a      	str	r2, [r3, #8]
 8006028:	193b      	adds	r3, r7, r4
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	f383 8810 	msr	PRIMASK, r3
}
 8006034:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	228c      	movs	r2, #140	; 0x8c
 800603a:	2120      	movs	r1, #32
 800603c:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800604a:	f3ef 8310 	mrs	r3, PRIMASK
 800604e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006050:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006052:	2480      	movs	r4, #128	; 0x80
 8006054:	193a      	adds	r2, r7, r4
 8006056:	6013      	str	r3, [r2, #0]
 8006058:	2301      	movs	r3, #1
 800605a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800605c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800605e:	f383 8810 	msr	PRIMASK, r3
}
 8006062:	46c0      	nop			; (mov r8, r8)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2110      	movs	r1, #16
 8006070:	438a      	bics	r2, r1
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	193b      	adds	r3, r7, r4
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800607a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800607c:	f383 8810 	msr	PRIMASK, r3
}
 8006080:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2202      	movs	r2, #2
 8006086:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006088:	183b      	adds	r3, r7, r0
 800608a:	881a      	ldrh	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	0011      	movs	r1, r2
 8006090:	0018      	movs	r0, r3
 8006092:	f000 f88d 	bl	80061b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006096:	e06f      	b.n	8006178 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006098:	23a4      	movs	r3, #164	; 0xa4
 800609a:	18fb      	adds	r3, r7, r3
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	2380      	movs	r3, #128	; 0x80
 80060a0:	035b      	lsls	r3, r3, #13
 80060a2:	4013      	ands	r3, r2
 80060a4:	d010      	beq.n	80060c8 <HAL_UART_IRQHandler+0x584>
 80060a6:	239c      	movs	r3, #156	; 0x9c
 80060a8:	18fb      	adds	r3, r7, r3
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	2380      	movs	r3, #128	; 0x80
 80060ae:	03db      	lsls	r3, r3, #15
 80060b0:	4013      	ands	r3, r2
 80060b2:	d009      	beq.n	80060c8 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2280      	movs	r2, #128	; 0x80
 80060ba:	0352      	lsls	r2, r2, #13
 80060bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	0018      	movs	r0, r3
 80060c2:	f001 fbeb 	bl	800789c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80060c6:	e05a      	b.n	800617e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80060c8:	23a4      	movs	r3, #164	; 0xa4
 80060ca:	18fb      	adds	r3, r7, r3
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2280      	movs	r2, #128	; 0x80
 80060d0:	4013      	ands	r3, r2
 80060d2:	d016      	beq.n	8006102 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80060d4:	23a0      	movs	r3, #160	; 0xa0
 80060d6:	18fb      	adds	r3, r7, r3
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2280      	movs	r2, #128	; 0x80
 80060dc:	4013      	ands	r3, r2
 80060de:	d106      	bne.n	80060ee <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80060e0:	239c      	movs	r3, #156	; 0x9c
 80060e2:	18fb      	adds	r3, r7, r3
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	2380      	movs	r3, #128	; 0x80
 80060e8:	041b      	lsls	r3, r3, #16
 80060ea:	4013      	ands	r3, r2
 80060ec:	d009      	beq.n	8006102 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d042      	beq.n	800617c <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	0010      	movs	r0, r2
 80060fe:	4798      	blx	r3
    }
    return;
 8006100:	e03c      	b.n	800617c <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006102:	23a4      	movs	r3, #164	; 0xa4
 8006104:	18fb      	adds	r3, r7, r3
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2240      	movs	r2, #64	; 0x40
 800610a:	4013      	ands	r3, r2
 800610c:	d00a      	beq.n	8006124 <HAL_UART_IRQHandler+0x5e0>
 800610e:	23a0      	movs	r3, #160	; 0xa0
 8006110:	18fb      	adds	r3, r7, r3
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	2240      	movs	r2, #64	; 0x40
 8006116:	4013      	ands	r3, r2
 8006118:	d004      	beq.n	8006124 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	0018      	movs	r0, r3
 800611e:	f000 fe80 	bl	8006e22 <UART_EndTransmit_IT>
    return;
 8006122:	e02c      	b.n	800617e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006124:	23a4      	movs	r3, #164	; 0xa4
 8006126:	18fb      	adds	r3, r7, r3
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	2380      	movs	r3, #128	; 0x80
 800612c:	041b      	lsls	r3, r3, #16
 800612e:	4013      	ands	r3, r2
 8006130:	d00b      	beq.n	800614a <HAL_UART_IRQHandler+0x606>
 8006132:	23a0      	movs	r3, #160	; 0xa0
 8006134:	18fb      	adds	r3, r7, r3
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	2380      	movs	r3, #128	; 0x80
 800613a:	05db      	lsls	r3, r3, #23
 800613c:	4013      	ands	r3, r2
 800613e:	d004      	beq.n	800614a <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	0018      	movs	r0, r3
 8006144:	f001 fbba 	bl	80078bc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006148:	e019      	b.n	800617e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800614a:	23a4      	movs	r3, #164	; 0xa4
 800614c:	18fb      	adds	r3, r7, r3
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	2380      	movs	r3, #128	; 0x80
 8006152:	045b      	lsls	r3, r3, #17
 8006154:	4013      	ands	r3, r2
 8006156:	d012      	beq.n	800617e <HAL_UART_IRQHandler+0x63a>
 8006158:	23a0      	movs	r3, #160	; 0xa0
 800615a:	18fb      	adds	r3, r7, r3
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	da0d      	bge.n	800617e <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	0018      	movs	r0, r3
 8006166:	f001 fba1 	bl	80078ac <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800616a:	e008      	b.n	800617e <HAL_UART_IRQHandler+0x63a>
      return;
 800616c:	46c0      	nop			; (mov r8, r8)
 800616e:	e006      	b.n	800617e <HAL_UART_IRQHandler+0x63a>
    return;
 8006170:	46c0      	nop			; (mov r8, r8)
 8006172:	e004      	b.n	800617e <HAL_UART_IRQHandler+0x63a>
      return;
 8006174:	46c0      	nop			; (mov r8, r8)
 8006176:	e002      	b.n	800617e <HAL_UART_IRQHandler+0x63a>
      return;
 8006178:	46c0      	nop			; (mov r8, r8)
 800617a:	e000      	b.n	800617e <HAL_UART_IRQHandler+0x63a>
    return;
 800617c:	46c0      	nop			; (mov r8, r8)
  }
}
 800617e:	46bd      	mov	sp, r7
 8006180:	b02a      	add	sp, #168	; 0xa8
 8006182:	bdb0      	pop	{r4, r5, r7, pc}
 8006184:	fffffeff 	.word	0xfffffeff
 8006188:	fffffedf 	.word	0xfffffedf
 800618c:	effffffe 	.word	0xeffffffe

08006190 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006198:	46c0      	nop			; (mov r8, r8)
 800619a:	46bd      	mov	sp, r7
 800619c:	b002      	add	sp, #8
 800619e:	bd80      	pop	{r7, pc}

080061a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80061a8:	46c0      	nop			; (mov r8, r8)
 80061aa:	46bd      	mov	sp, r7
 80061ac:	b002      	add	sp, #8
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b082      	sub	sp, #8
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	000a      	movs	r2, r1
 80061ba:	1cbb      	adds	r3, r7, #2
 80061bc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80061be:	46c0      	nop			; (mov r8, r8)
 80061c0:	46bd      	mov	sp, r7
 80061c2:	b002      	add	sp, #8
 80061c4:	bd80      	pop	{r7, pc}
	...

080061c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061c8:	b5b0      	push	{r4, r5, r7, lr}
 80061ca:	b090      	sub	sp, #64	; 0x40
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061d0:	231a      	movs	r3, #26
 80061d2:	2220      	movs	r2, #32
 80061d4:	189b      	adds	r3, r3, r2
 80061d6:	19db      	adds	r3, r3, r7
 80061d8:	2200      	movs	r2, #0
 80061da:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061de:	689a      	ldr	r2, [r3, #8]
 80061e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	431a      	orrs	r2, r3
 80061e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ee:	69db      	ldr	r3, [r3, #28]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4aaf      	ldr	r2, [pc, #700]	; (80064b8 <UART_SetConfig+0x2f0>)
 80061fc:	4013      	ands	r3, r2
 80061fe:	0019      	movs	r1, r3
 8006200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006206:	430b      	orrs	r3, r1
 8006208:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800620a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	4aaa      	ldr	r2, [pc, #680]	; (80064bc <UART_SetConfig+0x2f4>)
 8006212:	4013      	ands	r3, r2
 8006214:	0018      	movs	r0, r3
 8006216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006218:	68d9      	ldr	r1, [r3, #12]
 800621a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	0003      	movs	r3, r0
 8006220:	430b      	orrs	r3, r1
 8006222:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006226:	699b      	ldr	r3, [r3, #24]
 8006228:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800622a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4aa4      	ldr	r2, [pc, #656]	; (80064c0 <UART_SetConfig+0x2f8>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d004      	beq.n	800623e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006236:	6a1b      	ldr	r3, [r3, #32]
 8006238:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800623a:	4313      	orrs	r3, r2
 800623c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800623e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	4a9f      	ldr	r2, [pc, #636]	; (80064c4 <UART_SetConfig+0x2fc>)
 8006246:	4013      	ands	r3, r2
 8006248:	0019      	movs	r1, r3
 800624a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006250:	430b      	orrs	r3, r1
 8006252:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625a:	220f      	movs	r2, #15
 800625c:	4393      	bics	r3, r2
 800625e:	0018      	movs	r0, r3
 8006260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006262:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	0003      	movs	r3, r0
 800626a:	430b      	orrs	r3, r1
 800626c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800626e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a95      	ldr	r2, [pc, #596]	; (80064c8 <UART_SetConfig+0x300>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d131      	bne.n	80062dc <UART_SetConfig+0x114>
 8006278:	4b94      	ldr	r3, [pc, #592]	; (80064cc <UART_SetConfig+0x304>)
 800627a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800627c:	2203      	movs	r2, #3
 800627e:	4013      	ands	r3, r2
 8006280:	2b03      	cmp	r3, #3
 8006282:	d01d      	beq.n	80062c0 <UART_SetConfig+0xf8>
 8006284:	d823      	bhi.n	80062ce <UART_SetConfig+0x106>
 8006286:	2b02      	cmp	r3, #2
 8006288:	d00c      	beq.n	80062a4 <UART_SetConfig+0xdc>
 800628a:	d820      	bhi.n	80062ce <UART_SetConfig+0x106>
 800628c:	2b00      	cmp	r3, #0
 800628e:	d002      	beq.n	8006296 <UART_SetConfig+0xce>
 8006290:	2b01      	cmp	r3, #1
 8006292:	d00e      	beq.n	80062b2 <UART_SetConfig+0xea>
 8006294:	e01b      	b.n	80062ce <UART_SetConfig+0x106>
 8006296:	231b      	movs	r3, #27
 8006298:	2220      	movs	r2, #32
 800629a:	189b      	adds	r3, r3, r2
 800629c:	19db      	adds	r3, r3, r7
 800629e:	2200      	movs	r2, #0
 80062a0:	701a      	strb	r2, [r3, #0]
 80062a2:	e0b4      	b.n	800640e <UART_SetConfig+0x246>
 80062a4:	231b      	movs	r3, #27
 80062a6:	2220      	movs	r2, #32
 80062a8:	189b      	adds	r3, r3, r2
 80062aa:	19db      	adds	r3, r3, r7
 80062ac:	2202      	movs	r2, #2
 80062ae:	701a      	strb	r2, [r3, #0]
 80062b0:	e0ad      	b.n	800640e <UART_SetConfig+0x246>
 80062b2:	231b      	movs	r3, #27
 80062b4:	2220      	movs	r2, #32
 80062b6:	189b      	adds	r3, r3, r2
 80062b8:	19db      	adds	r3, r3, r7
 80062ba:	2204      	movs	r2, #4
 80062bc:	701a      	strb	r2, [r3, #0]
 80062be:	e0a6      	b.n	800640e <UART_SetConfig+0x246>
 80062c0:	231b      	movs	r3, #27
 80062c2:	2220      	movs	r2, #32
 80062c4:	189b      	adds	r3, r3, r2
 80062c6:	19db      	adds	r3, r3, r7
 80062c8:	2208      	movs	r2, #8
 80062ca:	701a      	strb	r2, [r3, #0]
 80062cc:	e09f      	b.n	800640e <UART_SetConfig+0x246>
 80062ce:	231b      	movs	r3, #27
 80062d0:	2220      	movs	r2, #32
 80062d2:	189b      	adds	r3, r3, r2
 80062d4:	19db      	adds	r3, r3, r7
 80062d6:	2210      	movs	r2, #16
 80062d8:	701a      	strb	r2, [r3, #0]
 80062da:	e098      	b.n	800640e <UART_SetConfig+0x246>
 80062dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a7b      	ldr	r2, [pc, #492]	; (80064d0 <UART_SetConfig+0x308>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d131      	bne.n	800634a <UART_SetConfig+0x182>
 80062e6:	4b79      	ldr	r3, [pc, #484]	; (80064cc <UART_SetConfig+0x304>)
 80062e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ea:	220c      	movs	r2, #12
 80062ec:	4013      	ands	r3, r2
 80062ee:	2b0c      	cmp	r3, #12
 80062f0:	d01d      	beq.n	800632e <UART_SetConfig+0x166>
 80062f2:	d823      	bhi.n	800633c <UART_SetConfig+0x174>
 80062f4:	2b08      	cmp	r3, #8
 80062f6:	d00c      	beq.n	8006312 <UART_SetConfig+0x14a>
 80062f8:	d820      	bhi.n	800633c <UART_SetConfig+0x174>
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d002      	beq.n	8006304 <UART_SetConfig+0x13c>
 80062fe:	2b04      	cmp	r3, #4
 8006300:	d00e      	beq.n	8006320 <UART_SetConfig+0x158>
 8006302:	e01b      	b.n	800633c <UART_SetConfig+0x174>
 8006304:	231b      	movs	r3, #27
 8006306:	2220      	movs	r2, #32
 8006308:	189b      	adds	r3, r3, r2
 800630a:	19db      	adds	r3, r3, r7
 800630c:	2200      	movs	r2, #0
 800630e:	701a      	strb	r2, [r3, #0]
 8006310:	e07d      	b.n	800640e <UART_SetConfig+0x246>
 8006312:	231b      	movs	r3, #27
 8006314:	2220      	movs	r2, #32
 8006316:	189b      	adds	r3, r3, r2
 8006318:	19db      	adds	r3, r3, r7
 800631a:	2202      	movs	r2, #2
 800631c:	701a      	strb	r2, [r3, #0]
 800631e:	e076      	b.n	800640e <UART_SetConfig+0x246>
 8006320:	231b      	movs	r3, #27
 8006322:	2220      	movs	r2, #32
 8006324:	189b      	adds	r3, r3, r2
 8006326:	19db      	adds	r3, r3, r7
 8006328:	2204      	movs	r2, #4
 800632a:	701a      	strb	r2, [r3, #0]
 800632c:	e06f      	b.n	800640e <UART_SetConfig+0x246>
 800632e:	231b      	movs	r3, #27
 8006330:	2220      	movs	r2, #32
 8006332:	189b      	adds	r3, r3, r2
 8006334:	19db      	adds	r3, r3, r7
 8006336:	2208      	movs	r2, #8
 8006338:	701a      	strb	r2, [r3, #0]
 800633a:	e068      	b.n	800640e <UART_SetConfig+0x246>
 800633c:	231b      	movs	r3, #27
 800633e:	2220      	movs	r2, #32
 8006340:	189b      	adds	r3, r3, r2
 8006342:	19db      	adds	r3, r3, r7
 8006344:	2210      	movs	r2, #16
 8006346:	701a      	strb	r2, [r3, #0]
 8006348:	e061      	b.n	800640e <UART_SetConfig+0x246>
 800634a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a61      	ldr	r2, [pc, #388]	; (80064d4 <UART_SetConfig+0x30c>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d106      	bne.n	8006362 <UART_SetConfig+0x19a>
 8006354:	231b      	movs	r3, #27
 8006356:	2220      	movs	r2, #32
 8006358:	189b      	adds	r3, r3, r2
 800635a:	19db      	adds	r3, r3, r7
 800635c:	2200      	movs	r2, #0
 800635e:	701a      	strb	r2, [r3, #0]
 8006360:	e055      	b.n	800640e <UART_SetConfig+0x246>
 8006362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a5c      	ldr	r2, [pc, #368]	; (80064d8 <UART_SetConfig+0x310>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d106      	bne.n	800637a <UART_SetConfig+0x1b2>
 800636c:	231b      	movs	r3, #27
 800636e:	2220      	movs	r2, #32
 8006370:	189b      	adds	r3, r3, r2
 8006372:	19db      	adds	r3, r3, r7
 8006374:	2200      	movs	r2, #0
 8006376:	701a      	strb	r2, [r3, #0]
 8006378:	e049      	b.n	800640e <UART_SetConfig+0x246>
 800637a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a50      	ldr	r2, [pc, #320]	; (80064c0 <UART_SetConfig+0x2f8>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d13e      	bne.n	8006402 <UART_SetConfig+0x23a>
 8006384:	4b51      	ldr	r3, [pc, #324]	; (80064cc <UART_SetConfig+0x304>)
 8006386:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006388:	23c0      	movs	r3, #192	; 0xc0
 800638a:	011b      	lsls	r3, r3, #4
 800638c:	4013      	ands	r3, r2
 800638e:	22c0      	movs	r2, #192	; 0xc0
 8006390:	0112      	lsls	r2, r2, #4
 8006392:	4293      	cmp	r3, r2
 8006394:	d027      	beq.n	80063e6 <UART_SetConfig+0x21e>
 8006396:	22c0      	movs	r2, #192	; 0xc0
 8006398:	0112      	lsls	r2, r2, #4
 800639a:	4293      	cmp	r3, r2
 800639c:	d82a      	bhi.n	80063f4 <UART_SetConfig+0x22c>
 800639e:	2280      	movs	r2, #128	; 0x80
 80063a0:	0112      	lsls	r2, r2, #4
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d011      	beq.n	80063ca <UART_SetConfig+0x202>
 80063a6:	2280      	movs	r2, #128	; 0x80
 80063a8:	0112      	lsls	r2, r2, #4
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d822      	bhi.n	80063f4 <UART_SetConfig+0x22c>
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d004      	beq.n	80063bc <UART_SetConfig+0x1f4>
 80063b2:	2280      	movs	r2, #128	; 0x80
 80063b4:	00d2      	lsls	r2, r2, #3
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d00e      	beq.n	80063d8 <UART_SetConfig+0x210>
 80063ba:	e01b      	b.n	80063f4 <UART_SetConfig+0x22c>
 80063bc:	231b      	movs	r3, #27
 80063be:	2220      	movs	r2, #32
 80063c0:	189b      	adds	r3, r3, r2
 80063c2:	19db      	adds	r3, r3, r7
 80063c4:	2200      	movs	r2, #0
 80063c6:	701a      	strb	r2, [r3, #0]
 80063c8:	e021      	b.n	800640e <UART_SetConfig+0x246>
 80063ca:	231b      	movs	r3, #27
 80063cc:	2220      	movs	r2, #32
 80063ce:	189b      	adds	r3, r3, r2
 80063d0:	19db      	adds	r3, r3, r7
 80063d2:	2202      	movs	r2, #2
 80063d4:	701a      	strb	r2, [r3, #0]
 80063d6:	e01a      	b.n	800640e <UART_SetConfig+0x246>
 80063d8:	231b      	movs	r3, #27
 80063da:	2220      	movs	r2, #32
 80063dc:	189b      	adds	r3, r3, r2
 80063de:	19db      	adds	r3, r3, r7
 80063e0:	2204      	movs	r2, #4
 80063e2:	701a      	strb	r2, [r3, #0]
 80063e4:	e013      	b.n	800640e <UART_SetConfig+0x246>
 80063e6:	231b      	movs	r3, #27
 80063e8:	2220      	movs	r2, #32
 80063ea:	189b      	adds	r3, r3, r2
 80063ec:	19db      	adds	r3, r3, r7
 80063ee:	2208      	movs	r2, #8
 80063f0:	701a      	strb	r2, [r3, #0]
 80063f2:	e00c      	b.n	800640e <UART_SetConfig+0x246>
 80063f4:	231b      	movs	r3, #27
 80063f6:	2220      	movs	r2, #32
 80063f8:	189b      	adds	r3, r3, r2
 80063fa:	19db      	adds	r3, r3, r7
 80063fc:	2210      	movs	r2, #16
 80063fe:	701a      	strb	r2, [r3, #0]
 8006400:	e005      	b.n	800640e <UART_SetConfig+0x246>
 8006402:	231b      	movs	r3, #27
 8006404:	2220      	movs	r2, #32
 8006406:	189b      	adds	r3, r3, r2
 8006408:	19db      	adds	r3, r3, r7
 800640a:	2210      	movs	r2, #16
 800640c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800640e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a2b      	ldr	r2, [pc, #172]	; (80064c0 <UART_SetConfig+0x2f8>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d000      	beq.n	800641a <UART_SetConfig+0x252>
 8006418:	e0a9      	b.n	800656e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800641a:	231b      	movs	r3, #27
 800641c:	2220      	movs	r2, #32
 800641e:	189b      	adds	r3, r3, r2
 8006420:	19db      	adds	r3, r3, r7
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	2b08      	cmp	r3, #8
 8006426:	d015      	beq.n	8006454 <UART_SetConfig+0x28c>
 8006428:	dc18      	bgt.n	800645c <UART_SetConfig+0x294>
 800642a:	2b04      	cmp	r3, #4
 800642c:	d00d      	beq.n	800644a <UART_SetConfig+0x282>
 800642e:	dc15      	bgt.n	800645c <UART_SetConfig+0x294>
 8006430:	2b00      	cmp	r3, #0
 8006432:	d002      	beq.n	800643a <UART_SetConfig+0x272>
 8006434:	2b02      	cmp	r3, #2
 8006436:	d005      	beq.n	8006444 <UART_SetConfig+0x27c>
 8006438:	e010      	b.n	800645c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800643a:	f7fd fec9 	bl	80041d0 <HAL_RCC_GetPCLK1Freq>
 800643e:	0003      	movs	r3, r0
 8006440:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006442:	e014      	b.n	800646e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006444:	4b25      	ldr	r3, [pc, #148]	; (80064dc <UART_SetConfig+0x314>)
 8006446:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006448:	e011      	b.n	800646e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800644a:	f7fd fe35 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 800644e:	0003      	movs	r3, r0
 8006450:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006452:	e00c      	b.n	800646e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006454:	2380      	movs	r3, #128	; 0x80
 8006456:	021b      	lsls	r3, r3, #8
 8006458:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800645a:	e008      	b.n	800646e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800645c:	2300      	movs	r3, #0
 800645e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006460:	231a      	movs	r3, #26
 8006462:	2220      	movs	r2, #32
 8006464:	189b      	adds	r3, r3, r2
 8006466:	19db      	adds	r3, r3, r7
 8006468:	2201      	movs	r2, #1
 800646a:	701a      	strb	r2, [r3, #0]
        break;
 800646c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800646e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006470:	2b00      	cmp	r3, #0
 8006472:	d100      	bne.n	8006476 <UART_SetConfig+0x2ae>
 8006474:	e14b      	b.n	800670e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006478:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800647a:	4b19      	ldr	r3, [pc, #100]	; (80064e0 <UART_SetConfig+0x318>)
 800647c:	0052      	lsls	r2, r2, #1
 800647e:	5ad3      	ldrh	r3, [r2, r3]
 8006480:	0019      	movs	r1, r3
 8006482:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006484:	f7f9 fe5a 	bl	800013c <__udivsi3>
 8006488:	0003      	movs	r3, r0
 800648a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648e:	685a      	ldr	r2, [r3, #4]
 8006490:	0013      	movs	r3, r2
 8006492:	005b      	lsls	r3, r3, #1
 8006494:	189b      	adds	r3, r3, r2
 8006496:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006498:	429a      	cmp	r2, r3
 800649a:	d305      	bcc.n	80064a8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800649c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80064a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d91d      	bls.n	80064e4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80064a8:	231a      	movs	r3, #26
 80064aa:	2220      	movs	r2, #32
 80064ac:	189b      	adds	r3, r3, r2
 80064ae:	19db      	adds	r3, r3, r7
 80064b0:	2201      	movs	r2, #1
 80064b2:	701a      	strb	r2, [r3, #0]
 80064b4:	e12b      	b.n	800670e <UART_SetConfig+0x546>
 80064b6:	46c0      	nop			; (mov r8, r8)
 80064b8:	cfff69f3 	.word	0xcfff69f3
 80064bc:	ffffcfff 	.word	0xffffcfff
 80064c0:	40008000 	.word	0x40008000
 80064c4:	11fff4ff 	.word	0x11fff4ff
 80064c8:	40013800 	.word	0x40013800
 80064cc:	40021000 	.word	0x40021000
 80064d0:	40004400 	.word	0x40004400
 80064d4:	40004800 	.word	0x40004800
 80064d8:	40004c00 	.word	0x40004c00
 80064dc:	00f42400 	.word	0x00f42400
 80064e0:	08008bd8 	.word	0x08008bd8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064e6:	61bb      	str	r3, [r7, #24]
 80064e8:	2300      	movs	r3, #0
 80064ea:	61fb      	str	r3, [r7, #28]
 80064ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064f0:	4b92      	ldr	r3, [pc, #584]	; (800673c <UART_SetConfig+0x574>)
 80064f2:	0052      	lsls	r2, r2, #1
 80064f4:	5ad3      	ldrh	r3, [r2, r3]
 80064f6:	613b      	str	r3, [r7, #16]
 80064f8:	2300      	movs	r3, #0
 80064fa:	617b      	str	r3, [r7, #20]
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	69b8      	ldr	r0, [r7, #24]
 8006502:	69f9      	ldr	r1, [r7, #28]
 8006504:	f7f9 ff90 	bl	8000428 <__aeabi_uldivmod>
 8006508:	0002      	movs	r2, r0
 800650a:	000b      	movs	r3, r1
 800650c:	0e11      	lsrs	r1, r2, #24
 800650e:	021d      	lsls	r5, r3, #8
 8006510:	430d      	orrs	r5, r1
 8006512:	0214      	lsls	r4, r2, #8
 8006514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	085b      	lsrs	r3, r3, #1
 800651a:	60bb      	str	r3, [r7, #8]
 800651c:	2300      	movs	r3, #0
 800651e:	60fb      	str	r3, [r7, #12]
 8006520:	68b8      	ldr	r0, [r7, #8]
 8006522:	68f9      	ldr	r1, [r7, #12]
 8006524:	1900      	adds	r0, r0, r4
 8006526:	4169      	adcs	r1, r5
 8006528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	603b      	str	r3, [r7, #0]
 800652e:	2300      	movs	r3, #0
 8006530:	607b      	str	r3, [r7, #4]
 8006532:	683a      	ldr	r2, [r7, #0]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f7f9 ff77 	bl	8000428 <__aeabi_uldivmod>
 800653a:	0002      	movs	r2, r0
 800653c:	000b      	movs	r3, r1
 800653e:	0013      	movs	r3, r2
 8006540:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006542:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006544:	23c0      	movs	r3, #192	; 0xc0
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	429a      	cmp	r2, r3
 800654a:	d309      	bcc.n	8006560 <UART_SetConfig+0x398>
 800654c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800654e:	2380      	movs	r3, #128	; 0x80
 8006550:	035b      	lsls	r3, r3, #13
 8006552:	429a      	cmp	r2, r3
 8006554:	d204      	bcs.n	8006560 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8006556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800655c:	60da      	str	r2, [r3, #12]
 800655e:	e0d6      	b.n	800670e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8006560:	231a      	movs	r3, #26
 8006562:	2220      	movs	r2, #32
 8006564:	189b      	adds	r3, r3, r2
 8006566:	19db      	adds	r3, r3, r7
 8006568:	2201      	movs	r2, #1
 800656a:	701a      	strb	r2, [r3, #0]
 800656c:	e0cf      	b.n	800670e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800656e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006570:	69da      	ldr	r2, [r3, #28]
 8006572:	2380      	movs	r3, #128	; 0x80
 8006574:	021b      	lsls	r3, r3, #8
 8006576:	429a      	cmp	r2, r3
 8006578:	d000      	beq.n	800657c <UART_SetConfig+0x3b4>
 800657a:	e070      	b.n	800665e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 800657c:	231b      	movs	r3, #27
 800657e:	2220      	movs	r2, #32
 8006580:	189b      	adds	r3, r3, r2
 8006582:	19db      	adds	r3, r3, r7
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	2b08      	cmp	r3, #8
 8006588:	d015      	beq.n	80065b6 <UART_SetConfig+0x3ee>
 800658a:	dc18      	bgt.n	80065be <UART_SetConfig+0x3f6>
 800658c:	2b04      	cmp	r3, #4
 800658e:	d00d      	beq.n	80065ac <UART_SetConfig+0x3e4>
 8006590:	dc15      	bgt.n	80065be <UART_SetConfig+0x3f6>
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <UART_SetConfig+0x3d4>
 8006596:	2b02      	cmp	r3, #2
 8006598:	d005      	beq.n	80065a6 <UART_SetConfig+0x3de>
 800659a:	e010      	b.n	80065be <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800659c:	f7fd fe18 	bl	80041d0 <HAL_RCC_GetPCLK1Freq>
 80065a0:	0003      	movs	r3, r0
 80065a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80065a4:	e014      	b.n	80065d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065a6:	4b66      	ldr	r3, [pc, #408]	; (8006740 <UART_SetConfig+0x578>)
 80065a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80065aa:	e011      	b.n	80065d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065ac:	f7fd fd84 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 80065b0:	0003      	movs	r3, r0
 80065b2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80065b4:	e00c      	b.n	80065d0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065b6:	2380      	movs	r3, #128	; 0x80
 80065b8:	021b      	lsls	r3, r3, #8
 80065ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80065bc:	e008      	b.n	80065d0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80065be:	2300      	movs	r3, #0
 80065c0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80065c2:	231a      	movs	r3, #26
 80065c4:	2220      	movs	r2, #32
 80065c6:	189b      	adds	r3, r3, r2
 80065c8:	19db      	adds	r3, r3, r7
 80065ca:	2201      	movs	r2, #1
 80065cc:	701a      	strb	r2, [r3, #0]
        break;
 80065ce:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d100      	bne.n	80065d8 <UART_SetConfig+0x410>
 80065d6:	e09a      	b.n	800670e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065dc:	4b57      	ldr	r3, [pc, #348]	; (800673c <UART_SetConfig+0x574>)
 80065de:	0052      	lsls	r2, r2, #1
 80065e0:	5ad3      	ldrh	r3, [r2, r3]
 80065e2:	0019      	movs	r1, r3
 80065e4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80065e6:	f7f9 fda9 	bl	800013c <__udivsi3>
 80065ea:	0003      	movs	r3, r0
 80065ec:	005a      	lsls	r2, r3, #1
 80065ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	085b      	lsrs	r3, r3, #1
 80065f4:	18d2      	adds	r2, r2, r3
 80065f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	0019      	movs	r1, r3
 80065fc:	0010      	movs	r0, r2
 80065fe:	f7f9 fd9d 	bl	800013c <__udivsi3>
 8006602:	0003      	movs	r3, r0
 8006604:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006608:	2b0f      	cmp	r3, #15
 800660a:	d921      	bls.n	8006650 <UART_SetConfig+0x488>
 800660c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800660e:	2380      	movs	r3, #128	; 0x80
 8006610:	025b      	lsls	r3, r3, #9
 8006612:	429a      	cmp	r2, r3
 8006614:	d21c      	bcs.n	8006650 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006618:	b29a      	uxth	r2, r3
 800661a:	200e      	movs	r0, #14
 800661c:	2420      	movs	r4, #32
 800661e:	1903      	adds	r3, r0, r4
 8006620:	19db      	adds	r3, r3, r7
 8006622:	210f      	movs	r1, #15
 8006624:	438a      	bics	r2, r1
 8006626:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800662a:	085b      	lsrs	r3, r3, #1
 800662c:	b29b      	uxth	r3, r3
 800662e:	2207      	movs	r2, #7
 8006630:	4013      	ands	r3, r2
 8006632:	b299      	uxth	r1, r3
 8006634:	1903      	adds	r3, r0, r4
 8006636:	19db      	adds	r3, r3, r7
 8006638:	1902      	adds	r2, r0, r4
 800663a:	19d2      	adds	r2, r2, r7
 800663c:	8812      	ldrh	r2, [r2, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	1902      	adds	r2, r0, r4
 8006648:	19d2      	adds	r2, r2, r7
 800664a:	8812      	ldrh	r2, [r2, #0]
 800664c:	60da      	str	r2, [r3, #12]
 800664e:	e05e      	b.n	800670e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006650:	231a      	movs	r3, #26
 8006652:	2220      	movs	r2, #32
 8006654:	189b      	adds	r3, r3, r2
 8006656:	19db      	adds	r3, r3, r7
 8006658:	2201      	movs	r2, #1
 800665a:	701a      	strb	r2, [r3, #0]
 800665c:	e057      	b.n	800670e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800665e:	231b      	movs	r3, #27
 8006660:	2220      	movs	r2, #32
 8006662:	189b      	adds	r3, r3, r2
 8006664:	19db      	adds	r3, r3, r7
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	2b08      	cmp	r3, #8
 800666a:	d015      	beq.n	8006698 <UART_SetConfig+0x4d0>
 800666c:	dc18      	bgt.n	80066a0 <UART_SetConfig+0x4d8>
 800666e:	2b04      	cmp	r3, #4
 8006670:	d00d      	beq.n	800668e <UART_SetConfig+0x4c6>
 8006672:	dc15      	bgt.n	80066a0 <UART_SetConfig+0x4d8>
 8006674:	2b00      	cmp	r3, #0
 8006676:	d002      	beq.n	800667e <UART_SetConfig+0x4b6>
 8006678:	2b02      	cmp	r3, #2
 800667a:	d005      	beq.n	8006688 <UART_SetConfig+0x4c0>
 800667c:	e010      	b.n	80066a0 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800667e:	f7fd fda7 	bl	80041d0 <HAL_RCC_GetPCLK1Freq>
 8006682:	0003      	movs	r3, r0
 8006684:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006686:	e014      	b.n	80066b2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006688:	4b2d      	ldr	r3, [pc, #180]	; (8006740 <UART_SetConfig+0x578>)
 800668a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800668c:	e011      	b.n	80066b2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800668e:	f7fd fd13 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 8006692:	0003      	movs	r3, r0
 8006694:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006696:	e00c      	b.n	80066b2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006698:	2380      	movs	r3, #128	; 0x80
 800669a:	021b      	lsls	r3, r3, #8
 800669c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800669e:	e008      	b.n	80066b2 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80066a0:	2300      	movs	r3, #0
 80066a2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80066a4:	231a      	movs	r3, #26
 80066a6:	2220      	movs	r2, #32
 80066a8:	189b      	adds	r3, r3, r2
 80066aa:	19db      	adds	r3, r3, r7
 80066ac:	2201      	movs	r2, #1
 80066ae:	701a      	strb	r2, [r3, #0]
        break;
 80066b0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80066b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d02a      	beq.n	800670e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066bc:	4b1f      	ldr	r3, [pc, #124]	; (800673c <UART_SetConfig+0x574>)
 80066be:	0052      	lsls	r2, r2, #1
 80066c0:	5ad3      	ldrh	r3, [r2, r3]
 80066c2:	0019      	movs	r1, r3
 80066c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80066c6:	f7f9 fd39 	bl	800013c <__udivsi3>
 80066ca:	0003      	movs	r3, r0
 80066cc:	001a      	movs	r2, r3
 80066ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	085b      	lsrs	r3, r3, #1
 80066d4:	18d2      	adds	r2, r2, r3
 80066d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	0019      	movs	r1, r3
 80066dc:	0010      	movs	r0, r2
 80066de:	f7f9 fd2d 	bl	800013c <__udivsi3>
 80066e2:	0003      	movs	r3, r0
 80066e4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e8:	2b0f      	cmp	r3, #15
 80066ea:	d90a      	bls.n	8006702 <UART_SetConfig+0x53a>
 80066ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066ee:	2380      	movs	r3, #128	; 0x80
 80066f0:	025b      	lsls	r3, r3, #9
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d205      	bcs.n	8006702 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f8:	b29a      	uxth	r2, r3
 80066fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	60da      	str	r2, [r3, #12]
 8006700:	e005      	b.n	800670e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006702:	231a      	movs	r3, #26
 8006704:	2220      	movs	r2, #32
 8006706:	189b      	adds	r3, r3, r2
 8006708:	19db      	adds	r3, r3, r7
 800670a:	2201      	movs	r2, #1
 800670c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800670e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006710:	226a      	movs	r2, #106	; 0x6a
 8006712:	2101      	movs	r1, #1
 8006714:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006718:	2268      	movs	r2, #104	; 0x68
 800671a:	2101      	movs	r1, #1
 800671c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800671e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006720:	2200      	movs	r2, #0
 8006722:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006726:	2200      	movs	r2, #0
 8006728:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800672a:	231a      	movs	r3, #26
 800672c:	2220      	movs	r2, #32
 800672e:	189b      	adds	r3, r3, r2
 8006730:	19db      	adds	r3, r3, r7
 8006732:	781b      	ldrb	r3, [r3, #0]
}
 8006734:	0018      	movs	r0, r3
 8006736:	46bd      	mov	sp, r7
 8006738:	b010      	add	sp, #64	; 0x40
 800673a:	bdb0      	pop	{r4, r5, r7, pc}
 800673c:	08008bd8 	.word	0x08008bd8
 8006740:	00f42400 	.word	0x00f42400

08006744 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006750:	2208      	movs	r2, #8
 8006752:	4013      	ands	r3, r2
 8006754:	d00b      	beq.n	800676e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	4a4a      	ldr	r2, [pc, #296]	; (8006888 <UART_AdvFeatureConfig+0x144>)
 800675e:	4013      	ands	r3, r2
 8006760:	0019      	movs	r1, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	430a      	orrs	r2, r1
 800676c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006772:	2201      	movs	r2, #1
 8006774:	4013      	ands	r3, r2
 8006776:	d00b      	beq.n	8006790 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	4a43      	ldr	r2, [pc, #268]	; (800688c <UART_AdvFeatureConfig+0x148>)
 8006780:	4013      	ands	r3, r2
 8006782:	0019      	movs	r1, r3
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	430a      	orrs	r2, r1
 800678e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006794:	2202      	movs	r2, #2
 8006796:	4013      	ands	r3, r2
 8006798:	d00b      	beq.n	80067b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	4a3b      	ldr	r2, [pc, #236]	; (8006890 <UART_AdvFeatureConfig+0x14c>)
 80067a2:	4013      	ands	r3, r2
 80067a4:	0019      	movs	r1, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	430a      	orrs	r2, r1
 80067b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b6:	2204      	movs	r2, #4
 80067b8:	4013      	ands	r3, r2
 80067ba:	d00b      	beq.n	80067d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	4a34      	ldr	r2, [pc, #208]	; (8006894 <UART_AdvFeatureConfig+0x150>)
 80067c4:	4013      	ands	r3, r2
 80067c6:	0019      	movs	r1, r3
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	430a      	orrs	r2, r1
 80067d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067d8:	2210      	movs	r2, #16
 80067da:	4013      	ands	r3, r2
 80067dc:	d00b      	beq.n	80067f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	4a2c      	ldr	r2, [pc, #176]	; (8006898 <UART_AdvFeatureConfig+0x154>)
 80067e6:	4013      	ands	r3, r2
 80067e8:	0019      	movs	r1, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	430a      	orrs	r2, r1
 80067f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067fa:	2220      	movs	r2, #32
 80067fc:	4013      	ands	r3, r2
 80067fe:	d00b      	beq.n	8006818 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	4a25      	ldr	r2, [pc, #148]	; (800689c <UART_AdvFeatureConfig+0x158>)
 8006808:	4013      	ands	r3, r2
 800680a:	0019      	movs	r1, r3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	430a      	orrs	r2, r1
 8006816:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800681c:	2240      	movs	r2, #64	; 0x40
 800681e:	4013      	ands	r3, r2
 8006820:	d01d      	beq.n	800685e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	4a1d      	ldr	r2, [pc, #116]	; (80068a0 <UART_AdvFeatureConfig+0x15c>)
 800682a:	4013      	ands	r3, r2
 800682c:	0019      	movs	r1, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	430a      	orrs	r2, r1
 8006838:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800683e:	2380      	movs	r3, #128	; 0x80
 8006840:	035b      	lsls	r3, r3, #13
 8006842:	429a      	cmp	r2, r3
 8006844:	d10b      	bne.n	800685e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	4a15      	ldr	r2, [pc, #84]	; (80068a4 <UART_AdvFeatureConfig+0x160>)
 800684e:	4013      	ands	r3, r2
 8006850:	0019      	movs	r1, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006862:	2280      	movs	r2, #128	; 0x80
 8006864:	4013      	ands	r3, r2
 8006866:	d00b      	beq.n	8006880 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	4a0e      	ldr	r2, [pc, #56]	; (80068a8 <UART_AdvFeatureConfig+0x164>)
 8006870:	4013      	ands	r3, r2
 8006872:	0019      	movs	r1, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	430a      	orrs	r2, r1
 800687e:	605a      	str	r2, [r3, #4]
  }
}
 8006880:	46c0      	nop			; (mov r8, r8)
 8006882:	46bd      	mov	sp, r7
 8006884:	b002      	add	sp, #8
 8006886:	bd80      	pop	{r7, pc}
 8006888:	ffff7fff 	.word	0xffff7fff
 800688c:	fffdffff 	.word	0xfffdffff
 8006890:	fffeffff 	.word	0xfffeffff
 8006894:	fffbffff 	.word	0xfffbffff
 8006898:	ffffefff 	.word	0xffffefff
 800689c:	ffffdfff 	.word	0xffffdfff
 80068a0:	ffefffff 	.word	0xffefffff
 80068a4:	ff9fffff 	.word	0xff9fffff
 80068a8:	fff7ffff 	.word	0xfff7ffff

080068ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b092      	sub	sp, #72	; 0x48
 80068b0:	af02      	add	r7, sp, #8
 80068b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2290      	movs	r2, #144	; 0x90
 80068b8:	2100      	movs	r1, #0
 80068ba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80068bc:	f7fb f8ec 	bl	8001a98 <HAL_GetTick>
 80068c0:	0003      	movs	r3, r0
 80068c2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2208      	movs	r2, #8
 80068cc:	4013      	ands	r3, r2
 80068ce:	2b08      	cmp	r3, #8
 80068d0:	d12d      	bne.n	800692e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068d4:	2280      	movs	r2, #128	; 0x80
 80068d6:	0391      	lsls	r1, r2, #14
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	4a47      	ldr	r2, [pc, #284]	; (80069f8 <UART_CheckIdleState+0x14c>)
 80068dc:	9200      	str	r2, [sp, #0]
 80068de:	2200      	movs	r2, #0
 80068e0:	f000 f88e 	bl	8006a00 <UART_WaitOnFlagUntilTimeout>
 80068e4:	1e03      	subs	r3, r0, #0
 80068e6:	d022      	beq.n	800692e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068e8:	f3ef 8310 	mrs	r3, PRIMASK
 80068ec:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80068ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80068f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80068f2:	2301      	movs	r3, #1
 80068f4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f8:	f383 8810 	msr	PRIMASK, r3
}
 80068fc:	46c0      	nop			; (mov r8, r8)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2180      	movs	r1, #128	; 0x80
 800690a:	438a      	bics	r2, r1
 800690c:	601a      	str	r2, [r3, #0]
 800690e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006910:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006914:	f383 8810 	msr	PRIMASK, r3
}
 8006918:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2288      	movs	r2, #136	; 0x88
 800691e:	2120      	movs	r1, #32
 8006920:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2284      	movs	r2, #132	; 0x84
 8006926:	2100      	movs	r1, #0
 8006928:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e060      	b.n	80069f0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2204      	movs	r2, #4
 8006936:	4013      	ands	r3, r2
 8006938:	2b04      	cmp	r3, #4
 800693a:	d146      	bne.n	80069ca <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800693c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800693e:	2280      	movs	r2, #128	; 0x80
 8006940:	03d1      	lsls	r1, r2, #15
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	4a2c      	ldr	r2, [pc, #176]	; (80069f8 <UART_CheckIdleState+0x14c>)
 8006946:	9200      	str	r2, [sp, #0]
 8006948:	2200      	movs	r2, #0
 800694a:	f000 f859 	bl	8006a00 <UART_WaitOnFlagUntilTimeout>
 800694e:	1e03      	subs	r3, r0, #0
 8006950:	d03b      	beq.n	80069ca <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006952:	f3ef 8310 	mrs	r3, PRIMASK
 8006956:	60fb      	str	r3, [r7, #12]
  return(result);
 8006958:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800695a:	637b      	str	r3, [r7, #52]	; 0x34
 800695c:	2301      	movs	r3, #1
 800695e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f383 8810 	msr	PRIMASK, r3
}
 8006966:	46c0      	nop			; (mov r8, r8)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4922      	ldr	r1, [pc, #136]	; (80069fc <UART_CheckIdleState+0x150>)
 8006974:	400a      	ands	r2, r1
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800697a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	f383 8810 	msr	PRIMASK, r3
}
 8006982:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006984:	f3ef 8310 	mrs	r3, PRIMASK
 8006988:	61bb      	str	r3, [r7, #24]
  return(result);
 800698a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800698c:	633b      	str	r3, [r7, #48]	; 0x30
 800698e:	2301      	movs	r3, #1
 8006990:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	f383 8810 	msr	PRIMASK, r3
}
 8006998:	46c0      	nop			; (mov r8, r8)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	689a      	ldr	r2, [r3, #8]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2101      	movs	r1, #1
 80069a6:	438a      	bics	r2, r1
 80069a8:	609a      	str	r2, [r3, #8]
 80069aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069ae:	6a3b      	ldr	r3, [r7, #32]
 80069b0:	f383 8810 	msr	PRIMASK, r3
}
 80069b4:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	228c      	movs	r2, #140	; 0x8c
 80069ba:	2120      	movs	r1, #32
 80069bc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2284      	movs	r2, #132	; 0x84
 80069c2:	2100      	movs	r1, #0
 80069c4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e012      	b.n	80069f0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2288      	movs	r2, #136	; 0x88
 80069ce:	2120      	movs	r1, #32
 80069d0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	228c      	movs	r2, #140	; 0x8c
 80069d6:	2120      	movs	r1, #32
 80069d8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2284      	movs	r2, #132	; 0x84
 80069ea:	2100      	movs	r1, #0
 80069ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	0018      	movs	r0, r3
 80069f2:	46bd      	mov	sp, r7
 80069f4:	b010      	add	sp, #64	; 0x40
 80069f6:	bd80      	pop	{r7, pc}
 80069f8:	01ffffff 	.word	0x01ffffff
 80069fc:	fffffedf 	.word	0xfffffedf

08006a00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	603b      	str	r3, [r7, #0]
 8006a0c:	1dfb      	adds	r3, r7, #7
 8006a0e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a10:	e051      	b.n	8006ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	3301      	adds	r3, #1
 8006a16:	d04e      	beq.n	8006ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a18:	f7fb f83e 	bl	8001a98 <HAL_GetTick>
 8006a1c:	0002      	movs	r2, r0
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	69ba      	ldr	r2, [r7, #24]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d302      	bcc.n	8006a2e <UART_WaitOnFlagUntilTimeout+0x2e>
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e051      	b.n	8006ad6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2204      	movs	r2, #4
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	d03b      	beq.n	8006ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2b80      	cmp	r3, #128	; 0x80
 8006a42:	d038      	beq.n	8006ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	2b40      	cmp	r3, #64	; 0x40
 8006a48:	d035      	beq.n	8006ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	69db      	ldr	r3, [r3, #28]
 8006a50:	2208      	movs	r2, #8
 8006a52:	4013      	ands	r3, r2
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	d111      	bne.n	8006a7c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2208      	movs	r2, #8
 8006a5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	0018      	movs	r0, r3
 8006a64:	f000 f960 	bl	8006d28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2290      	movs	r2, #144	; 0x90
 8006a6c:	2108      	movs	r1, #8
 8006a6e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2284      	movs	r2, #132	; 0x84
 8006a74:	2100      	movs	r1, #0
 8006a76:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e02c      	b.n	8006ad6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	69da      	ldr	r2, [r3, #28]
 8006a82:	2380      	movs	r3, #128	; 0x80
 8006a84:	011b      	lsls	r3, r3, #4
 8006a86:	401a      	ands	r2, r3
 8006a88:	2380      	movs	r3, #128	; 0x80
 8006a8a:	011b      	lsls	r3, r3, #4
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d112      	bne.n	8006ab6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2280      	movs	r2, #128	; 0x80
 8006a96:	0112      	lsls	r2, r2, #4
 8006a98:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	0018      	movs	r0, r3
 8006a9e:	f000 f943 	bl	8006d28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2290      	movs	r2, #144	; 0x90
 8006aa6:	2120      	movs	r1, #32
 8006aa8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2284      	movs	r2, #132	; 0x84
 8006aae:	2100      	movs	r1, #0
 8006ab0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e00f      	b.n	8006ad6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	69db      	ldr	r3, [r3, #28]
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	4013      	ands	r3, r2
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	1ad3      	subs	r3, r2, r3
 8006ac4:	425a      	negs	r2, r3
 8006ac6:	4153      	adcs	r3, r2
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	001a      	movs	r2, r3
 8006acc:	1dfb      	adds	r3, r7, #7
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d09e      	beq.n	8006a12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	0018      	movs	r0, r3
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	b004      	add	sp, #16
 8006adc:	bd80      	pop	{r7, pc}
	...

08006ae0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b098      	sub	sp, #96	; 0x60
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	1dbb      	adds	r3, r7, #6
 8006aec:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	68ba      	ldr	r2, [r7, #8]
 8006af2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	1dba      	adds	r2, r7, #6
 8006af8:	215c      	movs	r1, #92	; 0x5c
 8006afa:	8812      	ldrh	r2, [r2, #0]
 8006afc:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	1dba      	adds	r2, r7, #6
 8006b02:	215e      	movs	r1, #94	; 0x5e
 8006b04:	8812      	ldrh	r2, [r2, #0]
 8006b06:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	689a      	ldr	r2, [r3, #8]
 8006b12:	2380      	movs	r3, #128	; 0x80
 8006b14:	015b      	lsls	r3, r3, #5
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d10d      	bne.n	8006b36 <UART_Start_Receive_IT+0x56>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d104      	bne.n	8006b2c <UART_Start_Receive_IT+0x4c>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2260      	movs	r2, #96	; 0x60
 8006b26:	497b      	ldr	r1, [pc, #492]	; (8006d14 <UART_Start_Receive_IT+0x234>)
 8006b28:	5299      	strh	r1, [r3, r2]
 8006b2a:	e02e      	b.n	8006b8a <UART_Start_Receive_IT+0xaa>
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2260      	movs	r2, #96	; 0x60
 8006b30:	21ff      	movs	r1, #255	; 0xff
 8006b32:	5299      	strh	r1, [r3, r2]
 8006b34:	e029      	b.n	8006b8a <UART_Start_Receive_IT+0xaa>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10d      	bne.n	8006b5a <UART_Start_Receive_IT+0x7a>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	691b      	ldr	r3, [r3, #16]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d104      	bne.n	8006b50 <UART_Start_Receive_IT+0x70>
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2260      	movs	r2, #96	; 0x60
 8006b4a:	21ff      	movs	r1, #255	; 0xff
 8006b4c:	5299      	strh	r1, [r3, r2]
 8006b4e:	e01c      	b.n	8006b8a <UART_Start_Receive_IT+0xaa>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2260      	movs	r2, #96	; 0x60
 8006b54:	217f      	movs	r1, #127	; 0x7f
 8006b56:	5299      	strh	r1, [r3, r2]
 8006b58:	e017      	b.n	8006b8a <UART_Start_Receive_IT+0xaa>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	689a      	ldr	r2, [r3, #8]
 8006b5e:	2380      	movs	r3, #128	; 0x80
 8006b60:	055b      	lsls	r3, r3, #21
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d10d      	bne.n	8006b82 <UART_Start_Receive_IT+0xa2>
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d104      	bne.n	8006b78 <UART_Start_Receive_IT+0x98>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2260      	movs	r2, #96	; 0x60
 8006b72:	217f      	movs	r1, #127	; 0x7f
 8006b74:	5299      	strh	r1, [r3, r2]
 8006b76:	e008      	b.n	8006b8a <UART_Start_Receive_IT+0xaa>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2260      	movs	r2, #96	; 0x60
 8006b7c:	213f      	movs	r1, #63	; 0x3f
 8006b7e:	5299      	strh	r1, [r3, r2]
 8006b80:	e003      	b.n	8006b8a <UART_Start_Receive_IT+0xaa>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2260      	movs	r2, #96	; 0x60
 8006b86:	2100      	movs	r1, #0
 8006b88:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2290      	movs	r2, #144	; 0x90
 8006b8e:	2100      	movs	r1, #0
 8006b90:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	228c      	movs	r2, #140	; 0x8c
 8006b96:	2122      	movs	r1, #34	; 0x22
 8006b98:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b9a:	f3ef 8310 	mrs	r3, PRIMASK
 8006b9e:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8006ba0:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ba2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ba8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006baa:	f383 8810 	msr	PRIMASK, r3
}
 8006bae:	46c0      	nop			; (mov r8, r8)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	689a      	ldr	r2, [r3, #8]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2101      	movs	r1, #1
 8006bbc:	430a      	orrs	r2, r1
 8006bbe:	609a      	str	r2, [r3, #8]
 8006bc0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006bc2:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bc6:	f383 8810 	msr	PRIMASK, r3
}
 8006bca:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006bd0:	2380      	movs	r3, #128	; 0x80
 8006bd2:	059b      	lsls	r3, r3, #22
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d150      	bne.n	8006c7a <UART_Start_Receive_IT+0x19a>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2268      	movs	r2, #104	; 0x68
 8006bdc:	5a9b      	ldrh	r3, [r3, r2]
 8006bde:	1dba      	adds	r2, r7, #6
 8006be0:	8812      	ldrh	r2, [r2, #0]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d349      	bcc.n	8006c7a <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	2380      	movs	r3, #128	; 0x80
 8006bec:	015b      	lsls	r3, r3, #5
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d107      	bne.n	8006c02 <UART_Start_Receive_IT+0x122>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d103      	bne.n	8006c02 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	4a46      	ldr	r2, [pc, #280]	; (8006d18 <UART_Start_Receive_IT+0x238>)
 8006bfe:	675a      	str	r2, [r3, #116]	; 0x74
 8006c00:	e002      	b.n	8006c08 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	4a45      	ldr	r2, [pc, #276]	; (8006d1c <UART_Start_Receive_IT+0x23c>)
 8006c06:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d019      	beq.n	8006c44 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c10:	f3ef 8310 	mrs	r3, PRIMASK
 8006c14:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c18:	65bb      	str	r3, [r7, #88]	; 0x58
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c20:	f383 8810 	msr	PRIMASK, r3
}
 8006c24:	46c0      	nop			; (mov r8, r8)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2180      	movs	r1, #128	; 0x80
 8006c32:	0049      	lsls	r1, r1, #1
 8006c34:	430a      	orrs	r2, r1
 8006c36:	601a      	str	r2, [r3, #0]
 8006c38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c3e:	f383 8810 	msr	PRIMASK, r3
}
 8006c42:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c44:	f3ef 8310 	mrs	r3, PRIMASK
 8006c48:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006c4c:	657b      	str	r3, [r7, #84]	; 0x54
 8006c4e:	2301      	movs	r3, #1
 8006c50:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c54:	f383 8810 	msr	PRIMASK, r3
}
 8006c58:	46c0      	nop			; (mov r8, r8)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689a      	ldr	r2, [r3, #8]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2180      	movs	r1, #128	; 0x80
 8006c66:	0549      	lsls	r1, r1, #21
 8006c68:	430a      	orrs	r2, r1
 8006c6a:	609a      	str	r2, [r3, #8]
 8006c6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c6e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c72:	f383 8810 	msr	PRIMASK, r3
}
 8006c76:	46c0      	nop			; (mov r8, r8)
 8006c78:	e047      	b.n	8006d0a <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	689a      	ldr	r2, [r3, #8]
 8006c7e:	2380      	movs	r3, #128	; 0x80
 8006c80:	015b      	lsls	r3, r3, #5
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d107      	bne.n	8006c96 <UART_Start_Receive_IT+0x1b6>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d103      	bne.n	8006c96 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	4a23      	ldr	r2, [pc, #140]	; (8006d20 <UART_Start_Receive_IT+0x240>)
 8006c92:	675a      	str	r2, [r3, #116]	; 0x74
 8006c94:	e002      	b.n	8006c9c <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	4a22      	ldr	r2, [pc, #136]	; (8006d24 <UART_Start_Receive_IT+0x244>)
 8006c9a:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	691b      	ldr	r3, [r3, #16]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d019      	beq.n	8006cd8 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ca4:	f3ef 8310 	mrs	r3, PRIMASK
 8006ca8:	61fb      	str	r3, [r7, #28]
  return(result);
 8006caa:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006cac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cae:	2301      	movs	r3, #1
 8006cb0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cb2:	6a3b      	ldr	r3, [r7, #32]
 8006cb4:	f383 8810 	msr	PRIMASK, r3
}
 8006cb8:	46c0      	nop			; (mov r8, r8)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2190      	movs	r1, #144	; 0x90
 8006cc6:	0049      	lsls	r1, r1, #1
 8006cc8:	430a      	orrs	r2, r1
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cce:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd2:	f383 8810 	msr	PRIMASK, r3
}
 8006cd6:	e018      	b.n	8006d0a <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cd8:	f3ef 8310 	mrs	r3, PRIMASK
 8006cdc:	613b      	str	r3, [r7, #16]
  return(result);
 8006cde:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006ce0:	653b      	str	r3, [r7, #80]	; 0x50
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	f383 8810 	msr	PRIMASK, r3
}
 8006cec:	46c0      	nop			; (mov r8, r8)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2120      	movs	r1, #32
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	601a      	str	r2, [r3, #0]
 8006cfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d00:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	f383 8810 	msr	PRIMASK, r3
}
 8006d08:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	b018      	add	sp, #96	; 0x60
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	000001ff 	.word	0x000001ff
 8006d18:	08007545 	.word	0x08007545
 8006d1c:	08007205 	.word	0x08007205
 8006d20:	08007041 	.word	0x08007041
 8006d24:	08006e7d 	.word	0x08006e7d

08006d28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b08e      	sub	sp, #56	; 0x38
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d30:	f3ef 8310 	mrs	r3, PRIMASK
 8006d34:	617b      	str	r3, [r7, #20]
  return(result);
 8006d36:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d38:	637b      	str	r3, [r7, #52]	; 0x34
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	f383 8810 	msr	PRIMASK, r3
}
 8006d44:	46c0      	nop			; (mov r8, r8)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4926      	ldr	r1, [pc, #152]	; (8006dec <UART_EndRxTransfer+0xc4>)
 8006d52:	400a      	ands	r2, r1
 8006d54:	601a      	str	r2, [r3, #0]
 8006d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	f383 8810 	msr	PRIMASK, r3
}
 8006d60:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d62:	f3ef 8310 	mrs	r3, PRIMASK
 8006d66:	623b      	str	r3, [r7, #32]
  return(result);
 8006d68:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d6a:	633b      	str	r3, [r7, #48]	; 0x30
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d72:	f383 8810 	msr	PRIMASK, r3
}
 8006d76:	46c0      	nop			; (mov r8, r8)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	689a      	ldr	r2, [r3, #8]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	491b      	ldr	r1, [pc, #108]	; (8006df0 <UART_EndRxTransfer+0xc8>)
 8006d84:	400a      	ands	r2, r1
 8006d86:	609a      	str	r2, [r3, #8]
 8006d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8e:	f383 8810 	msr	PRIMASK, r3
}
 8006d92:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d118      	bne.n	8006dce <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d9c:	f3ef 8310 	mrs	r3, PRIMASK
 8006da0:	60bb      	str	r3, [r7, #8]
  return(result);
 8006da2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006da4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006da6:	2301      	movs	r3, #1
 8006da8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f383 8810 	msr	PRIMASK, r3
}
 8006db0:	46c0      	nop			; (mov r8, r8)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2110      	movs	r1, #16
 8006dbe:	438a      	bics	r2, r1
 8006dc0:	601a      	str	r2, [r3, #0]
 8006dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dc4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	f383 8810 	msr	PRIMASK, r3
}
 8006dcc:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	228c      	movs	r2, #140	; 0x8c
 8006dd2:	2120      	movs	r1, #32
 8006dd4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006de2:	46c0      	nop			; (mov r8, r8)
 8006de4:	46bd      	mov	sp, r7
 8006de6:	b00e      	add	sp, #56	; 0x38
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	46c0      	nop			; (mov r8, r8)
 8006dec:	fffffedf 	.word	0xfffffedf
 8006df0:	effffffe 	.word	0xeffffffe

08006df4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	225e      	movs	r2, #94	; 0x5e
 8006e06:	2100      	movs	r1, #0
 8006e08:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2256      	movs	r2, #86	; 0x56
 8006e0e:	2100      	movs	r1, #0
 8006e10:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	0018      	movs	r0, r3
 8006e16:	f7ff f9c3 	bl	80061a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e1a:	46c0      	nop			; (mov r8, r8)
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	b004      	add	sp, #16
 8006e20:	bd80      	pop	{r7, pc}

08006e22 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e22:	b580      	push	{r7, lr}
 8006e24:	b086      	sub	sp, #24
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e2a:	f3ef 8310 	mrs	r3, PRIMASK
 8006e2e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006e30:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e32:	617b      	str	r3, [r7, #20]
 8006e34:	2301      	movs	r3, #1
 8006e36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f383 8810 	msr	PRIMASK, r3
}
 8006e3e:	46c0      	nop			; (mov r8, r8)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2140      	movs	r1, #64	; 0x40
 8006e4c:	438a      	bics	r2, r1
 8006e4e:	601a      	str	r2, [r3, #0]
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	f383 8810 	msr	PRIMASK, r3
}
 8006e5a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2288      	movs	r2, #136	; 0x88
 8006e60:	2120      	movs	r1, #32
 8006e62:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	0018      	movs	r0, r3
 8006e6e:	f7ff f98f 	bl	8006190 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e72:	46c0      	nop			; (mov r8, r8)
 8006e74:	46bd      	mov	sp, r7
 8006e76:	b006      	add	sp, #24
 8006e78:	bd80      	pop	{r7, pc}
	...

08006e7c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b094      	sub	sp, #80	; 0x50
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006e84:	204e      	movs	r0, #78	; 0x4e
 8006e86:	183b      	adds	r3, r7, r0
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	2160      	movs	r1, #96	; 0x60
 8006e8c:	5a52      	ldrh	r2, [r2, r1]
 8006e8e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	228c      	movs	r2, #140	; 0x8c
 8006e94:	589b      	ldr	r3, [r3, r2]
 8006e96:	2b22      	cmp	r3, #34	; 0x22
 8006e98:	d000      	beq.n	8006e9c <UART_RxISR_8BIT+0x20>
 8006e9a:	e0bf      	b.n	800701c <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ea2:	214c      	movs	r1, #76	; 0x4c
 8006ea4:	187b      	adds	r3, r7, r1
 8006ea6:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006ea8:	187b      	adds	r3, r7, r1
 8006eaa:	881b      	ldrh	r3, [r3, #0]
 8006eac:	b2da      	uxtb	r2, r3
 8006eae:	183b      	adds	r3, r7, r0
 8006eb0:	881b      	ldrh	r3, [r3, #0]
 8006eb2:	b2d9      	uxtb	r1, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eb8:	400a      	ands	r2, r1
 8006eba:	b2d2      	uxtb	r2, r2
 8006ebc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ec2:	1c5a      	adds	r2, r3, #1
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	225e      	movs	r2, #94	; 0x5e
 8006ecc:	5a9b      	ldrh	r3, [r3, r2]
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	3b01      	subs	r3, #1
 8006ed2:	b299      	uxth	r1, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	225e      	movs	r2, #94	; 0x5e
 8006ed8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	225e      	movs	r2, #94	; 0x5e
 8006ede:	5a9b      	ldrh	r3, [r3, r2]
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d000      	beq.n	8006ee8 <UART_RxISR_8BIT+0x6c>
 8006ee6:	e0a1      	b.n	800702c <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ee8:	f3ef 8310 	mrs	r3, PRIMASK
 8006eec:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ef0:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ef8:	f383 8810 	msr	PRIMASK, r3
}
 8006efc:	46c0      	nop			; (mov r8, r8)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	494a      	ldr	r1, [pc, #296]	; (8007034 <UART_RxISR_8BIT+0x1b8>)
 8006f0a:	400a      	ands	r2, r1
 8006f0c:	601a      	str	r2, [r3, #0]
 8006f0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f14:	f383 8810 	msr	PRIMASK, r3
}
 8006f18:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f1a:	f3ef 8310 	mrs	r3, PRIMASK
 8006f1e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f22:	647b      	str	r3, [r7, #68]	; 0x44
 8006f24:	2301      	movs	r3, #1
 8006f26:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f2a:	f383 8810 	msr	PRIMASK, r3
}
 8006f2e:	46c0      	nop			; (mov r8, r8)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	689a      	ldr	r2, [r3, #8]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2101      	movs	r1, #1
 8006f3c:	438a      	bics	r2, r1
 8006f3e:	609a      	str	r2, [r3, #8]
 8006f40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f42:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f46:	f383 8810 	msr	PRIMASK, r3
}
 8006f4a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	228c      	movs	r2, #140	; 0x8c
 8006f50:	2120      	movs	r1, #32
 8006f52:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a34      	ldr	r2, [pc, #208]	; (8007038 <UART_RxISR_8BIT+0x1bc>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d01f      	beq.n	8006faa <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	685a      	ldr	r2, [r3, #4]
 8006f70:	2380      	movs	r3, #128	; 0x80
 8006f72:	041b      	lsls	r3, r3, #16
 8006f74:	4013      	ands	r3, r2
 8006f76:	d018      	beq.n	8006faa <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f78:	f3ef 8310 	mrs	r3, PRIMASK
 8006f7c:	61bb      	str	r3, [r7, #24]
  return(result);
 8006f7e:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f80:	643b      	str	r3, [r7, #64]	; 0x40
 8006f82:	2301      	movs	r3, #1
 8006f84:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	f383 8810 	msr	PRIMASK, r3
}
 8006f8c:	46c0      	nop			; (mov r8, r8)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4928      	ldr	r1, [pc, #160]	; (800703c <UART_RxISR_8BIT+0x1c0>)
 8006f9a:	400a      	ands	r2, r1
 8006f9c:	601a      	str	r2, [r3, #0]
 8006f9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fa0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fa2:	6a3b      	ldr	r3, [r7, #32]
 8006fa4:	f383 8810 	msr	PRIMASK, r3
}
 8006fa8:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d12f      	bne.n	8007012 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8006fbc:	60fb      	str	r3, [r7, #12]
  return(result);
 8006fbe:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	f383 8810 	msr	PRIMASK, r3
}
 8006fcc:	46c0      	nop			; (mov r8, r8)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2110      	movs	r1, #16
 8006fda:	438a      	bics	r2, r1
 8006fdc:	601a      	str	r2, [r3, #0]
 8006fde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fe0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	f383 8810 	msr	PRIMASK, r3
}
 8006fe8:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	69db      	ldr	r3, [r3, #28]
 8006ff0:	2210      	movs	r2, #16
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	2b10      	cmp	r3, #16
 8006ff6:	d103      	bne.n	8007000 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2210      	movs	r2, #16
 8006ffe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	225c      	movs	r2, #92	; 0x5c
 8007004:	5a9a      	ldrh	r2, [r3, r2]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	0011      	movs	r1, r2
 800700a:	0018      	movs	r0, r3
 800700c:	f7ff f8d0 	bl	80061b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007010:	e00c      	b.n	800702c <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	0018      	movs	r0, r3
 8007016:	f7fa f96d 	bl	80012f4 <HAL_UART_RxCpltCallback>
}
 800701a:	e007      	b.n	800702c <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	699a      	ldr	r2, [r3, #24]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2108      	movs	r1, #8
 8007028:	430a      	orrs	r2, r1
 800702a:	619a      	str	r2, [r3, #24]
}
 800702c:	46c0      	nop			; (mov r8, r8)
 800702e:	46bd      	mov	sp, r7
 8007030:	b014      	add	sp, #80	; 0x50
 8007032:	bd80      	pop	{r7, pc}
 8007034:	fffffedf 	.word	0xfffffedf
 8007038:	40008000 	.word	0x40008000
 800703c:	fbffffff 	.word	0xfbffffff

08007040 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b094      	sub	sp, #80	; 0x50
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007048:	204e      	movs	r0, #78	; 0x4e
 800704a:	183b      	adds	r3, r7, r0
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	2160      	movs	r1, #96	; 0x60
 8007050:	5a52      	ldrh	r2, [r2, r1]
 8007052:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	228c      	movs	r2, #140	; 0x8c
 8007058:	589b      	ldr	r3, [r3, r2]
 800705a:	2b22      	cmp	r3, #34	; 0x22
 800705c:	d000      	beq.n	8007060 <UART_RxISR_16BIT+0x20>
 800705e:	e0bf      	b.n	80071e0 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007066:	214c      	movs	r1, #76	; 0x4c
 8007068:	187b      	adds	r3, r7, r1
 800706a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007070:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8007072:	187b      	adds	r3, r7, r1
 8007074:	183a      	adds	r2, r7, r0
 8007076:	881b      	ldrh	r3, [r3, #0]
 8007078:	8812      	ldrh	r2, [r2, #0]
 800707a:	4013      	ands	r3, r2
 800707c:	b29a      	uxth	r2, r3
 800707e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007080:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007086:	1c9a      	adds	r2, r3, #2
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	225e      	movs	r2, #94	; 0x5e
 8007090:	5a9b      	ldrh	r3, [r3, r2]
 8007092:	b29b      	uxth	r3, r3
 8007094:	3b01      	subs	r3, #1
 8007096:	b299      	uxth	r1, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	225e      	movs	r2, #94	; 0x5e
 800709c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	225e      	movs	r2, #94	; 0x5e
 80070a2:	5a9b      	ldrh	r3, [r3, r2]
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d000      	beq.n	80070ac <UART_RxISR_16BIT+0x6c>
 80070aa:	e0a1      	b.n	80071f0 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070ac:	f3ef 8310 	mrs	r3, PRIMASK
 80070b0:	623b      	str	r3, [r7, #32]
  return(result);
 80070b2:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070b4:	647b      	str	r3, [r7, #68]	; 0x44
 80070b6:	2301      	movs	r3, #1
 80070b8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070bc:	f383 8810 	msr	PRIMASK, r3
}
 80070c0:	46c0      	nop			; (mov r8, r8)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	494a      	ldr	r1, [pc, #296]	; (80071f8 <UART_RxISR_16BIT+0x1b8>)
 80070ce:	400a      	ands	r2, r1
 80070d0:	601a      	str	r2, [r3, #0]
 80070d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070d4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d8:	f383 8810 	msr	PRIMASK, r3
}
 80070dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070de:	f3ef 8310 	mrs	r3, PRIMASK
 80070e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80070e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e6:	643b      	str	r3, [r7, #64]	; 0x40
 80070e8:	2301      	movs	r3, #1
 80070ea:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ee:	f383 8810 	msr	PRIMASK, r3
}
 80070f2:	46c0      	nop			; (mov r8, r8)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689a      	ldr	r2, [r3, #8]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2101      	movs	r1, #1
 8007100:	438a      	bics	r2, r1
 8007102:	609a      	str	r2, [r3, #8]
 8007104:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007106:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800710a:	f383 8810 	msr	PRIMASK, r3
}
 800710e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	228c      	movs	r2, #140	; 0x8c
 8007114:	2120      	movs	r1, #32
 8007116:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a34      	ldr	r2, [pc, #208]	; (80071fc <UART_RxISR_16BIT+0x1bc>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d01f      	beq.n	800716e <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	685a      	ldr	r2, [r3, #4]
 8007134:	2380      	movs	r3, #128	; 0x80
 8007136:	041b      	lsls	r3, r3, #16
 8007138:	4013      	ands	r3, r2
 800713a:	d018      	beq.n	800716e <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800713c:	f3ef 8310 	mrs	r3, PRIMASK
 8007140:	617b      	str	r3, [r7, #20]
  return(result);
 8007142:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007144:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007146:	2301      	movs	r3, #1
 8007148:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	f383 8810 	msr	PRIMASK, r3
}
 8007150:	46c0      	nop			; (mov r8, r8)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4928      	ldr	r1, [pc, #160]	; (8007200 <UART_RxISR_16BIT+0x1c0>)
 800715e:	400a      	ands	r2, r1
 8007160:	601a      	str	r2, [r3, #0]
 8007162:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007164:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	f383 8810 	msr	PRIMASK, r3
}
 800716c:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007172:	2b01      	cmp	r3, #1
 8007174:	d12f      	bne.n	80071d6 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800717c:	f3ef 8310 	mrs	r3, PRIMASK
 8007180:	60bb      	str	r3, [r7, #8]
  return(result);
 8007182:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007184:	63bb      	str	r3, [r7, #56]	; 0x38
 8007186:	2301      	movs	r3, #1
 8007188:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f383 8810 	msr	PRIMASK, r3
}
 8007190:	46c0      	nop			; (mov r8, r8)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2110      	movs	r1, #16
 800719e:	438a      	bics	r2, r1
 80071a0:	601a      	str	r2, [r3, #0]
 80071a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	f383 8810 	msr	PRIMASK, r3
}
 80071ac:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	69db      	ldr	r3, [r3, #28]
 80071b4:	2210      	movs	r2, #16
 80071b6:	4013      	ands	r3, r2
 80071b8:	2b10      	cmp	r3, #16
 80071ba:	d103      	bne.n	80071c4 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2210      	movs	r2, #16
 80071c2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	225c      	movs	r2, #92	; 0x5c
 80071c8:	5a9a      	ldrh	r2, [r3, r2]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	0011      	movs	r1, r2
 80071ce:	0018      	movs	r0, r3
 80071d0:	f7fe ffee 	bl	80061b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80071d4:	e00c      	b.n	80071f0 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	0018      	movs	r0, r3
 80071da:	f7fa f88b 	bl	80012f4 <HAL_UART_RxCpltCallback>
}
 80071de:	e007      	b.n	80071f0 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	699a      	ldr	r2, [r3, #24]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2108      	movs	r1, #8
 80071ec:	430a      	orrs	r2, r1
 80071ee:	619a      	str	r2, [r3, #24]
}
 80071f0:	46c0      	nop			; (mov r8, r8)
 80071f2:	46bd      	mov	sp, r7
 80071f4:	b014      	add	sp, #80	; 0x50
 80071f6:	bd80      	pop	{r7, pc}
 80071f8:	fffffedf 	.word	0xfffffedf
 80071fc:	40008000 	.word	0x40008000
 8007200:	fbffffff 	.word	0xfbffffff

08007204 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b0a0      	sub	sp, #128	; 0x80
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800720c:	237a      	movs	r3, #122	; 0x7a
 800720e:	18fb      	adds	r3, r7, r3
 8007210:	687a      	ldr	r2, [r7, #4]
 8007212:	2160      	movs	r1, #96	; 0x60
 8007214:	5a52      	ldrh	r2, [r2, r1]
 8007216:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	69db      	ldr	r3, [r3, #28]
 800721e:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	673b      	str	r3, [r7, #112]	; 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	228c      	movs	r2, #140	; 0x8c
 8007234:	589b      	ldr	r3, [r3, r2]
 8007236:	2b22      	cmp	r3, #34	; 0x22
 8007238:	d000      	beq.n	800723c <UART_RxISR_8BIT_FIFOEN+0x38>
 800723a:	e16a      	b.n	8007512 <UART_RxISR_8BIT_FIFOEN+0x30e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800723c:	236e      	movs	r3, #110	; 0x6e
 800723e:	18fb      	adds	r3, r7, r3
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	2168      	movs	r1, #104	; 0x68
 8007244:	5a52      	ldrh	r2, [r2, r1]
 8007246:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007248:	e111      	b.n	800746e <UART_RxISR_8BIT_FIFOEN+0x26a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007250:	216c      	movs	r1, #108	; 0x6c
 8007252:	187b      	adds	r3, r7, r1
 8007254:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007256:	187b      	adds	r3, r7, r1
 8007258:	881b      	ldrh	r3, [r3, #0]
 800725a:	b2da      	uxtb	r2, r3
 800725c:	237a      	movs	r3, #122	; 0x7a
 800725e:	18fb      	adds	r3, r7, r3
 8007260:	881b      	ldrh	r3, [r3, #0]
 8007262:	b2d9      	uxtb	r1, r3
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007268:	400a      	ands	r2, r1
 800726a:	b2d2      	uxtb	r2, r2
 800726c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007272:	1c5a      	adds	r2, r3, #1
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	225e      	movs	r2, #94	; 0x5e
 800727c:	5a9b      	ldrh	r3, [r3, r2]
 800727e:	b29b      	uxth	r3, r3
 8007280:	3b01      	subs	r3, #1
 8007282:	b299      	uxth	r1, r3
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	225e      	movs	r2, #94	; 0x5e
 8007288:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	69db      	ldr	r3, [r3, #28]
 8007290:	67fb      	str	r3, [r7, #124]	; 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007292:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007294:	2207      	movs	r2, #7
 8007296:	4013      	ands	r3, r2
 8007298:	d049      	beq.n	800732e <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800729a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800729c:	2201      	movs	r2, #1
 800729e:	4013      	ands	r3, r2
 80072a0:	d010      	beq.n	80072c4 <UART_RxISR_8BIT_FIFOEN+0xc0>
 80072a2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80072a4:	2380      	movs	r3, #128	; 0x80
 80072a6:	005b      	lsls	r3, r3, #1
 80072a8:	4013      	ands	r3, r2
 80072aa:	d00b      	beq.n	80072c4 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2201      	movs	r2, #1
 80072b2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2290      	movs	r2, #144	; 0x90
 80072b8:	589b      	ldr	r3, [r3, r2]
 80072ba:	2201      	movs	r2, #1
 80072bc:	431a      	orrs	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2190      	movs	r1, #144	; 0x90
 80072c2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80072c6:	2202      	movs	r2, #2
 80072c8:	4013      	ands	r3, r2
 80072ca:	d00f      	beq.n	80072ec <UART_RxISR_8BIT_FIFOEN+0xe8>
 80072cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072ce:	2201      	movs	r2, #1
 80072d0:	4013      	ands	r3, r2
 80072d2:	d00b      	beq.n	80072ec <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2202      	movs	r2, #2
 80072da:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2290      	movs	r2, #144	; 0x90
 80072e0:	589b      	ldr	r3, [r3, r2]
 80072e2:	2204      	movs	r2, #4
 80072e4:	431a      	orrs	r2, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2190      	movs	r1, #144	; 0x90
 80072ea:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072ec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80072ee:	2204      	movs	r2, #4
 80072f0:	4013      	ands	r3, r2
 80072f2:	d00f      	beq.n	8007314 <UART_RxISR_8BIT_FIFOEN+0x110>
 80072f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072f6:	2201      	movs	r2, #1
 80072f8:	4013      	ands	r3, r2
 80072fa:	d00b      	beq.n	8007314 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2204      	movs	r2, #4
 8007302:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2290      	movs	r2, #144	; 0x90
 8007308:	589b      	ldr	r3, [r3, r2]
 800730a:	2202      	movs	r2, #2
 800730c:	431a      	orrs	r2, r3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2190      	movs	r1, #144	; 0x90
 8007312:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2290      	movs	r2, #144	; 0x90
 8007318:	589b      	ldr	r3, [r3, r2]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d007      	beq.n	800732e <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	0018      	movs	r0, r3
 8007322:	f7fe ff3d 	bl	80061a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2290      	movs	r2, #144	; 0x90
 800732a:	2100      	movs	r1, #0
 800732c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	225e      	movs	r2, #94	; 0x5e
 8007332:	5a9b      	ldrh	r3, [r3, r2]
 8007334:	b29b      	uxth	r3, r3
 8007336:	2b00      	cmp	r3, #0
 8007338:	d000      	beq.n	800733c <UART_RxISR_8BIT_FIFOEN+0x138>
 800733a:	e098      	b.n	800746e <UART_RxISR_8BIT_FIFOEN+0x26a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800733c:	f3ef 8310 	mrs	r3, PRIMASK
 8007340:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8007342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007344:	66bb      	str	r3, [r7, #104]	; 0x68
 8007346:	2301      	movs	r3, #1
 8007348:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800734a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800734c:	f383 8810 	msr	PRIMASK, r3
}
 8007350:	46c0      	nop			; (mov r8, r8)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4973      	ldr	r1, [pc, #460]	; (800752c <UART_RxISR_8BIT_FIFOEN+0x328>)
 800735e:	400a      	ands	r2, r1
 8007360:	601a      	str	r2, [r3, #0]
 8007362:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007364:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007368:	f383 8810 	msr	PRIMASK, r3
}
 800736c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800736e:	f3ef 8310 	mrs	r3, PRIMASK
 8007372:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 8007374:	6c7b      	ldr	r3, [r7, #68]	; 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007376:	667b      	str	r3, [r7, #100]	; 0x64
 8007378:	2301      	movs	r3, #1
 800737a:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800737c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800737e:	f383 8810 	msr	PRIMASK, r3
}
 8007382:	46c0      	nop			; (mov r8, r8)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	689a      	ldr	r2, [r3, #8]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4968      	ldr	r1, [pc, #416]	; (8007530 <UART_RxISR_8BIT_FIFOEN+0x32c>)
 8007390:	400a      	ands	r2, r1
 8007392:	609a      	str	r2, [r3, #8]
 8007394:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007396:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800739a:	f383 8810 	msr	PRIMASK, r3
}
 800739e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	228c      	movs	r2, #140	; 0x8c
 80073a4:	2120      	movs	r1, #32
 80073a6:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2200      	movs	r2, #0
 80073ac:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a5e      	ldr	r2, [pc, #376]	; (8007534 <UART_RxISR_8BIT_FIFOEN+0x330>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d01f      	beq.n	80073fe <UART_RxISR_8BIT_FIFOEN+0x1fa>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	2380      	movs	r3, #128	; 0x80
 80073c6:	041b      	lsls	r3, r3, #16
 80073c8:	4013      	ands	r3, r2
 80073ca:	d018      	beq.n	80073fe <UART_RxISR_8BIT_FIFOEN+0x1fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073cc:	f3ef 8310 	mrs	r3, PRIMASK
 80073d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80073d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80073d4:	663b      	str	r3, [r7, #96]	; 0x60
 80073d6:	2301      	movs	r3, #1
 80073d8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073dc:	f383 8810 	msr	PRIMASK, r3
}
 80073e0:	46c0      	nop			; (mov r8, r8)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4952      	ldr	r1, [pc, #328]	; (8007538 <UART_RxISR_8BIT_FIFOEN+0x334>)
 80073ee:	400a      	ands	r2, r1
 80073f0:	601a      	str	r2, [r3, #0]
 80073f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80073f4:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f8:	f383 8810 	msr	PRIMASK, r3
}
 80073fc:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007402:	2b01      	cmp	r3, #1
 8007404:	d12f      	bne.n	8007466 <UART_RxISR_8BIT_FIFOEN+0x262>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800740c:	f3ef 8310 	mrs	r3, PRIMASK
 8007410:	623b      	str	r3, [r7, #32]
  return(result);
 8007412:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007414:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007416:	2301      	movs	r3, #1
 8007418:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800741a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741c:	f383 8810 	msr	PRIMASK, r3
}
 8007420:	46c0      	nop			; (mov r8, r8)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2110      	movs	r1, #16
 800742e:	438a      	bics	r2, r1
 8007430:	601a      	str	r2, [r3, #0]
 8007432:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007434:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007438:	f383 8810 	msr	PRIMASK, r3
}
 800743c:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	69db      	ldr	r3, [r3, #28]
 8007444:	2210      	movs	r2, #16
 8007446:	4013      	ands	r3, r2
 8007448:	2b10      	cmp	r3, #16
 800744a:	d103      	bne.n	8007454 <UART_RxISR_8BIT_FIFOEN+0x250>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2210      	movs	r2, #16
 8007452:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	225c      	movs	r2, #92	; 0x5c
 8007458:	5a9a      	ldrh	r2, [r3, r2]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	0011      	movs	r1, r2
 800745e:	0018      	movs	r0, r3
 8007460:	f7fe fea6 	bl	80061b0 <HAL_UARTEx_RxEventCallback>
 8007464:	e003      	b.n	800746e <UART_RxISR_8BIT_FIFOEN+0x26a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	0018      	movs	r0, r3
 800746a:	f7f9 ff43 	bl	80012f4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800746e:	236e      	movs	r3, #110	; 0x6e
 8007470:	18fb      	adds	r3, r7, r3
 8007472:	881b      	ldrh	r3, [r3, #0]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d004      	beq.n	8007482 <UART_RxISR_8BIT_FIFOEN+0x27e>
 8007478:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800747a:	2220      	movs	r2, #32
 800747c:	4013      	ands	r3, r2
 800747e:	d000      	beq.n	8007482 <UART_RxISR_8BIT_FIFOEN+0x27e>
 8007480:	e6e3      	b.n	800724a <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007482:	205a      	movs	r0, #90	; 0x5a
 8007484:	183b      	adds	r3, r7, r0
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	215e      	movs	r1, #94	; 0x5e
 800748a:	5a52      	ldrh	r2, [r2, r1]
 800748c:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800748e:	0001      	movs	r1, r0
 8007490:	187b      	adds	r3, r7, r1
 8007492:	881b      	ldrh	r3, [r3, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d044      	beq.n	8007522 <UART_RxISR_8BIT_FIFOEN+0x31e>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2268      	movs	r2, #104	; 0x68
 800749c:	5a9b      	ldrh	r3, [r3, r2]
 800749e:	187a      	adds	r2, r7, r1
 80074a0:	8812      	ldrh	r2, [r2, #0]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d23d      	bcs.n	8007522 <UART_RxISR_8BIT_FIFOEN+0x31e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074a6:	f3ef 8310 	mrs	r3, PRIMASK
 80074aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80074ac:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80074ae:	657b      	str	r3, [r7, #84]	; 0x54
 80074b0:	2301      	movs	r3, #1
 80074b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f383 8810 	msr	PRIMASK, r3
}
 80074ba:	46c0      	nop			; (mov r8, r8)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	689a      	ldr	r2, [r3, #8]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	491d      	ldr	r1, [pc, #116]	; (800753c <UART_RxISR_8BIT_FIFOEN+0x338>)
 80074c8:	400a      	ands	r2, r1
 80074ca:	609a      	str	r2, [r3, #8]
 80074cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	f383 8810 	msr	PRIMASK, r3
}
 80074d6:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a19      	ldr	r2, [pc, #100]	; (8007540 <UART_RxISR_8BIT_FIFOEN+0x33c>)
 80074dc:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074de:	f3ef 8310 	mrs	r3, PRIMASK
 80074e2:	617b      	str	r3, [r7, #20]
  return(result);
 80074e4:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80074e6:	653b      	str	r3, [r7, #80]	; 0x50
 80074e8:	2301      	movs	r3, #1
 80074ea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	f383 8810 	msr	PRIMASK, r3
}
 80074f2:	46c0      	nop			; (mov r8, r8)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2120      	movs	r1, #32
 8007500:	430a      	orrs	r2, r1
 8007502:	601a      	str	r2, [r3, #0]
 8007504:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007506:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	f383 8810 	msr	PRIMASK, r3
}
 800750e:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007510:	e007      	b.n	8007522 <UART_RxISR_8BIT_FIFOEN+0x31e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	699a      	ldr	r2, [r3, #24]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2108      	movs	r1, #8
 800751e:	430a      	orrs	r2, r1
 8007520:	619a      	str	r2, [r3, #24]
}
 8007522:	46c0      	nop			; (mov r8, r8)
 8007524:	46bd      	mov	sp, r7
 8007526:	b020      	add	sp, #128	; 0x80
 8007528:	bd80      	pop	{r7, pc}
 800752a:	46c0      	nop			; (mov r8, r8)
 800752c:	fffffeff 	.word	0xfffffeff
 8007530:	effffffe 	.word	0xeffffffe
 8007534:	40008000 	.word	0x40008000
 8007538:	fbffffff 	.word	0xfbffffff
 800753c:	efffffff 	.word	0xefffffff
 8007540:	08006e7d 	.word	0x08006e7d

08007544 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b0a2      	sub	sp, #136	; 0x88
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800754c:	2382      	movs	r3, #130	; 0x82
 800754e:	18fb      	adds	r3, r7, r3
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	2160      	movs	r1, #96	; 0x60
 8007554:	5a52      	ldrh	r2, [r2, r1]
 8007556:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	69db      	ldr	r3, [r3, #28]
 800755e:	2284      	movs	r2, #132	; 0x84
 8007560:	18ba      	adds	r2, r7, r2
 8007562:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	228c      	movs	r2, #140	; 0x8c
 8007578:	589b      	ldr	r3, [r3, r2]
 800757a:	2b22      	cmp	r3, #34	; 0x22
 800757c:	d000      	beq.n	8007580 <UART_RxISR_16BIT_FIFOEN+0x3c>
 800757e:	e174      	b.n	800786a <UART_RxISR_16BIT_FIFOEN+0x326>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007580:	2376      	movs	r3, #118	; 0x76
 8007582:	18fb      	adds	r3, r7, r3
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	2168      	movs	r1, #104	; 0x68
 8007588:	5a52      	ldrh	r2, [r2, r1]
 800758a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800758c:	e119      	b.n	80077c2 <UART_RxISR_16BIT_FIFOEN+0x27e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007594:	2174      	movs	r1, #116	; 0x74
 8007596:	187b      	adds	r3, r7, r1
 8007598:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800759e:	673b      	str	r3, [r7, #112]	; 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 80075a0:	187b      	adds	r3, r7, r1
 80075a2:	2282      	movs	r2, #130	; 0x82
 80075a4:	18ba      	adds	r2, r7, r2
 80075a6:	881b      	ldrh	r3, [r3, #0]
 80075a8:	8812      	ldrh	r2, [r2, #0]
 80075aa:	4013      	ands	r3, r2
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80075b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075b6:	1c9a      	adds	r2, r3, #2
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	225e      	movs	r2, #94	; 0x5e
 80075c0:	5a9b      	ldrh	r3, [r3, r2]
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	3b01      	subs	r3, #1
 80075c6:	b299      	uxth	r1, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	225e      	movs	r2, #94	; 0x5e
 80075cc:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	69db      	ldr	r3, [r3, #28]
 80075d4:	2184      	movs	r1, #132	; 0x84
 80075d6:	187a      	adds	r2, r7, r1
 80075d8:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80075da:	187b      	adds	r3, r7, r1
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2207      	movs	r2, #7
 80075e0:	4013      	ands	r3, r2
 80075e2:	d04e      	beq.n	8007682 <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80075e4:	187b      	adds	r3, r7, r1
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2201      	movs	r2, #1
 80075ea:	4013      	ands	r3, r2
 80075ec:	d010      	beq.n	8007610 <UART_RxISR_16BIT_FIFOEN+0xcc>
 80075ee:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80075f0:	2380      	movs	r3, #128	; 0x80
 80075f2:	005b      	lsls	r3, r3, #1
 80075f4:	4013      	ands	r3, r2
 80075f6:	d00b      	beq.n	8007610 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	2201      	movs	r2, #1
 80075fe:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2290      	movs	r2, #144	; 0x90
 8007604:	589b      	ldr	r3, [r3, r2]
 8007606:	2201      	movs	r2, #1
 8007608:	431a      	orrs	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2190      	movs	r1, #144	; 0x90
 800760e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007610:	2384      	movs	r3, #132	; 0x84
 8007612:	18fb      	adds	r3, r7, r3
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	2202      	movs	r2, #2
 8007618:	4013      	ands	r3, r2
 800761a:	d00f      	beq.n	800763c <UART_RxISR_16BIT_FIFOEN+0xf8>
 800761c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800761e:	2201      	movs	r2, #1
 8007620:	4013      	ands	r3, r2
 8007622:	d00b      	beq.n	800763c <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2202      	movs	r2, #2
 800762a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2290      	movs	r2, #144	; 0x90
 8007630:	589b      	ldr	r3, [r3, r2]
 8007632:	2204      	movs	r2, #4
 8007634:	431a      	orrs	r2, r3
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2190      	movs	r1, #144	; 0x90
 800763a:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800763c:	2384      	movs	r3, #132	; 0x84
 800763e:	18fb      	adds	r3, r7, r3
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2204      	movs	r2, #4
 8007644:	4013      	ands	r3, r2
 8007646:	d00f      	beq.n	8007668 <UART_RxISR_16BIT_FIFOEN+0x124>
 8007648:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800764a:	2201      	movs	r2, #1
 800764c:	4013      	ands	r3, r2
 800764e:	d00b      	beq.n	8007668 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2204      	movs	r2, #4
 8007656:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2290      	movs	r2, #144	; 0x90
 800765c:	589b      	ldr	r3, [r3, r2]
 800765e:	2202      	movs	r2, #2
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2190      	movs	r1, #144	; 0x90
 8007666:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2290      	movs	r2, #144	; 0x90
 800766c:	589b      	ldr	r3, [r3, r2]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d007      	beq.n	8007682 <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	0018      	movs	r0, r3
 8007676:	f7fe fd93 	bl	80061a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2290      	movs	r2, #144	; 0x90
 800767e:	2100      	movs	r1, #0
 8007680:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	225e      	movs	r2, #94	; 0x5e
 8007686:	5a9b      	ldrh	r3, [r3, r2]
 8007688:	b29b      	uxth	r3, r3
 800768a:	2b00      	cmp	r3, #0
 800768c:	d000      	beq.n	8007690 <UART_RxISR_16BIT_FIFOEN+0x14c>
 800768e:	e098      	b.n	80077c2 <UART_RxISR_16BIT_FIFOEN+0x27e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007690:	f3ef 8310 	mrs	r3, PRIMASK
 8007694:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007696:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007698:	66fb      	str	r3, [r7, #108]	; 0x6c
 800769a:	2301      	movs	r3, #1
 800769c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800769e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076a0:	f383 8810 	msr	PRIMASK, r3
}
 80076a4:	46c0      	nop			; (mov r8, r8)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4974      	ldr	r1, [pc, #464]	; (8007884 <UART_RxISR_16BIT_FIFOEN+0x340>)
 80076b2:	400a      	ands	r2, r1
 80076b4:	601a      	str	r2, [r3, #0]
 80076b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076b8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076bc:	f383 8810 	msr	PRIMASK, r3
}
 80076c0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076c2:	f3ef 8310 	mrs	r3, PRIMASK
 80076c6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80076c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80076cc:	2301      	movs	r3, #1
 80076ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076d2:	f383 8810 	msr	PRIMASK, r3
}
 80076d6:	46c0      	nop			; (mov r8, r8)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	689a      	ldr	r2, [r3, #8]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4969      	ldr	r1, [pc, #420]	; (8007888 <UART_RxISR_16BIT_FIFOEN+0x344>)
 80076e4:	400a      	ands	r2, r1
 80076e6:	609a      	str	r2, [r3, #8]
 80076e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80076ea:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076ee:	f383 8810 	msr	PRIMASK, r3
}
 80076f2:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	228c      	movs	r2, #140	; 0x8c
 80076f8:	2120      	movs	r1, #32
 80076fa:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a5f      	ldr	r2, [pc, #380]	; (800788c <UART_RxISR_16BIT_FIFOEN+0x348>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d01f      	beq.n	8007752 <UART_RxISR_16BIT_FIFOEN+0x20e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	2380      	movs	r3, #128	; 0x80
 800771a:	041b      	lsls	r3, r3, #16
 800771c:	4013      	ands	r3, r2
 800771e:	d018      	beq.n	8007752 <UART_RxISR_16BIT_FIFOEN+0x20e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007720:	f3ef 8310 	mrs	r3, PRIMASK
 8007724:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007728:	667b      	str	r3, [r7, #100]	; 0x64
 800772a:	2301      	movs	r3, #1
 800772c:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800772e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007730:	f383 8810 	msr	PRIMASK, r3
}
 8007734:	46c0      	nop			; (mov r8, r8)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4953      	ldr	r1, [pc, #332]	; (8007890 <UART_RxISR_16BIT_FIFOEN+0x34c>)
 8007742:	400a      	ands	r2, r1
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007748:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800774a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800774c:	f383 8810 	msr	PRIMASK, r3
}
 8007750:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007756:	2b01      	cmp	r3, #1
 8007758:	d12f      	bne.n	80077ba <UART_RxISR_16BIT_FIFOEN+0x276>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007760:	f3ef 8310 	mrs	r3, PRIMASK
 8007764:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007766:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007768:	663b      	str	r3, [r7, #96]	; 0x60
 800776a:	2301      	movs	r3, #1
 800776c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800776e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007770:	f383 8810 	msr	PRIMASK, r3
}
 8007774:	46c0      	nop			; (mov r8, r8)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2110      	movs	r1, #16
 8007782:	438a      	bics	r2, r1
 8007784:	601a      	str	r2, [r3, #0]
 8007786:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007788:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800778a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800778c:	f383 8810 	msr	PRIMASK, r3
}
 8007790:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	69db      	ldr	r3, [r3, #28]
 8007798:	2210      	movs	r2, #16
 800779a:	4013      	ands	r3, r2
 800779c:	2b10      	cmp	r3, #16
 800779e:	d103      	bne.n	80077a8 <UART_RxISR_16BIT_FIFOEN+0x264>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2210      	movs	r2, #16
 80077a6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	225c      	movs	r2, #92	; 0x5c
 80077ac:	5a9a      	ldrh	r2, [r3, r2]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	0011      	movs	r1, r2
 80077b2:	0018      	movs	r0, r3
 80077b4:	f7fe fcfc 	bl	80061b0 <HAL_UARTEx_RxEventCallback>
 80077b8:	e003      	b.n	80077c2 <UART_RxISR_16BIT_FIFOEN+0x27e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	0018      	movs	r0, r3
 80077be:	f7f9 fd99 	bl	80012f4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80077c2:	2376      	movs	r3, #118	; 0x76
 80077c4:	18fb      	adds	r3, r7, r3
 80077c6:	881b      	ldrh	r3, [r3, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d006      	beq.n	80077da <UART_RxISR_16BIT_FIFOEN+0x296>
 80077cc:	2384      	movs	r3, #132	; 0x84
 80077ce:	18fb      	adds	r3, r7, r3
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2220      	movs	r2, #32
 80077d4:	4013      	ands	r3, r2
 80077d6:	d000      	beq.n	80077da <UART_RxISR_16BIT_FIFOEN+0x296>
 80077d8:	e6d9      	b.n	800758e <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80077da:	205e      	movs	r0, #94	; 0x5e
 80077dc:	183b      	adds	r3, r7, r0
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	215e      	movs	r1, #94	; 0x5e
 80077e2:	5a52      	ldrh	r2, [r2, r1]
 80077e4:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80077e6:	0001      	movs	r1, r0
 80077e8:	187b      	adds	r3, r7, r1
 80077ea:	881b      	ldrh	r3, [r3, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d044      	beq.n	800787a <UART_RxISR_16BIT_FIFOEN+0x336>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2268      	movs	r2, #104	; 0x68
 80077f4:	5a9b      	ldrh	r3, [r3, r2]
 80077f6:	187a      	adds	r2, r7, r1
 80077f8:	8812      	ldrh	r2, [r2, #0]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d23d      	bcs.n	800787a <UART_RxISR_16BIT_FIFOEN+0x336>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007802:	60fb      	str	r3, [r7, #12]
  return(result);
 8007804:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007806:	65bb      	str	r3, [r7, #88]	; 0x58
 8007808:	2301      	movs	r3, #1
 800780a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	f383 8810 	msr	PRIMASK, r3
}
 8007812:	46c0      	nop			; (mov r8, r8)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	689a      	ldr	r2, [r3, #8]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	491d      	ldr	r1, [pc, #116]	; (8007894 <UART_RxISR_16BIT_FIFOEN+0x350>)
 8007820:	400a      	ands	r2, r1
 8007822:	609a      	str	r2, [r3, #8]
 8007824:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007826:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	f383 8810 	msr	PRIMASK, r3
}
 800782e:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4a19      	ldr	r2, [pc, #100]	; (8007898 <UART_RxISR_16BIT_FIFOEN+0x354>)
 8007834:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007836:	f3ef 8310 	mrs	r3, PRIMASK
 800783a:	61bb      	str	r3, [r7, #24]
  return(result);
 800783c:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800783e:	657b      	str	r3, [r7, #84]	; 0x54
 8007840:	2301      	movs	r3, #1
 8007842:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	f383 8810 	msr	PRIMASK, r3
}
 800784a:	46c0      	nop			; (mov r8, r8)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2120      	movs	r1, #32
 8007858:	430a      	orrs	r2, r1
 800785a:	601a      	str	r2, [r3, #0]
 800785c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800785e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007860:	6a3b      	ldr	r3, [r7, #32]
 8007862:	f383 8810 	msr	PRIMASK, r3
}
 8007866:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007868:	e007      	b.n	800787a <UART_RxISR_16BIT_FIFOEN+0x336>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	699a      	ldr	r2, [r3, #24]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2108      	movs	r1, #8
 8007876:	430a      	orrs	r2, r1
 8007878:	619a      	str	r2, [r3, #24]
}
 800787a:	46c0      	nop			; (mov r8, r8)
 800787c:	46bd      	mov	sp, r7
 800787e:	b022      	add	sp, #136	; 0x88
 8007880:	bd80      	pop	{r7, pc}
 8007882:	46c0      	nop			; (mov r8, r8)
 8007884:	fffffeff 	.word	0xfffffeff
 8007888:	effffffe 	.word	0xeffffffe
 800788c:	40008000 	.word	0x40008000
 8007890:	fbffffff 	.word	0xfbffffff
 8007894:	efffffff 	.word	0xefffffff
 8007898:	08007041 	.word	0x08007041

0800789c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b082      	sub	sp, #8
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80078a4:	46c0      	nop			; (mov r8, r8)
 80078a6:	46bd      	mov	sp, r7
 80078a8:	b002      	add	sp, #8
 80078aa:	bd80      	pop	{r7, pc}

080078ac <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80078b4:	46c0      	nop			; (mov r8, r8)
 80078b6:	46bd      	mov	sp, r7
 80078b8:	b002      	add	sp, #8
 80078ba:	bd80      	pop	{r7, pc}

080078bc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b082      	sub	sp, #8
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80078c4:	46c0      	nop			; (mov r8, r8)
 80078c6:	46bd      	mov	sp, r7
 80078c8:	b002      	add	sp, #8
 80078ca:	bd80      	pop	{r7, pc}

080078cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2284      	movs	r2, #132	; 0x84
 80078d8:	5c9b      	ldrb	r3, [r3, r2]
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d101      	bne.n	80078e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80078de:	2302      	movs	r3, #2
 80078e0:	e027      	b.n	8007932 <HAL_UARTEx_DisableFifoMode+0x66>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2284      	movs	r2, #132	; 0x84
 80078e6:	2101      	movs	r1, #1
 80078e8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2288      	movs	r2, #136	; 0x88
 80078ee:	2124      	movs	r1, #36	; 0x24
 80078f0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2101      	movs	r1, #1
 8007906:	438a      	bics	r2, r1
 8007908:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	4a0b      	ldr	r2, [pc, #44]	; (800793c <HAL_UARTEx_DisableFifoMode+0x70>)
 800790e:	4013      	ands	r3, r2
 8007910:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2288      	movs	r2, #136	; 0x88
 8007924:	2120      	movs	r1, #32
 8007926:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2284      	movs	r2, #132	; 0x84
 800792c:	2100      	movs	r1, #0
 800792e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	0018      	movs	r0, r3
 8007934:	46bd      	mov	sp, r7
 8007936:	b004      	add	sp, #16
 8007938:	bd80      	pop	{r7, pc}
 800793a:	46c0      	nop			; (mov r8, r8)
 800793c:	dfffffff 	.word	0xdfffffff

08007940 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2284      	movs	r2, #132	; 0x84
 800794e:	5c9b      	ldrb	r3, [r3, r2]
 8007950:	2b01      	cmp	r3, #1
 8007952:	d101      	bne.n	8007958 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007954:	2302      	movs	r3, #2
 8007956:	e02e      	b.n	80079b6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2284      	movs	r2, #132	; 0x84
 800795c:	2101      	movs	r1, #1
 800795e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2288      	movs	r2, #136	; 0x88
 8007964:	2124      	movs	r1, #36	; 0x24
 8007966:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2101      	movs	r1, #1
 800797c:	438a      	bics	r2, r1
 800797e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	00db      	lsls	r3, r3, #3
 8007988:	08d9      	lsrs	r1, r3, #3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	683a      	ldr	r2, [r7, #0]
 8007990:	430a      	orrs	r2, r1
 8007992:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	0018      	movs	r0, r3
 8007998:	f000 f854 	bl	8007a44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2288      	movs	r2, #136	; 0x88
 80079a8:	2120      	movs	r1, #32
 80079aa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2284      	movs	r2, #132	; 0x84
 80079b0:	2100      	movs	r1, #0
 80079b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80079b4:	2300      	movs	r3, #0
}
 80079b6:	0018      	movs	r0, r3
 80079b8:	46bd      	mov	sp, r7
 80079ba:	b004      	add	sp, #16
 80079bc:	bd80      	pop	{r7, pc}
	...

080079c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2284      	movs	r2, #132	; 0x84
 80079ce:	5c9b      	ldrb	r3, [r3, r2]
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d101      	bne.n	80079d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80079d4:	2302      	movs	r3, #2
 80079d6:	e02f      	b.n	8007a38 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2284      	movs	r2, #132	; 0x84
 80079dc:	2101      	movs	r1, #1
 80079de:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2288      	movs	r2, #136	; 0x88
 80079e4:	2124      	movs	r1, #36	; 0x24
 80079e6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	2101      	movs	r1, #1
 80079fc:	438a      	bics	r2, r1
 80079fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	4a0e      	ldr	r2, [pc, #56]	; (8007a40 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007a08:	4013      	ands	r3, r2
 8007a0a:	0019      	movs	r1, r3
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	683a      	ldr	r2, [r7, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	0018      	movs	r0, r3
 8007a1a:	f000 f813 	bl	8007a44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68fa      	ldr	r2, [r7, #12]
 8007a24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2288      	movs	r2, #136	; 0x88
 8007a2a:	2120      	movs	r1, #32
 8007a2c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2284      	movs	r2, #132	; 0x84
 8007a32:	2100      	movs	r1, #0
 8007a34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	0018      	movs	r0, r3
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	b004      	add	sp, #16
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	f1ffffff 	.word	0xf1ffffff

08007a44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d108      	bne.n	8007a66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	226a      	movs	r2, #106	; 0x6a
 8007a58:	2101      	movs	r1, #1
 8007a5a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2268      	movs	r2, #104	; 0x68
 8007a60:	2101      	movs	r1, #1
 8007a62:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007a64:	e043      	b.n	8007aee <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007a66:	260f      	movs	r6, #15
 8007a68:	19bb      	adds	r3, r7, r6
 8007a6a:	2208      	movs	r2, #8
 8007a6c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007a6e:	200e      	movs	r0, #14
 8007a70:	183b      	adds	r3, r7, r0
 8007a72:	2208      	movs	r2, #8
 8007a74:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	0e5b      	lsrs	r3, r3, #25
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	240d      	movs	r4, #13
 8007a82:	193b      	adds	r3, r7, r4
 8007a84:	2107      	movs	r1, #7
 8007a86:	400a      	ands	r2, r1
 8007a88:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	0f5b      	lsrs	r3, r3, #29
 8007a92:	b2da      	uxtb	r2, r3
 8007a94:	250c      	movs	r5, #12
 8007a96:	197b      	adds	r3, r7, r5
 8007a98:	2107      	movs	r1, #7
 8007a9a:	400a      	ands	r2, r1
 8007a9c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a9e:	183b      	adds	r3, r7, r0
 8007aa0:	781b      	ldrb	r3, [r3, #0]
 8007aa2:	197a      	adds	r2, r7, r5
 8007aa4:	7812      	ldrb	r2, [r2, #0]
 8007aa6:	4914      	ldr	r1, [pc, #80]	; (8007af8 <UARTEx_SetNbDataToProcess+0xb4>)
 8007aa8:	5c8a      	ldrb	r2, [r1, r2]
 8007aaa:	435a      	muls	r2, r3
 8007aac:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007aae:	197b      	adds	r3, r7, r5
 8007ab0:	781b      	ldrb	r3, [r3, #0]
 8007ab2:	4a12      	ldr	r2, [pc, #72]	; (8007afc <UARTEx_SetNbDataToProcess+0xb8>)
 8007ab4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ab6:	0019      	movs	r1, r3
 8007ab8:	f7f8 fbca 	bl	8000250 <__divsi3>
 8007abc:	0003      	movs	r3, r0
 8007abe:	b299      	uxth	r1, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	226a      	movs	r2, #106	; 0x6a
 8007ac4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ac6:	19bb      	adds	r3, r7, r6
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	193a      	adds	r2, r7, r4
 8007acc:	7812      	ldrb	r2, [r2, #0]
 8007ace:	490a      	ldr	r1, [pc, #40]	; (8007af8 <UARTEx_SetNbDataToProcess+0xb4>)
 8007ad0:	5c8a      	ldrb	r2, [r1, r2]
 8007ad2:	435a      	muls	r2, r3
 8007ad4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ad6:	193b      	adds	r3, r7, r4
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	4a08      	ldr	r2, [pc, #32]	; (8007afc <UARTEx_SetNbDataToProcess+0xb8>)
 8007adc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ade:	0019      	movs	r1, r3
 8007ae0:	f7f8 fbb6 	bl	8000250 <__divsi3>
 8007ae4:	0003      	movs	r3, r0
 8007ae6:	b299      	uxth	r1, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2268      	movs	r2, #104	; 0x68
 8007aec:	5299      	strh	r1, [r3, r2]
}
 8007aee:	46c0      	nop			; (mov r8, r8)
 8007af0:	46bd      	mov	sp, r7
 8007af2:	b005      	add	sp, #20
 8007af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007af6:	46c0      	nop			; (mov r8, r8)
 8007af8:	08008bf0 	.word	0x08008bf0
 8007afc:	08008bf8 	.word	0x08008bf8

08007b00 <I2C_LCD_ExpanderWrite>:
static I2C_LCD_InfoParam_t I2C_LCD_InfoParam_g[I2C_LCD_MAX];

/*---------------------[STATIC INTERNAL FUNCTIONS]-----------------------*/

static void I2C_LCD_ExpanderWrite(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8007b00:	b590      	push	{r4, r7, lr}
 8007b02:	b087      	sub	sp, #28
 8007b04:	af02      	add	r7, sp, #8
 8007b06:	0002      	movs	r2, r0
 8007b08:	1dfb      	adds	r3, r7, #7
 8007b0a:	701a      	strb	r2, [r3, #0]
 8007b0c:	1dbb      	adds	r3, r7, #6
 8007b0e:	1c0a      	adds	r2, r1, #0
 8007b10:	701a      	strb	r2, [r3, #0]
    uint8_t TxData = (DATA) | I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal;
 8007b12:	1dfb      	adds	r3, r7, #7
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	4a16      	ldr	r2, [pc, #88]	; (8007b70 <I2C_LCD_ExpanderWrite+0x70>)
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	18d3      	adds	r3, r2, r3
 8007b1c:	3301      	adds	r3, #1
 8007b1e:	781a      	ldrb	r2, [r3, #0]
 8007b20:	1dbb      	adds	r3, r7, #6
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	240f      	movs	r4, #15
 8007b2a:	193b      	adds	r3, r7, r4
 8007b2c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_Handle, (I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_Address<<1), &TxData, sizeof(TxData), 100);
 8007b2e:	1dfb      	adds	r3, r7, #7
 8007b30:	781a      	ldrb	r2, [r3, #0]
 8007b32:	4910      	ldr	r1, [pc, #64]	; (8007b74 <I2C_LCD_ExpanderWrite+0x74>)
 8007b34:	0013      	movs	r3, r2
 8007b36:	005b      	lsls	r3, r3, #1
 8007b38:	189b      	adds	r3, r3, r2
 8007b3a:	009b      	lsls	r3, r3, #2
 8007b3c:	18cb      	adds	r3, r1, r3
 8007b3e:	3304      	adds	r3, #4
 8007b40:	6818      	ldr	r0, [r3, #0]
 8007b42:	1dfb      	adds	r3, r7, #7
 8007b44:	781a      	ldrb	r2, [r3, #0]
 8007b46:	490b      	ldr	r1, [pc, #44]	; (8007b74 <I2C_LCD_ExpanderWrite+0x74>)
 8007b48:	0013      	movs	r3, r2
 8007b4a:	005b      	lsls	r3, r3, #1
 8007b4c:	189b      	adds	r3, r3, r2
 8007b4e:	009b      	lsls	r3, r3, #2
 8007b50:	18cb      	adds	r3, r1, r3
 8007b52:	3308      	adds	r3, #8
 8007b54:	781b      	ldrb	r3, [r3, #0]
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	18db      	adds	r3, r3, r3
 8007b5a:	b299      	uxth	r1, r3
 8007b5c:	193a      	adds	r2, r7, r4
 8007b5e:	2364      	movs	r3, #100	; 0x64
 8007b60:	9300      	str	r3, [sp, #0]
 8007b62:	2301      	movs	r3, #1
 8007b64:	f7fb fa3a 	bl	8002fdc <HAL_I2C_Master_Transmit>
}
 8007b68:	46c0      	nop			; (mov r8, r8)
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	b005      	add	sp, #20
 8007b6e:	bd90      	pop	{r4, r7, pc}
 8007b70:	200003ac 	.word	0x200003ac
 8007b74:	08008c00 	.word	0x08008c00

08007b78 <I2C_LCD_EnPulse>:

static void I2C_LCD_EnPulse(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8007b78:	b590      	push	{r4, r7, lr}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	0002      	movs	r2, r0
 8007b80:	1dfb      	adds	r3, r7, #7
 8007b82:	701a      	strb	r2, [r3, #0]
 8007b84:	1dbb      	adds	r3, r7, #6
 8007b86:	1c0a      	adds	r2, r1, #0
 8007b88:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA | EN)); // En high
 8007b8a:	1dbb      	adds	r3, r7, #6
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	2204      	movs	r2, #4
 8007b90:	4313      	orrs	r3, r2
 8007b92:	b2da      	uxtb	r2, r3
 8007b94:	1dfb      	adds	r3, r7, #7
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	0011      	movs	r1, r2
 8007b9a:	0018      	movs	r0, r3
 8007b9c:	f7ff ffb0 	bl	8007b00 <I2C_LCD_ExpanderWrite>
	DELAY_US(2); // enable pulse must be >450ns
 8007ba0:	4b25      	ldr	r3, [pc, #148]	; (8007c38 <I2C_LCD_EnPulse+0xc0>)
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	617b      	str	r3, [r7, #20]
 8007ba6:	4b25      	ldr	r3, [pc, #148]	; (8007c3c <I2C_LCD_EnPulse+0xc4>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4925      	ldr	r1, [pc, #148]	; (8007c40 <I2C_LCD_EnPulse+0xc8>)
 8007bac:	0018      	movs	r0, r3
 8007bae:	f7f8 fac5 	bl	800013c <__udivsi3>
 8007bb2:	0003      	movs	r3, r0
 8007bb4:	005c      	lsls	r4, r3, #1
 8007bb6:	4b21      	ldr	r3, [pc, #132]	; (8007c3c <I2C_LCD_EnPulse+0xc4>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4921      	ldr	r1, [pc, #132]	; (8007c40 <I2C_LCD_EnPulse+0xc8>)
 8007bbc:	0018      	movs	r0, r3
 8007bbe:	f7f8 fabd 	bl	800013c <__udivsi3>
 8007bc2:	0003      	movs	r3, r0
 8007bc4:	085b      	lsrs	r3, r3, #1
 8007bc6:	1ae3      	subs	r3, r4, r3
 8007bc8:	613b      	str	r3, [r7, #16]
 8007bca:	4b1b      	ldr	r3, [pc, #108]	; (8007c38 <I2C_LCD_EnPulse+0xc0>)
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	697a      	ldr	r2, [r7, #20]
 8007bd0:	1ad3      	subs	r3, r2, r3
 8007bd2:	693a      	ldr	r2, [r7, #16]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d8f8      	bhi.n	8007bca <I2C_LCD_EnPulse+0x52>

    I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA & ~EN)); // En low
 8007bd8:	1dbb      	adds	r3, r7, #6
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	2204      	movs	r2, #4
 8007bde:	4393      	bics	r3, r2
 8007be0:	b2da      	uxtb	r2, r3
 8007be2:	1dfb      	adds	r3, r7, #7
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	0011      	movs	r1, r2
 8007be8:	0018      	movs	r0, r3
 8007bea:	f7ff ff89 	bl	8007b00 <I2C_LCD_ExpanderWrite>
    DELAY_US(50); // commands need > 37us to settle
 8007bee:	4b12      	ldr	r3, [pc, #72]	; (8007c38 <I2C_LCD_EnPulse+0xc0>)
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	60fb      	str	r3, [r7, #12]
 8007bf4:	4b11      	ldr	r3, [pc, #68]	; (8007c3c <I2C_LCD_EnPulse+0xc4>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4911      	ldr	r1, [pc, #68]	; (8007c40 <I2C_LCD_EnPulse+0xc8>)
 8007bfa:	0018      	movs	r0, r3
 8007bfc:	f7f8 fa9e 	bl	800013c <__udivsi3>
 8007c00:	0003      	movs	r3, r0
 8007c02:	001a      	movs	r2, r3
 8007c04:	2332      	movs	r3, #50	; 0x32
 8007c06:	4353      	muls	r3, r2
 8007c08:	001c      	movs	r4, r3
 8007c0a:	4b0c      	ldr	r3, [pc, #48]	; (8007c3c <I2C_LCD_EnPulse+0xc4>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	490c      	ldr	r1, [pc, #48]	; (8007c40 <I2C_LCD_EnPulse+0xc8>)
 8007c10:	0018      	movs	r0, r3
 8007c12:	f7f8 fa93 	bl	800013c <__udivsi3>
 8007c16:	0003      	movs	r3, r0
 8007c18:	085b      	lsrs	r3, r3, #1
 8007c1a:	1ae3      	subs	r3, r4, r3
 8007c1c:	60bb      	str	r3, [r7, #8]
 8007c1e:	4b06      	ldr	r3, [pc, #24]	; (8007c38 <I2C_LCD_EnPulse+0xc0>)
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	1ad3      	subs	r3, r2, r3
 8007c26:	68ba      	ldr	r2, [r7, #8]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d8f8      	bhi.n	8007c1e <I2C_LCD_EnPulse+0xa6>
}
 8007c2c:	46c0      	nop			; (mov r8, r8)
 8007c2e:	46c0      	nop			; (mov r8, r8)
 8007c30:	46bd      	mov	sp, r7
 8007c32:	b007      	add	sp, #28
 8007c34:	bd90      	pop	{r4, r7, pc}
 8007c36:	46c0      	nop			; (mov r8, r8)
 8007c38:	e000e010 	.word	0xe000e010
 8007c3c:	20000004 	.word	0x20000004
 8007c40:	000f4240 	.word	0x000f4240

08007c44 <I2C_LCD_Write4Bits>:

static void I2C_LCD_Write4Bits(uint8_t I2C_LCD_InstanceIndex, uint8_t Val)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b082      	sub	sp, #8
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	0002      	movs	r2, r0
 8007c4c:	1dfb      	adds	r3, r7, #7
 8007c4e:	701a      	strb	r2, [r3, #0]
 8007c50:	1dbb      	adds	r3, r7, #6
 8007c52:	1c0a      	adds	r2, r1, #0
 8007c54:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, Val);
 8007c56:	1dbb      	adds	r3, r7, #6
 8007c58:	781a      	ldrb	r2, [r3, #0]
 8007c5a:	1dfb      	adds	r3, r7, #7
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	0011      	movs	r1, r2
 8007c60:	0018      	movs	r0, r3
 8007c62:	f7ff ff4d 	bl	8007b00 <I2C_LCD_ExpanderWrite>
	I2C_LCD_EnPulse(I2C_LCD_InstanceIndex, Val);
 8007c66:	1dbb      	adds	r3, r7, #6
 8007c68:	781a      	ldrb	r2, [r3, #0]
 8007c6a:	1dfb      	adds	r3, r7, #7
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	0011      	movs	r1, r2
 8007c70:	0018      	movs	r0, r3
 8007c72:	f7ff ff81 	bl	8007b78 <I2C_LCD_EnPulse>
}
 8007c76:	46c0      	nop			; (mov r8, r8)
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	b002      	add	sp, #8
 8007c7c:	bd80      	pop	{r7, pc}

08007c7e <I2C_LCD_Send>:

static void I2C_LCD_Send(uint8_t I2C_LCD_InstanceIndex, uint8_t Val, uint8_t Mode)
{
 8007c7e:	b590      	push	{r4, r7, lr}
 8007c80:	b085      	sub	sp, #20
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	0004      	movs	r4, r0
 8007c86:	0008      	movs	r0, r1
 8007c88:	0011      	movs	r1, r2
 8007c8a:	1dfb      	adds	r3, r7, #7
 8007c8c:	1c22      	adds	r2, r4, #0
 8007c8e:	701a      	strb	r2, [r3, #0]
 8007c90:	1dbb      	adds	r3, r7, #6
 8007c92:	1c02      	adds	r2, r0, #0
 8007c94:	701a      	strb	r2, [r3, #0]
 8007c96:	1d7b      	adds	r3, r7, #5
 8007c98:	1c0a      	adds	r2, r1, #0
 8007c9a:	701a      	strb	r2, [r3, #0]
    uint8_t HighNib = Val & 0xF0;
 8007c9c:	200f      	movs	r0, #15
 8007c9e:	183b      	adds	r3, r7, r0
 8007ca0:	1dba      	adds	r2, r7, #6
 8007ca2:	7812      	ldrb	r2, [r2, #0]
 8007ca4:	210f      	movs	r1, #15
 8007ca6:	438a      	bics	r2, r1
 8007ca8:	701a      	strb	r2, [r3, #0]
    uint8_t LowNib = (Val << 4) & 0xF0;
 8007caa:	1dbb      	adds	r3, r7, #6
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	011a      	lsls	r2, r3, #4
 8007cb0:	240e      	movs	r4, #14
 8007cb2:	193b      	adds	r3, r7, r4
 8007cb4:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (HighNib) | Mode);
 8007cb6:	183a      	adds	r2, r7, r0
 8007cb8:	1d7b      	adds	r3, r7, #5
 8007cba:	7812      	ldrb	r2, [r2, #0]
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	b2da      	uxtb	r2, r3
 8007cc2:	1dfb      	adds	r3, r7, #7
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	0011      	movs	r1, r2
 8007cc8:	0018      	movs	r0, r3
 8007cca:	f7ff ffbb 	bl	8007c44 <I2C_LCD_Write4Bits>
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (LowNib) | Mode);
 8007cce:	193a      	adds	r2, r7, r4
 8007cd0:	1d7b      	adds	r3, r7, #5
 8007cd2:	7812      	ldrb	r2, [r2, #0]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	b2da      	uxtb	r2, r3
 8007cda:	1dfb      	adds	r3, r7, #7
 8007cdc:	781b      	ldrb	r3, [r3, #0]
 8007cde:	0011      	movs	r1, r2
 8007ce0:	0018      	movs	r0, r3
 8007ce2:	f7ff ffaf 	bl	8007c44 <I2C_LCD_Write4Bits>
}
 8007ce6:	46c0      	nop			; (mov r8, r8)
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	b005      	add	sp, #20
 8007cec:	bd90      	pop	{r4, r7, pc}

08007cee <I2C_LCD_Cmd>:

static void I2C_LCD_Cmd(uint8_t I2C_LCD_InstanceIndex, uint8_t CMD)
{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b082      	sub	sp, #8
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	0002      	movs	r2, r0
 8007cf6:	1dfb      	adds	r3, r7, #7
 8007cf8:	701a      	strb	r2, [r3, #0]
 8007cfa:	1dbb      	adds	r3, r7, #6
 8007cfc:	1c0a      	adds	r2, r1, #0
 8007cfe:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, CMD, 0);
 8007d00:	1dbb      	adds	r3, r7, #6
 8007d02:	7819      	ldrb	r1, [r3, #0]
 8007d04:	1dfb      	adds	r3, r7, #7
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	0018      	movs	r0, r3
 8007d0c:	f7ff ffb7 	bl	8007c7e <I2C_LCD_Send>
}
 8007d10:	46c0      	nop			; (mov r8, r8)
 8007d12:	46bd      	mov	sp, r7
 8007d14:	b002      	add	sp, #8
 8007d16:	bd80      	pop	{r7, pc}

08007d18 <I2C_LCD_Data>:

static void I2C_LCD_Data(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b082      	sub	sp, #8
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	0002      	movs	r2, r0
 8007d20:	1dfb      	adds	r3, r7, #7
 8007d22:	701a      	strb	r2, [r3, #0]
 8007d24:	1dbb      	adds	r3, r7, #6
 8007d26:	1c0a      	adds	r2, r1, #0
 8007d28:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, DATA, 1);
 8007d2a:	1dbb      	adds	r3, r7, #6
 8007d2c:	7819      	ldrb	r1, [r3, #0]
 8007d2e:	1dfb      	adds	r3, r7, #7
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	2201      	movs	r2, #1
 8007d34:	0018      	movs	r0, r3
 8007d36:	f7ff ffa2 	bl	8007c7e <I2C_LCD_Send>
}
 8007d3a:	46c0      	nop			; (mov r8, r8)
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	b002      	add	sp, #8
 8007d40:	bd80      	pop	{r7, pc}
	...

08007d44 <I2C_LCD_Init>:
//=========================================================================================================================

/*-----------------------[USER EXTERNAL FUNCTIONS]-----------------------*/

void I2C_LCD_Init(uint8_t I2C_LCD_InstanceIndex)
{
 8007d44:	b590      	push	{r4, r7, lr}
 8007d46:	b08b      	sub	sp, #44	; 0x2c
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	0002      	movs	r2, r0
 8007d4c:	1dfb      	adds	r3, r7, #7
 8007d4e:	701a      	strb	r2, [r3, #0]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 8007d50:	46c0      	nop			; (mov r8, r8)
 8007d52:	f7f9 fea1 	bl	8001a98 <HAL_GetTick>
 8007d56:	0003      	movs	r3, r0
 8007d58:	2b31      	cmp	r3, #49	; 0x31
 8007d5a:	d9fa      	bls.n	8007d52 <I2C_LCD_Init+0xe>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8007d5c:	1dfb      	adds	r3, r7, #7
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	2130      	movs	r1, #48	; 0x30
 8007d62:	0018      	movs	r0, r3
 8007d64:	f7ff ffc3 	bl	8007cee <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 8007d68:	2300      	movs	r3, #0
 8007d6a:	627b      	str	r3, [r7, #36]	; 0x24
 8007d6c:	e025      	b.n	8007dba <I2C_LCD_Init+0x76>
 8007d6e:	4b57      	ldr	r3, [pc, #348]	; (8007ecc <I2C_LCD_Init+0x188>)
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	60fb      	str	r3, [r7, #12]
 8007d74:	4b56      	ldr	r3, [pc, #344]	; (8007ed0 <I2C_LCD_Init+0x18c>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4956      	ldr	r1, [pc, #344]	; (8007ed4 <I2C_LCD_Init+0x190>)
 8007d7a:	0018      	movs	r0, r3
 8007d7c:	f7f8 f9de 	bl	800013c <__udivsi3>
 8007d80:	0003      	movs	r3, r0
 8007d82:	001a      	movs	r2, r3
 8007d84:	0013      	movs	r3, r2
 8007d86:	015b      	lsls	r3, r3, #5
 8007d88:	1a9b      	subs	r3, r3, r2
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	189b      	adds	r3, r3, r2
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	001c      	movs	r4, r3
 8007d92:	4b4f      	ldr	r3, [pc, #316]	; (8007ed0 <I2C_LCD_Init+0x18c>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	494f      	ldr	r1, [pc, #316]	; (8007ed4 <I2C_LCD_Init+0x190>)
 8007d98:	0018      	movs	r0, r3
 8007d9a:	f7f8 f9cf 	bl	800013c <__udivsi3>
 8007d9e:	0003      	movs	r3, r0
 8007da0:	085b      	lsrs	r3, r3, #1
 8007da2:	1ae3      	subs	r3, r4, r3
 8007da4:	60bb      	str	r3, [r7, #8]
 8007da6:	4b49      	ldr	r3, [pc, #292]	; (8007ecc <I2C_LCD_Init+0x188>)
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	1ad3      	subs	r3, r2, r3
 8007dae:	68ba      	ldr	r2, [r7, #8]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d8f8      	bhi.n	8007da6 <I2C_LCD_Init+0x62>
 8007db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db6:	3301      	adds	r3, #1
 8007db8:	627b      	str	r3, [r7, #36]	; 0x24
 8007dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dbc:	2b04      	cmp	r3, #4
 8007dbe:	d9d6      	bls.n	8007d6e <I2C_LCD_Init+0x2a>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8007dc0:	1dfb      	adds	r3, r7, #7
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	2130      	movs	r1, #48	; 0x30
 8007dc6:	0018      	movs	r0, r3
 8007dc8:	f7ff ff91 	bl	8007cee <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 8007dcc:	2300      	movs	r3, #0
 8007dce:	623b      	str	r3, [r7, #32]
 8007dd0:	e025      	b.n	8007e1e <I2C_LCD_Init+0xda>
 8007dd2:	4b3e      	ldr	r3, [pc, #248]	; (8007ecc <I2C_LCD_Init+0x188>)
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	617b      	str	r3, [r7, #20]
 8007dd8:	4b3d      	ldr	r3, [pc, #244]	; (8007ed0 <I2C_LCD_Init+0x18c>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	493d      	ldr	r1, [pc, #244]	; (8007ed4 <I2C_LCD_Init+0x190>)
 8007dde:	0018      	movs	r0, r3
 8007de0:	f7f8 f9ac 	bl	800013c <__udivsi3>
 8007de4:	0003      	movs	r3, r0
 8007de6:	001a      	movs	r2, r3
 8007de8:	0013      	movs	r3, r2
 8007dea:	015b      	lsls	r3, r3, #5
 8007dec:	1a9b      	subs	r3, r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	189b      	adds	r3, r3, r2
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	001c      	movs	r4, r3
 8007df6:	4b36      	ldr	r3, [pc, #216]	; (8007ed0 <I2C_LCD_Init+0x18c>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4936      	ldr	r1, [pc, #216]	; (8007ed4 <I2C_LCD_Init+0x190>)
 8007dfc:	0018      	movs	r0, r3
 8007dfe:	f7f8 f99d 	bl	800013c <__udivsi3>
 8007e02:	0003      	movs	r3, r0
 8007e04:	085b      	lsrs	r3, r3, #1
 8007e06:	1ae3      	subs	r3, r4, r3
 8007e08:	613b      	str	r3, [r7, #16]
 8007e0a:	4b30      	ldr	r3, [pc, #192]	; (8007ecc <I2C_LCD_Init+0x188>)
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	697a      	ldr	r2, [r7, #20]
 8007e10:	1ad3      	subs	r3, r2, r3
 8007e12:	693a      	ldr	r2, [r7, #16]
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d8f8      	bhi.n	8007e0a <I2C_LCD_Init+0xc6>
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	623b      	str	r3, [r7, #32]
 8007e1e:	6a3b      	ldr	r3, [r7, #32]
 8007e20:	2b04      	cmp	r3, #4
 8007e22:	d9d6      	bls.n	8007dd2 <I2C_LCD_Init+0x8e>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8007e24:	1dfb      	adds	r3, r7, #7
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	2130      	movs	r1, #48	; 0x30
 8007e2a:	0018      	movs	r0, r3
 8007e2c:	f7ff ff5f 	bl	8007cee <I2C_LCD_Cmd>
    DELAY_US(150);  // Delay > 100s
 8007e30:	4b26      	ldr	r3, [pc, #152]	; (8007ecc <I2C_LCD_Init+0x188>)
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	61fb      	str	r3, [r7, #28]
 8007e36:	4b26      	ldr	r3, [pc, #152]	; (8007ed0 <I2C_LCD_Init+0x18c>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4926      	ldr	r1, [pc, #152]	; (8007ed4 <I2C_LCD_Init+0x190>)
 8007e3c:	0018      	movs	r0, r3
 8007e3e:	f7f8 f97d 	bl	800013c <__udivsi3>
 8007e42:	0003      	movs	r3, r0
 8007e44:	001a      	movs	r2, r3
 8007e46:	2396      	movs	r3, #150	; 0x96
 8007e48:	4353      	muls	r3, r2
 8007e4a:	001c      	movs	r4, r3
 8007e4c:	4b20      	ldr	r3, [pc, #128]	; (8007ed0 <I2C_LCD_Init+0x18c>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4920      	ldr	r1, [pc, #128]	; (8007ed4 <I2C_LCD_Init+0x190>)
 8007e52:	0018      	movs	r0, r3
 8007e54:	f7f8 f972 	bl	800013c <__udivsi3>
 8007e58:	0003      	movs	r3, r0
 8007e5a:	085b      	lsrs	r3, r3, #1
 8007e5c:	1ae3      	subs	r3, r4, r3
 8007e5e:	61bb      	str	r3, [r7, #24]
 8007e60:	4b1a      	ldr	r3, [pc, #104]	; (8007ecc <I2C_LCD_Init+0x188>)
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	69fa      	ldr	r2, [r7, #28]
 8007e66:	1ad3      	subs	r3, r2, r3
 8007e68:	69ba      	ldr	r2, [r7, #24]
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d8f8      	bhi.n	8007e60 <I2C_LCD_Init+0x11c>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x02);
 8007e6e:	1dfb      	adds	r3, r7, #7
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	2102      	movs	r1, #2
 8007e74:	0018      	movs	r0, r3
 8007e76:	f7ff ff3a 	bl	8007cee <I2C_LCD_Cmd>
    // Configure the LCD
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 8007e7a:	1dfb      	adds	r3, r7, #7
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	2128      	movs	r1, #40	; 0x28
 8007e80:	0018      	movs	r0, r3
 8007e82:	f7ff ff34 	bl	8007cee <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF);
 8007e86:	1dfb      	adds	r3, r7, #7
 8007e88:	781b      	ldrb	r3, [r3, #0]
 8007e8a:	210c      	movs	r1, #12
 8007e8c:	0018      	movs	r0, r3
 8007e8e:	f7ff ff2e 	bl	8007cee <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_ENTRYMODESET | LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT);
 8007e92:	1dfb      	adds	r3, r7, #7
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	2106      	movs	r1, #6
 8007e98:	0018      	movs	r0, r3
 8007e9a:	f7ff ff28 	bl	8007cee <I2C_LCD_Cmd>
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8007e9e:	1dfb      	adds	r3, r7, #7
 8007ea0:	781a      	ldrb	r2, [r3, #0]
 8007ea2:	4b0d      	ldr	r3, [pc, #52]	; (8007ed8 <I2C_LCD_Init+0x194>)
 8007ea4:	0052      	lsls	r2, r2, #1
 8007ea6:	2104      	movs	r1, #4
 8007ea8:	54d1      	strb	r1, [r2, r3]
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal = LCD_BACKLIGHT;
 8007eaa:	1dfb      	adds	r3, r7, #7
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	4a0a      	ldr	r2, [pc, #40]	; (8007ed8 <I2C_LCD_Init+0x194>)
 8007eb0:	005b      	lsls	r3, r3, #1
 8007eb2:	18d3      	adds	r3, r2, r3
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	2208      	movs	r2, #8
 8007eb8:	701a      	strb	r2, [r3, #0]
    // Clear the LCD
    I2C_LCD_Clear(I2C_LCD_InstanceIndex);
 8007eba:	1dfb      	adds	r3, r7, #7
 8007ebc:	781b      	ldrb	r3, [r3, #0]
 8007ebe:	0018      	movs	r0, r3
 8007ec0:	f000 f80c 	bl	8007edc <I2C_LCD_Clear>
}
 8007ec4:	46c0      	nop			; (mov r8, r8)
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	b00b      	add	sp, #44	; 0x2c
 8007eca:	bd90      	pop	{r4, r7, pc}
 8007ecc:	e000e010 	.word	0xe000e010
 8007ed0:	20000004 	.word	0x20000004
 8007ed4:	000f4240 	.word	0x000f4240
 8007ed8:	200003ac 	.word	0x200003ac

08007edc <I2C_LCD_Clear>:

void I2C_LCD_Clear(uint8_t I2C_LCD_InstanceIndex)
{
 8007edc:	b590      	push	{r4, r7, lr}
 8007ede:	b087      	sub	sp, #28
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	0002      	movs	r2, r0
 8007ee4:	1dfb      	adds	r3, r7, #7
 8007ee6:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_CLEARDISPLAY);
 8007ee8:	1dfb      	adds	r3, r7, #7
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	2101      	movs	r1, #1
 8007eee:	0018      	movs	r0, r3
 8007ef0:	f7ff fefd 	bl	8007cee <I2C_LCD_Cmd>
    DELAY_MS(2);
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	617b      	str	r3, [r7, #20]
 8007ef8:	e025      	b.n	8007f46 <I2C_LCD_Clear+0x6a>
 8007efa:	4b17      	ldr	r3, [pc, #92]	; (8007f58 <I2C_LCD_Clear+0x7c>)
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	613b      	str	r3, [r7, #16]
 8007f00:	4b16      	ldr	r3, [pc, #88]	; (8007f5c <I2C_LCD_Clear+0x80>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4916      	ldr	r1, [pc, #88]	; (8007f60 <I2C_LCD_Clear+0x84>)
 8007f06:	0018      	movs	r0, r3
 8007f08:	f7f8 f918 	bl	800013c <__udivsi3>
 8007f0c:	0003      	movs	r3, r0
 8007f0e:	001a      	movs	r2, r3
 8007f10:	0013      	movs	r3, r2
 8007f12:	015b      	lsls	r3, r3, #5
 8007f14:	1a9b      	subs	r3, r3, r2
 8007f16:	009b      	lsls	r3, r3, #2
 8007f18:	189b      	adds	r3, r3, r2
 8007f1a:	00db      	lsls	r3, r3, #3
 8007f1c:	001c      	movs	r4, r3
 8007f1e:	4b0f      	ldr	r3, [pc, #60]	; (8007f5c <I2C_LCD_Clear+0x80>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	490f      	ldr	r1, [pc, #60]	; (8007f60 <I2C_LCD_Clear+0x84>)
 8007f24:	0018      	movs	r0, r3
 8007f26:	f7f8 f909 	bl	800013c <__udivsi3>
 8007f2a:	0003      	movs	r3, r0
 8007f2c:	085b      	lsrs	r3, r3, #1
 8007f2e:	1ae3      	subs	r3, r4, r3
 8007f30:	60fb      	str	r3, [r7, #12]
 8007f32:	4b09      	ldr	r3, [pc, #36]	; (8007f58 <I2C_LCD_Clear+0x7c>)
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	68fa      	ldr	r2, [r7, #12]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d8f8      	bhi.n	8007f32 <I2C_LCD_Clear+0x56>
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	3301      	adds	r3, #1
 8007f44:	617b      	str	r3, [r7, #20]
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d9d6      	bls.n	8007efa <I2C_LCD_Clear+0x1e>
}
 8007f4c:	46c0      	nop			; (mov r8, r8)
 8007f4e:	46c0      	nop			; (mov r8, r8)
 8007f50:	46bd      	mov	sp, r7
 8007f52:	b007      	add	sp, #28
 8007f54:	bd90      	pop	{r4, r7, pc}
 8007f56:	46c0      	nop			; (mov r8, r8)
 8007f58:	e000e010 	.word	0xe000e010
 8007f5c:	20000004 	.word	0x20000004
 8007f60:	000f4240 	.word	0x000f4240

08007f64 <I2C_LCD_SetCursor>:
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_RETURNHOME);
    DELAY_MS(2);
}

void I2C_LCD_SetCursor(uint8_t I2C_LCD_InstanceIndex, uint8_t Col, uint8_t Row)
{
 8007f64:	b590      	push	{r4, r7, lr}
 8007f66:	b087      	sub	sp, #28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	0004      	movs	r4, r0
 8007f6c:	0008      	movs	r0, r1
 8007f6e:	0011      	movs	r1, r2
 8007f70:	1dfb      	adds	r3, r7, #7
 8007f72:	1c22      	adds	r2, r4, #0
 8007f74:	701a      	strb	r2, [r3, #0]
 8007f76:	1dbb      	adds	r3, r7, #6
 8007f78:	1c02      	adds	r2, r0, #0
 8007f7a:	701a      	strb	r2, [r3, #0]
 8007f7c:	1d7b      	adds	r3, r7, #5
 8007f7e:	1c0a      	adds	r2, r1, #0
 8007f80:	701a      	strb	r2, [r3, #0]
    int Row_Offsets[] = {0x00, 0x40, 0x14, 0x54};
 8007f82:	2308      	movs	r3, #8
 8007f84:	18fb      	adds	r3, r7, r3
 8007f86:	4a1d      	ldr	r2, [pc, #116]	; (8007ffc <I2C_LCD_SetCursor+0x98>)
 8007f88:	ca13      	ldmia	r2!, {r0, r1, r4}
 8007f8a:	c313      	stmia	r3!, {r0, r1, r4}
 8007f8c:	6812      	ldr	r2, [r2, #0]
 8007f8e:	601a      	str	r2, [r3, #0]
    if (Row > I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow)
 8007f90:	1dfb      	adds	r3, r7, #7
 8007f92:	781a      	ldrb	r2, [r3, #0]
 8007f94:	491a      	ldr	r1, [pc, #104]	; (8008000 <I2C_LCD_SetCursor+0x9c>)
 8007f96:	0013      	movs	r3, r2
 8007f98:	005b      	lsls	r3, r3, #1
 8007f9a:	189b      	adds	r3, r3, r2
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	18cb      	adds	r3, r1, r3
 8007fa0:	330a      	adds	r3, #10
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	1d7a      	adds	r2, r7, #5
 8007fa6:	7812      	ldrb	r2, [r2, #0]
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d90c      	bls.n	8007fc6 <I2C_LCD_SetCursor+0x62>
    {
    	Row = I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow - 1;
 8007fac:	1dfb      	adds	r3, r7, #7
 8007fae:	781a      	ldrb	r2, [r3, #0]
 8007fb0:	4913      	ldr	r1, [pc, #76]	; (8008000 <I2C_LCD_SetCursor+0x9c>)
 8007fb2:	0013      	movs	r3, r2
 8007fb4:	005b      	lsls	r3, r3, #1
 8007fb6:	189b      	adds	r3, r3, r2
 8007fb8:	009b      	lsls	r3, r3, #2
 8007fba:	18cb      	adds	r3, r1, r3
 8007fbc:	330a      	adds	r3, #10
 8007fbe:	781a      	ldrb	r2, [r3, #0]
 8007fc0:	1d7b      	adds	r3, r7, #5
 8007fc2:	3a01      	subs	r2, #1
 8007fc4:	701a      	strb	r2, [r3, #0]
    }
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_SETDDRAMADDR | (Col + Row_Offsets[Row]));
 8007fc6:	1d7b      	adds	r3, r7, #5
 8007fc8:	781a      	ldrb	r2, [r3, #0]
 8007fca:	2308      	movs	r3, #8
 8007fcc:	18fb      	adds	r3, r7, r3
 8007fce:	0092      	lsls	r2, r2, #2
 8007fd0:	58d3      	ldr	r3, [r2, r3]
 8007fd2:	b2da      	uxtb	r2, r3
 8007fd4:	1dbb      	adds	r3, r7, #6
 8007fd6:	781b      	ldrb	r3, [r3, #0]
 8007fd8:	18d3      	adds	r3, r2, r3
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	b25b      	sxtb	r3, r3
 8007fde:	2280      	movs	r2, #128	; 0x80
 8007fe0:	4252      	negs	r2, r2
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	b25b      	sxtb	r3, r3
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	1dfb      	adds	r3, r7, #7
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	0011      	movs	r1, r2
 8007fee:	0018      	movs	r0, r3
 8007ff0:	f7ff fe7d 	bl	8007cee <I2C_LCD_Cmd>
}
 8007ff4:	46c0      	nop			; (mov r8, r8)
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	b007      	add	sp, #28
 8007ffa:	bd90      	pop	{r4, r7, pc}
 8007ffc:	08008b14 	.word	0x08008b14
 8008000:	08008c00 	.word	0x08008c00

08008004 <I2C_LCD_WriteString>:
{
    I2C_LCD_Data(I2C_LCD_InstanceIndex, Ch);
}

void I2C_LCD_WriteString(uint8_t I2C_LCD_InstanceIndex, char *Str)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	0002      	movs	r2, r0
 800800c:	6039      	str	r1, [r7, #0]
 800800e:	1dfb      	adds	r3, r7, #7
 8008010:	701a      	strb	r2, [r3, #0]
    while (*Str)
 8008012:	e009      	b.n	8008028 <I2C_LCD_WriteString+0x24>
    {
        I2C_LCD_Data(I2C_LCD_InstanceIndex, *Str++);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	603a      	str	r2, [r7, #0]
 800801a:	781a      	ldrb	r2, [r3, #0]
 800801c:	1dfb      	adds	r3, r7, #7
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	0011      	movs	r1, r2
 8008022:	0018      	movs	r0, r3
 8008024:	f7ff fe78 	bl	8007d18 <I2C_LCD_Data>
    while (*Str)
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d1f1      	bne.n	8008014 <I2C_LCD_WriteString+0x10>
    }
}
 8008030:	46c0      	nop			; (mov r8, r8)
 8008032:	46c0      	nop			; (mov r8, r8)
 8008034:	46bd      	mov	sp, r7
 8008036:	b002      	add	sp, #8
 8008038:	bd80      	pop	{r7, pc}
	...

0800803c <siprintf>:
 800803c:	b40e      	push	{r1, r2, r3}
 800803e:	b500      	push	{lr}
 8008040:	490b      	ldr	r1, [pc, #44]	; (8008070 <siprintf+0x34>)
 8008042:	b09c      	sub	sp, #112	; 0x70
 8008044:	ab1d      	add	r3, sp, #116	; 0x74
 8008046:	9002      	str	r0, [sp, #8]
 8008048:	9006      	str	r0, [sp, #24]
 800804a:	9107      	str	r1, [sp, #28]
 800804c:	9104      	str	r1, [sp, #16]
 800804e:	4809      	ldr	r0, [pc, #36]	; (8008074 <siprintf+0x38>)
 8008050:	4909      	ldr	r1, [pc, #36]	; (8008078 <siprintf+0x3c>)
 8008052:	cb04      	ldmia	r3!, {r2}
 8008054:	9105      	str	r1, [sp, #20]
 8008056:	6800      	ldr	r0, [r0, #0]
 8008058:	a902      	add	r1, sp, #8
 800805a:	9301      	str	r3, [sp, #4]
 800805c:	f000 f9a2 	bl	80083a4 <_svfiprintf_r>
 8008060:	2200      	movs	r2, #0
 8008062:	9b02      	ldr	r3, [sp, #8]
 8008064:	701a      	strb	r2, [r3, #0]
 8008066:	b01c      	add	sp, #112	; 0x70
 8008068:	bc08      	pop	{r3}
 800806a:	b003      	add	sp, #12
 800806c:	4718      	bx	r3
 800806e:	46c0      	nop			; (mov r8, r8)
 8008070:	7fffffff 	.word	0x7fffffff
 8008074:	2000005c 	.word	0x2000005c
 8008078:	ffff0208 	.word	0xffff0208

0800807c <memset>:
 800807c:	0003      	movs	r3, r0
 800807e:	1882      	adds	r2, r0, r2
 8008080:	4293      	cmp	r3, r2
 8008082:	d100      	bne.n	8008086 <memset+0xa>
 8008084:	4770      	bx	lr
 8008086:	7019      	strb	r1, [r3, #0]
 8008088:	3301      	adds	r3, #1
 800808a:	e7f9      	b.n	8008080 <memset+0x4>

0800808c <__errno>:
 800808c:	4b01      	ldr	r3, [pc, #4]	; (8008094 <__errno+0x8>)
 800808e:	6818      	ldr	r0, [r3, #0]
 8008090:	4770      	bx	lr
 8008092:	46c0      	nop			; (mov r8, r8)
 8008094:	2000005c 	.word	0x2000005c

08008098 <__libc_init_array>:
 8008098:	b570      	push	{r4, r5, r6, lr}
 800809a:	2600      	movs	r6, #0
 800809c:	4c0c      	ldr	r4, [pc, #48]	; (80080d0 <__libc_init_array+0x38>)
 800809e:	4d0d      	ldr	r5, [pc, #52]	; (80080d4 <__libc_init_array+0x3c>)
 80080a0:	1b64      	subs	r4, r4, r5
 80080a2:	10a4      	asrs	r4, r4, #2
 80080a4:	42a6      	cmp	r6, r4
 80080a6:	d109      	bne.n	80080bc <__libc_init_array+0x24>
 80080a8:	2600      	movs	r6, #0
 80080aa:	f000 fc6d 	bl	8008988 <_init>
 80080ae:	4c0a      	ldr	r4, [pc, #40]	; (80080d8 <__libc_init_array+0x40>)
 80080b0:	4d0a      	ldr	r5, [pc, #40]	; (80080dc <__libc_init_array+0x44>)
 80080b2:	1b64      	subs	r4, r4, r5
 80080b4:	10a4      	asrs	r4, r4, #2
 80080b6:	42a6      	cmp	r6, r4
 80080b8:	d105      	bne.n	80080c6 <__libc_init_array+0x2e>
 80080ba:	bd70      	pop	{r4, r5, r6, pc}
 80080bc:	00b3      	lsls	r3, r6, #2
 80080be:	58eb      	ldr	r3, [r5, r3]
 80080c0:	4798      	blx	r3
 80080c2:	3601      	adds	r6, #1
 80080c4:	e7ee      	b.n	80080a4 <__libc_init_array+0xc>
 80080c6:	00b3      	lsls	r3, r6, #2
 80080c8:	58eb      	ldr	r3, [r5, r3]
 80080ca:	4798      	blx	r3
 80080cc:	3601      	adds	r6, #1
 80080ce:	e7f2      	b.n	80080b6 <__libc_init_array+0x1e>
 80080d0:	08008c48 	.word	0x08008c48
 80080d4:	08008c48 	.word	0x08008c48
 80080d8:	08008c4c 	.word	0x08008c4c
 80080dc:	08008c48 	.word	0x08008c48

080080e0 <__retarget_lock_acquire_recursive>:
 80080e0:	4770      	bx	lr

080080e2 <__retarget_lock_release_recursive>:
 80080e2:	4770      	bx	lr

080080e4 <_free_r>:
 80080e4:	b570      	push	{r4, r5, r6, lr}
 80080e6:	0005      	movs	r5, r0
 80080e8:	2900      	cmp	r1, #0
 80080ea:	d010      	beq.n	800810e <_free_r+0x2a>
 80080ec:	1f0c      	subs	r4, r1, #4
 80080ee:	6823      	ldr	r3, [r4, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	da00      	bge.n	80080f6 <_free_r+0x12>
 80080f4:	18e4      	adds	r4, r4, r3
 80080f6:	0028      	movs	r0, r5
 80080f8:	f000 f8e2 	bl	80082c0 <__malloc_lock>
 80080fc:	4a1d      	ldr	r2, [pc, #116]	; (8008174 <_free_r+0x90>)
 80080fe:	6813      	ldr	r3, [r2, #0]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d105      	bne.n	8008110 <_free_r+0x2c>
 8008104:	6063      	str	r3, [r4, #4]
 8008106:	6014      	str	r4, [r2, #0]
 8008108:	0028      	movs	r0, r5
 800810a:	f000 f8e1 	bl	80082d0 <__malloc_unlock>
 800810e:	bd70      	pop	{r4, r5, r6, pc}
 8008110:	42a3      	cmp	r3, r4
 8008112:	d908      	bls.n	8008126 <_free_r+0x42>
 8008114:	6820      	ldr	r0, [r4, #0]
 8008116:	1821      	adds	r1, r4, r0
 8008118:	428b      	cmp	r3, r1
 800811a:	d1f3      	bne.n	8008104 <_free_r+0x20>
 800811c:	6819      	ldr	r1, [r3, #0]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	1809      	adds	r1, r1, r0
 8008122:	6021      	str	r1, [r4, #0]
 8008124:	e7ee      	b.n	8008104 <_free_r+0x20>
 8008126:	001a      	movs	r2, r3
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <_free_r+0x4e>
 800812e:	42a3      	cmp	r3, r4
 8008130:	d9f9      	bls.n	8008126 <_free_r+0x42>
 8008132:	6811      	ldr	r1, [r2, #0]
 8008134:	1850      	adds	r0, r2, r1
 8008136:	42a0      	cmp	r0, r4
 8008138:	d10b      	bne.n	8008152 <_free_r+0x6e>
 800813a:	6820      	ldr	r0, [r4, #0]
 800813c:	1809      	adds	r1, r1, r0
 800813e:	1850      	adds	r0, r2, r1
 8008140:	6011      	str	r1, [r2, #0]
 8008142:	4283      	cmp	r3, r0
 8008144:	d1e0      	bne.n	8008108 <_free_r+0x24>
 8008146:	6818      	ldr	r0, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	1841      	adds	r1, r0, r1
 800814c:	6011      	str	r1, [r2, #0]
 800814e:	6053      	str	r3, [r2, #4]
 8008150:	e7da      	b.n	8008108 <_free_r+0x24>
 8008152:	42a0      	cmp	r0, r4
 8008154:	d902      	bls.n	800815c <_free_r+0x78>
 8008156:	230c      	movs	r3, #12
 8008158:	602b      	str	r3, [r5, #0]
 800815a:	e7d5      	b.n	8008108 <_free_r+0x24>
 800815c:	6820      	ldr	r0, [r4, #0]
 800815e:	1821      	adds	r1, r4, r0
 8008160:	428b      	cmp	r3, r1
 8008162:	d103      	bne.n	800816c <_free_r+0x88>
 8008164:	6819      	ldr	r1, [r3, #0]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	1809      	adds	r1, r1, r0
 800816a:	6021      	str	r1, [r4, #0]
 800816c:	6063      	str	r3, [r4, #4]
 800816e:	6054      	str	r4, [r2, #4]
 8008170:	e7ca      	b.n	8008108 <_free_r+0x24>
 8008172:	46c0      	nop			; (mov r8, r8)
 8008174:	200004f0 	.word	0x200004f0

08008178 <sbrk_aligned>:
 8008178:	b570      	push	{r4, r5, r6, lr}
 800817a:	4e0f      	ldr	r6, [pc, #60]	; (80081b8 <sbrk_aligned+0x40>)
 800817c:	000d      	movs	r5, r1
 800817e:	6831      	ldr	r1, [r6, #0]
 8008180:	0004      	movs	r4, r0
 8008182:	2900      	cmp	r1, #0
 8008184:	d102      	bne.n	800818c <sbrk_aligned+0x14>
 8008186:	f000 fba1 	bl	80088cc <_sbrk_r>
 800818a:	6030      	str	r0, [r6, #0]
 800818c:	0029      	movs	r1, r5
 800818e:	0020      	movs	r0, r4
 8008190:	f000 fb9c 	bl	80088cc <_sbrk_r>
 8008194:	1c43      	adds	r3, r0, #1
 8008196:	d00a      	beq.n	80081ae <sbrk_aligned+0x36>
 8008198:	2303      	movs	r3, #3
 800819a:	1cc5      	adds	r5, r0, #3
 800819c:	439d      	bics	r5, r3
 800819e:	42a8      	cmp	r0, r5
 80081a0:	d007      	beq.n	80081b2 <sbrk_aligned+0x3a>
 80081a2:	1a29      	subs	r1, r5, r0
 80081a4:	0020      	movs	r0, r4
 80081a6:	f000 fb91 	bl	80088cc <_sbrk_r>
 80081aa:	3001      	adds	r0, #1
 80081ac:	d101      	bne.n	80081b2 <sbrk_aligned+0x3a>
 80081ae:	2501      	movs	r5, #1
 80081b0:	426d      	negs	r5, r5
 80081b2:	0028      	movs	r0, r5
 80081b4:	bd70      	pop	{r4, r5, r6, pc}
 80081b6:	46c0      	nop			; (mov r8, r8)
 80081b8:	200004f4 	.word	0x200004f4

080081bc <_malloc_r>:
 80081bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081be:	2203      	movs	r2, #3
 80081c0:	1ccb      	adds	r3, r1, #3
 80081c2:	4393      	bics	r3, r2
 80081c4:	3308      	adds	r3, #8
 80081c6:	0006      	movs	r6, r0
 80081c8:	001f      	movs	r7, r3
 80081ca:	2b0c      	cmp	r3, #12
 80081cc:	d238      	bcs.n	8008240 <_malloc_r+0x84>
 80081ce:	270c      	movs	r7, #12
 80081d0:	42b9      	cmp	r1, r7
 80081d2:	d837      	bhi.n	8008244 <_malloc_r+0x88>
 80081d4:	0030      	movs	r0, r6
 80081d6:	f000 f873 	bl	80082c0 <__malloc_lock>
 80081da:	4b38      	ldr	r3, [pc, #224]	; (80082bc <_malloc_r+0x100>)
 80081dc:	9300      	str	r3, [sp, #0]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	001c      	movs	r4, r3
 80081e2:	2c00      	cmp	r4, #0
 80081e4:	d133      	bne.n	800824e <_malloc_r+0x92>
 80081e6:	0039      	movs	r1, r7
 80081e8:	0030      	movs	r0, r6
 80081ea:	f7ff ffc5 	bl	8008178 <sbrk_aligned>
 80081ee:	0004      	movs	r4, r0
 80081f0:	1c43      	adds	r3, r0, #1
 80081f2:	d15e      	bne.n	80082b2 <_malloc_r+0xf6>
 80081f4:	9b00      	ldr	r3, [sp, #0]
 80081f6:	681c      	ldr	r4, [r3, #0]
 80081f8:	0025      	movs	r5, r4
 80081fa:	2d00      	cmp	r5, #0
 80081fc:	d14e      	bne.n	800829c <_malloc_r+0xe0>
 80081fe:	2c00      	cmp	r4, #0
 8008200:	d051      	beq.n	80082a6 <_malloc_r+0xea>
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	0029      	movs	r1, r5
 8008206:	18e3      	adds	r3, r4, r3
 8008208:	0030      	movs	r0, r6
 800820a:	9301      	str	r3, [sp, #4]
 800820c:	f000 fb5e 	bl	80088cc <_sbrk_r>
 8008210:	9b01      	ldr	r3, [sp, #4]
 8008212:	4283      	cmp	r3, r0
 8008214:	d147      	bne.n	80082a6 <_malloc_r+0xea>
 8008216:	6823      	ldr	r3, [r4, #0]
 8008218:	0030      	movs	r0, r6
 800821a:	1aff      	subs	r7, r7, r3
 800821c:	0039      	movs	r1, r7
 800821e:	f7ff ffab 	bl	8008178 <sbrk_aligned>
 8008222:	3001      	adds	r0, #1
 8008224:	d03f      	beq.n	80082a6 <_malloc_r+0xea>
 8008226:	6823      	ldr	r3, [r4, #0]
 8008228:	19db      	adds	r3, r3, r7
 800822a:	6023      	str	r3, [r4, #0]
 800822c:	9b00      	ldr	r3, [sp, #0]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d040      	beq.n	80082b6 <_malloc_r+0xfa>
 8008234:	685a      	ldr	r2, [r3, #4]
 8008236:	42a2      	cmp	r2, r4
 8008238:	d133      	bne.n	80082a2 <_malloc_r+0xe6>
 800823a:	2200      	movs	r2, #0
 800823c:	605a      	str	r2, [r3, #4]
 800823e:	e014      	b.n	800826a <_malloc_r+0xae>
 8008240:	2b00      	cmp	r3, #0
 8008242:	dac5      	bge.n	80081d0 <_malloc_r+0x14>
 8008244:	230c      	movs	r3, #12
 8008246:	2500      	movs	r5, #0
 8008248:	6033      	str	r3, [r6, #0]
 800824a:	0028      	movs	r0, r5
 800824c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800824e:	6821      	ldr	r1, [r4, #0]
 8008250:	1bc9      	subs	r1, r1, r7
 8008252:	d420      	bmi.n	8008296 <_malloc_r+0xda>
 8008254:	290b      	cmp	r1, #11
 8008256:	d918      	bls.n	800828a <_malloc_r+0xce>
 8008258:	19e2      	adds	r2, r4, r7
 800825a:	6027      	str	r7, [r4, #0]
 800825c:	42a3      	cmp	r3, r4
 800825e:	d112      	bne.n	8008286 <_malloc_r+0xca>
 8008260:	9b00      	ldr	r3, [sp, #0]
 8008262:	601a      	str	r2, [r3, #0]
 8008264:	6863      	ldr	r3, [r4, #4]
 8008266:	6011      	str	r1, [r2, #0]
 8008268:	6053      	str	r3, [r2, #4]
 800826a:	0030      	movs	r0, r6
 800826c:	0025      	movs	r5, r4
 800826e:	f000 f82f 	bl	80082d0 <__malloc_unlock>
 8008272:	2207      	movs	r2, #7
 8008274:	350b      	adds	r5, #11
 8008276:	1d23      	adds	r3, r4, #4
 8008278:	4395      	bics	r5, r2
 800827a:	1aea      	subs	r2, r5, r3
 800827c:	429d      	cmp	r5, r3
 800827e:	d0e4      	beq.n	800824a <_malloc_r+0x8e>
 8008280:	1b5b      	subs	r3, r3, r5
 8008282:	50a3      	str	r3, [r4, r2]
 8008284:	e7e1      	b.n	800824a <_malloc_r+0x8e>
 8008286:	605a      	str	r2, [r3, #4]
 8008288:	e7ec      	b.n	8008264 <_malloc_r+0xa8>
 800828a:	6862      	ldr	r2, [r4, #4]
 800828c:	42a3      	cmp	r3, r4
 800828e:	d1d5      	bne.n	800823c <_malloc_r+0x80>
 8008290:	9b00      	ldr	r3, [sp, #0]
 8008292:	601a      	str	r2, [r3, #0]
 8008294:	e7e9      	b.n	800826a <_malloc_r+0xae>
 8008296:	0023      	movs	r3, r4
 8008298:	6864      	ldr	r4, [r4, #4]
 800829a:	e7a2      	b.n	80081e2 <_malloc_r+0x26>
 800829c:	002c      	movs	r4, r5
 800829e:	686d      	ldr	r5, [r5, #4]
 80082a0:	e7ab      	b.n	80081fa <_malloc_r+0x3e>
 80082a2:	0013      	movs	r3, r2
 80082a4:	e7c4      	b.n	8008230 <_malloc_r+0x74>
 80082a6:	230c      	movs	r3, #12
 80082a8:	0030      	movs	r0, r6
 80082aa:	6033      	str	r3, [r6, #0]
 80082ac:	f000 f810 	bl	80082d0 <__malloc_unlock>
 80082b0:	e7cb      	b.n	800824a <_malloc_r+0x8e>
 80082b2:	6027      	str	r7, [r4, #0]
 80082b4:	e7d9      	b.n	800826a <_malloc_r+0xae>
 80082b6:	605b      	str	r3, [r3, #4]
 80082b8:	deff      	udf	#255	; 0xff
 80082ba:	46c0      	nop			; (mov r8, r8)
 80082bc:	200004f0 	.word	0x200004f0

080082c0 <__malloc_lock>:
 80082c0:	b510      	push	{r4, lr}
 80082c2:	4802      	ldr	r0, [pc, #8]	; (80082cc <__malloc_lock+0xc>)
 80082c4:	f7ff ff0c 	bl	80080e0 <__retarget_lock_acquire_recursive>
 80082c8:	bd10      	pop	{r4, pc}
 80082ca:	46c0      	nop			; (mov r8, r8)
 80082cc:	200004ec 	.word	0x200004ec

080082d0 <__malloc_unlock>:
 80082d0:	b510      	push	{r4, lr}
 80082d2:	4802      	ldr	r0, [pc, #8]	; (80082dc <__malloc_unlock+0xc>)
 80082d4:	f7ff ff05 	bl	80080e2 <__retarget_lock_release_recursive>
 80082d8:	bd10      	pop	{r4, pc}
 80082da:	46c0      	nop			; (mov r8, r8)
 80082dc:	200004ec 	.word	0x200004ec

080082e0 <__ssputs_r>:
 80082e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082e2:	b085      	sub	sp, #20
 80082e4:	9301      	str	r3, [sp, #4]
 80082e6:	9203      	str	r2, [sp, #12]
 80082e8:	688e      	ldr	r6, [r1, #8]
 80082ea:	9a01      	ldr	r2, [sp, #4]
 80082ec:	0007      	movs	r7, r0
 80082ee:	000c      	movs	r4, r1
 80082f0:	680b      	ldr	r3, [r1, #0]
 80082f2:	4296      	cmp	r6, r2
 80082f4:	d831      	bhi.n	800835a <__ssputs_r+0x7a>
 80082f6:	898a      	ldrh	r2, [r1, #12]
 80082f8:	2190      	movs	r1, #144	; 0x90
 80082fa:	00c9      	lsls	r1, r1, #3
 80082fc:	420a      	tst	r2, r1
 80082fe:	d029      	beq.n	8008354 <__ssputs_r+0x74>
 8008300:	2003      	movs	r0, #3
 8008302:	6921      	ldr	r1, [r4, #16]
 8008304:	1a5b      	subs	r3, r3, r1
 8008306:	9302      	str	r3, [sp, #8]
 8008308:	6963      	ldr	r3, [r4, #20]
 800830a:	4343      	muls	r3, r0
 800830c:	0fdd      	lsrs	r5, r3, #31
 800830e:	18ed      	adds	r5, r5, r3
 8008310:	9b01      	ldr	r3, [sp, #4]
 8008312:	9802      	ldr	r0, [sp, #8]
 8008314:	3301      	adds	r3, #1
 8008316:	181b      	adds	r3, r3, r0
 8008318:	106d      	asrs	r5, r5, #1
 800831a:	42ab      	cmp	r3, r5
 800831c:	d900      	bls.n	8008320 <__ssputs_r+0x40>
 800831e:	001d      	movs	r5, r3
 8008320:	0552      	lsls	r2, r2, #21
 8008322:	d529      	bpl.n	8008378 <__ssputs_r+0x98>
 8008324:	0029      	movs	r1, r5
 8008326:	0038      	movs	r0, r7
 8008328:	f7ff ff48 	bl	80081bc <_malloc_r>
 800832c:	1e06      	subs	r6, r0, #0
 800832e:	d02d      	beq.n	800838c <__ssputs_r+0xac>
 8008330:	9a02      	ldr	r2, [sp, #8]
 8008332:	6921      	ldr	r1, [r4, #16]
 8008334:	f000 fae7 	bl	8008906 <memcpy>
 8008338:	89a2      	ldrh	r2, [r4, #12]
 800833a:	4b19      	ldr	r3, [pc, #100]	; (80083a0 <__ssputs_r+0xc0>)
 800833c:	401a      	ands	r2, r3
 800833e:	2380      	movs	r3, #128	; 0x80
 8008340:	4313      	orrs	r3, r2
 8008342:	81a3      	strh	r3, [r4, #12]
 8008344:	9b02      	ldr	r3, [sp, #8]
 8008346:	6126      	str	r6, [r4, #16]
 8008348:	18f6      	adds	r6, r6, r3
 800834a:	6026      	str	r6, [r4, #0]
 800834c:	6165      	str	r5, [r4, #20]
 800834e:	9e01      	ldr	r6, [sp, #4]
 8008350:	1aed      	subs	r5, r5, r3
 8008352:	60a5      	str	r5, [r4, #8]
 8008354:	9b01      	ldr	r3, [sp, #4]
 8008356:	429e      	cmp	r6, r3
 8008358:	d900      	bls.n	800835c <__ssputs_r+0x7c>
 800835a:	9e01      	ldr	r6, [sp, #4]
 800835c:	0032      	movs	r2, r6
 800835e:	9903      	ldr	r1, [sp, #12]
 8008360:	6820      	ldr	r0, [r4, #0]
 8008362:	f000 fa9f 	bl	80088a4 <memmove>
 8008366:	2000      	movs	r0, #0
 8008368:	68a3      	ldr	r3, [r4, #8]
 800836a:	1b9b      	subs	r3, r3, r6
 800836c:	60a3      	str	r3, [r4, #8]
 800836e:	6823      	ldr	r3, [r4, #0]
 8008370:	199b      	adds	r3, r3, r6
 8008372:	6023      	str	r3, [r4, #0]
 8008374:	b005      	add	sp, #20
 8008376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008378:	002a      	movs	r2, r5
 800837a:	0038      	movs	r0, r7
 800837c:	f000 facc 	bl	8008918 <_realloc_r>
 8008380:	1e06      	subs	r6, r0, #0
 8008382:	d1df      	bne.n	8008344 <__ssputs_r+0x64>
 8008384:	0038      	movs	r0, r7
 8008386:	6921      	ldr	r1, [r4, #16]
 8008388:	f7ff feac 	bl	80080e4 <_free_r>
 800838c:	230c      	movs	r3, #12
 800838e:	2001      	movs	r0, #1
 8008390:	603b      	str	r3, [r7, #0]
 8008392:	89a2      	ldrh	r2, [r4, #12]
 8008394:	3334      	adds	r3, #52	; 0x34
 8008396:	4313      	orrs	r3, r2
 8008398:	81a3      	strh	r3, [r4, #12]
 800839a:	4240      	negs	r0, r0
 800839c:	e7ea      	b.n	8008374 <__ssputs_r+0x94>
 800839e:	46c0      	nop			; (mov r8, r8)
 80083a0:	fffffb7f 	.word	0xfffffb7f

080083a4 <_svfiprintf_r>:
 80083a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083a6:	b0a1      	sub	sp, #132	; 0x84
 80083a8:	9003      	str	r0, [sp, #12]
 80083aa:	001d      	movs	r5, r3
 80083ac:	898b      	ldrh	r3, [r1, #12]
 80083ae:	000f      	movs	r7, r1
 80083b0:	0016      	movs	r6, r2
 80083b2:	061b      	lsls	r3, r3, #24
 80083b4:	d511      	bpl.n	80083da <_svfiprintf_r+0x36>
 80083b6:	690b      	ldr	r3, [r1, #16]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d10e      	bne.n	80083da <_svfiprintf_r+0x36>
 80083bc:	2140      	movs	r1, #64	; 0x40
 80083be:	f7ff fefd 	bl	80081bc <_malloc_r>
 80083c2:	6038      	str	r0, [r7, #0]
 80083c4:	6138      	str	r0, [r7, #16]
 80083c6:	2800      	cmp	r0, #0
 80083c8:	d105      	bne.n	80083d6 <_svfiprintf_r+0x32>
 80083ca:	230c      	movs	r3, #12
 80083cc:	9a03      	ldr	r2, [sp, #12]
 80083ce:	3801      	subs	r0, #1
 80083d0:	6013      	str	r3, [r2, #0]
 80083d2:	b021      	add	sp, #132	; 0x84
 80083d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083d6:	2340      	movs	r3, #64	; 0x40
 80083d8:	617b      	str	r3, [r7, #20]
 80083da:	2300      	movs	r3, #0
 80083dc:	ac08      	add	r4, sp, #32
 80083de:	6163      	str	r3, [r4, #20]
 80083e0:	3320      	adds	r3, #32
 80083e2:	7663      	strb	r3, [r4, #25]
 80083e4:	3310      	adds	r3, #16
 80083e6:	76a3      	strb	r3, [r4, #26]
 80083e8:	9507      	str	r5, [sp, #28]
 80083ea:	0035      	movs	r5, r6
 80083ec:	782b      	ldrb	r3, [r5, #0]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d001      	beq.n	80083f6 <_svfiprintf_r+0x52>
 80083f2:	2b25      	cmp	r3, #37	; 0x25
 80083f4:	d148      	bne.n	8008488 <_svfiprintf_r+0xe4>
 80083f6:	1bab      	subs	r3, r5, r6
 80083f8:	9305      	str	r3, [sp, #20]
 80083fa:	42b5      	cmp	r5, r6
 80083fc:	d00b      	beq.n	8008416 <_svfiprintf_r+0x72>
 80083fe:	0032      	movs	r2, r6
 8008400:	0039      	movs	r1, r7
 8008402:	9803      	ldr	r0, [sp, #12]
 8008404:	f7ff ff6c 	bl	80082e0 <__ssputs_r>
 8008408:	3001      	adds	r0, #1
 800840a:	d100      	bne.n	800840e <_svfiprintf_r+0x6a>
 800840c:	e0af      	b.n	800856e <_svfiprintf_r+0x1ca>
 800840e:	6963      	ldr	r3, [r4, #20]
 8008410:	9a05      	ldr	r2, [sp, #20]
 8008412:	189b      	adds	r3, r3, r2
 8008414:	6163      	str	r3, [r4, #20]
 8008416:	782b      	ldrb	r3, [r5, #0]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d100      	bne.n	800841e <_svfiprintf_r+0x7a>
 800841c:	e0a7      	b.n	800856e <_svfiprintf_r+0x1ca>
 800841e:	2201      	movs	r2, #1
 8008420:	2300      	movs	r3, #0
 8008422:	4252      	negs	r2, r2
 8008424:	6062      	str	r2, [r4, #4]
 8008426:	a904      	add	r1, sp, #16
 8008428:	3254      	adds	r2, #84	; 0x54
 800842a:	1852      	adds	r2, r2, r1
 800842c:	1c6e      	adds	r6, r5, #1
 800842e:	6023      	str	r3, [r4, #0]
 8008430:	60e3      	str	r3, [r4, #12]
 8008432:	60a3      	str	r3, [r4, #8]
 8008434:	7013      	strb	r3, [r2, #0]
 8008436:	65a3      	str	r3, [r4, #88]	; 0x58
 8008438:	4b55      	ldr	r3, [pc, #340]	; (8008590 <_svfiprintf_r+0x1ec>)
 800843a:	2205      	movs	r2, #5
 800843c:	0018      	movs	r0, r3
 800843e:	7831      	ldrb	r1, [r6, #0]
 8008440:	9305      	str	r3, [sp, #20]
 8008442:	f000 fa55 	bl	80088f0 <memchr>
 8008446:	1c75      	adds	r5, r6, #1
 8008448:	2800      	cmp	r0, #0
 800844a:	d11f      	bne.n	800848c <_svfiprintf_r+0xe8>
 800844c:	6822      	ldr	r2, [r4, #0]
 800844e:	06d3      	lsls	r3, r2, #27
 8008450:	d504      	bpl.n	800845c <_svfiprintf_r+0xb8>
 8008452:	2353      	movs	r3, #83	; 0x53
 8008454:	a904      	add	r1, sp, #16
 8008456:	185b      	adds	r3, r3, r1
 8008458:	2120      	movs	r1, #32
 800845a:	7019      	strb	r1, [r3, #0]
 800845c:	0713      	lsls	r3, r2, #28
 800845e:	d504      	bpl.n	800846a <_svfiprintf_r+0xc6>
 8008460:	2353      	movs	r3, #83	; 0x53
 8008462:	a904      	add	r1, sp, #16
 8008464:	185b      	adds	r3, r3, r1
 8008466:	212b      	movs	r1, #43	; 0x2b
 8008468:	7019      	strb	r1, [r3, #0]
 800846a:	7833      	ldrb	r3, [r6, #0]
 800846c:	2b2a      	cmp	r3, #42	; 0x2a
 800846e:	d016      	beq.n	800849e <_svfiprintf_r+0xfa>
 8008470:	0035      	movs	r5, r6
 8008472:	2100      	movs	r1, #0
 8008474:	200a      	movs	r0, #10
 8008476:	68e3      	ldr	r3, [r4, #12]
 8008478:	782a      	ldrb	r2, [r5, #0]
 800847a:	1c6e      	adds	r6, r5, #1
 800847c:	3a30      	subs	r2, #48	; 0x30
 800847e:	2a09      	cmp	r2, #9
 8008480:	d94e      	bls.n	8008520 <_svfiprintf_r+0x17c>
 8008482:	2900      	cmp	r1, #0
 8008484:	d111      	bne.n	80084aa <_svfiprintf_r+0x106>
 8008486:	e017      	b.n	80084b8 <_svfiprintf_r+0x114>
 8008488:	3501      	adds	r5, #1
 800848a:	e7af      	b.n	80083ec <_svfiprintf_r+0x48>
 800848c:	9b05      	ldr	r3, [sp, #20]
 800848e:	6822      	ldr	r2, [r4, #0]
 8008490:	1ac0      	subs	r0, r0, r3
 8008492:	2301      	movs	r3, #1
 8008494:	4083      	lsls	r3, r0
 8008496:	4313      	orrs	r3, r2
 8008498:	002e      	movs	r6, r5
 800849a:	6023      	str	r3, [r4, #0]
 800849c:	e7cc      	b.n	8008438 <_svfiprintf_r+0x94>
 800849e:	9b07      	ldr	r3, [sp, #28]
 80084a0:	1d19      	adds	r1, r3, #4
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	9107      	str	r1, [sp, #28]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	db01      	blt.n	80084ae <_svfiprintf_r+0x10a>
 80084aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80084ac:	e004      	b.n	80084b8 <_svfiprintf_r+0x114>
 80084ae:	425b      	negs	r3, r3
 80084b0:	60e3      	str	r3, [r4, #12]
 80084b2:	2302      	movs	r3, #2
 80084b4:	4313      	orrs	r3, r2
 80084b6:	6023      	str	r3, [r4, #0]
 80084b8:	782b      	ldrb	r3, [r5, #0]
 80084ba:	2b2e      	cmp	r3, #46	; 0x2e
 80084bc:	d10a      	bne.n	80084d4 <_svfiprintf_r+0x130>
 80084be:	786b      	ldrb	r3, [r5, #1]
 80084c0:	2b2a      	cmp	r3, #42	; 0x2a
 80084c2:	d135      	bne.n	8008530 <_svfiprintf_r+0x18c>
 80084c4:	9b07      	ldr	r3, [sp, #28]
 80084c6:	3502      	adds	r5, #2
 80084c8:	1d1a      	adds	r2, r3, #4
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	9207      	str	r2, [sp, #28]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	db2b      	blt.n	800852a <_svfiprintf_r+0x186>
 80084d2:	9309      	str	r3, [sp, #36]	; 0x24
 80084d4:	4e2f      	ldr	r6, [pc, #188]	; (8008594 <_svfiprintf_r+0x1f0>)
 80084d6:	2203      	movs	r2, #3
 80084d8:	0030      	movs	r0, r6
 80084da:	7829      	ldrb	r1, [r5, #0]
 80084dc:	f000 fa08 	bl	80088f0 <memchr>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d006      	beq.n	80084f2 <_svfiprintf_r+0x14e>
 80084e4:	2340      	movs	r3, #64	; 0x40
 80084e6:	1b80      	subs	r0, r0, r6
 80084e8:	4083      	lsls	r3, r0
 80084ea:	6822      	ldr	r2, [r4, #0]
 80084ec:	3501      	adds	r5, #1
 80084ee:	4313      	orrs	r3, r2
 80084f0:	6023      	str	r3, [r4, #0]
 80084f2:	7829      	ldrb	r1, [r5, #0]
 80084f4:	2206      	movs	r2, #6
 80084f6:	4828      	ldr	r0, [pc, #160]	; (8008598 <_svfiprintf_r+0x1f4>)
 80084f8:	1c6e      	adds	r6, r5, #1
 80084fa:	7621      	strb	r1, [r4, #24]
 80084fc:	f000 f9f8 	bl	80088f0 <memchr>
 8008500:	2800      	cmp	r0, #0
 8008502:	d03c      	beq.n	800857e <_svfiprintf_r+0x1da>
 8008504:	4b25      	ldr	r3, [pc, #148]	; (800859c <_svfiprintf_r+0x1f8>)
 8008506:	2b00      	cmp	r3, #0
 8008508:	d125      	bne.n	8008556 <_svfiprintf_r+0x1b2>
 800850a:	2207      	movs	r2, #7
 800850c:	9b07      	ldr	r3, [sp, #28]
 800850e:	3307      	adds	r3, #7
 8008510:	4393      	bics	r3, r2
 8008512:	3308      	adds	r3, #8
 8008514:	9307      	str	r3, [sp, #28]
 8008516:	6963      	ldr	r3, [r4, #20]
 8008518:	9a04      	ldr	r2, [sp, #16]
 800851a:	189b      	adds	r3, r3, r2
 800851c:	6163      	str	r3, [r4, #20]
 800851e:	e764      	b.n	80083ea <_svfiprintf_r+0x46>
 8008520:	4343      	muls	r3, r0
 8008522:	0035      	movs	r5, r6
 8008524:	2101      	movs	r1, #1
 8008526:	189b      	adds	r3, r3, r2
 8008528:	e7a6      	b.n	8008478 <_svfiprintf_r+0xd4>
 800852a:	2301      	movs	r3, #1
 800852c:	425b      	negs	r3, r3
 800852e:	e7d0      	b.n	80084d2 <_svfiprintf_r+0x12e>
 8008530:	2300      	movs	r3, #0
 8008532:	200a      	movs	r0, #10
 8008534:	001a      	movs	r2, r3
 8008536:	3501      	adds	r5, #1
 8008538:	6063      	str	r3, [r4, #4]
 800853a:	7829      	ldrb	r1, [r5, #0]
 800853c:	1c6e      	adds	r6, r5, #1
 800853e:	3930      	subs	r1, #48	; 0x30
 8008540:	2909      	cmp	r1, #9
 8008542:	d903      	bls.n	800854c <_svfiprintf_r+0x1a8>
 8008544:	2b00      	cmp	r3, #0
 8008546:	d0c5      	beq.n	80084d4 <_svfiprintf_r+0x130>
 8008548:	9209      	str	r2, [sp, #36]	; 0x24
 800854a:	e7c3      	b.n	80084d4 <_svfiprintf_r+0x130>
 800854c:	4342      	muls	r2, r0
 800854e:	0035      	movs	r5, r6
 8008550:	2301      	movs	r3, #1
 8008552:	1852      	adds	r2, r2, r1
 8008554:	e7f1      	b.n	800853a <_svfiprintf_r+0x196>
 8008556:	aa07      	add	r2, sp, #28
 8008558:	9200      	str	r2, [sp, #0]
 800855a:	0021      	movs	r1, r4
 800855c:	003a      	movs	r2, r7
 800855e:	4b10      	ldr	r3, [pc, #64]	; (80085a0 <_svfiprintf_r+0x1fc>)
 8008560:	9803      	ldr	r0, [sp, #12]
 8008562:	e000      	b.n	8008566 <_svfiprintf_r+0x1c2>
 8008564:	bf00      	nop
 8008566:	9004      	str	r0, [sp, #16]
 8008568:	9b04      	ldr	r3, [sp, #16]
 800856a:	3301      	adds	r3, #1
 800856c:	d1d3      	bne.n	8008516 <_svfiprintf_r+0x172>
 800856e:	89bb      	ldrh	r3, [r7, #12]
 8008570:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008572:	065b      	lsls	r3, r3, #25
 8008574:	d400      	bmi.n	8008578 <_svfiprintf_r+0x1d4>
 8008576:	e72c      	b.n	80083d2 <_svfiprintf_r+0x2e>
 8008578:	2001      	movs	r0, #1
 800857a:	4240      	negs	r0, r0
 800857c:	e729      	b.n	80083d2 <_svfiprintf_r+0x2e>
 800857e:	aa07      	add	r2, sp, #28
 8008580:	9200      	str	r2, [sp, #0]
 8008582:	0021      	movs	r1, r4
 8008584:	003a      	movs	r2, r7
 8008586:	4b06      	ldr	r3, [pc, #24]	; (80085a0 <_svfiprintf_r+0x1fc>)
 8008588:	9803      	ldr	r0, [sp, #12]
 800858a:	f000 f87b 	bl	8008684 <_printf_i>
 800858e:	e7ea      	b.n	8008566 <_svfiprintf_r+0x1c2>
 8008590:	08008c0c 	.word	0x08008c0c
 8008594:	08008c12 	.word	0x08008c12
 8008598:	08008c16 	.word	0x08008c16
 800859c:	00000000 	.word	0x00000000
 80085a0:	080082e1 	.word	0x080082e1

080085a4 <_printf_common>:
 80085a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085a6:	0016      	movs	r6, r2
 80085a8:	9301      	str	r3, [sp, #4]
 80085aa:	688a      	ldr	r2, [r1, #8]
 80085ac:	690b      	ldr	r3, [r1, #16]
 80085ae:	000c      	movs	r4, r1
 80085b0:	9000      	str	r0, [sp, #0]
 80085b2:	4293      	cmp	r3, r2
 80085b4:	da00      	bge.n	80085b8 <_printf_common+0x14>
 80085b6:	0013      	movs	r3, r2
 80085b8:	0022      	movs	r2, r4
 80085ba:	6033      	str	r3, [r6, #0]
 80085bc:	3243      	adds	r2, #67	; 0x43
 80085be:	7812      	ldrb	r2, [r2, #0]
 80085c0:	2a00      	cmp	r2, #0
 80085c2:	d001      	beq.n	80085c8 <_printf_common+0x24>
 80085c4:	3301      	adds	r3, #1
 80085c6:	6033      	str	r3, [r6, #0]
 80085c8:	6823      	ldr	r3, [r4, #0]
 80085ca:	069b      	lsls	r3, r3, #26
 80085cc:	d502      	bpl.n	80085d4 <_printf_common+0x30>
 80085ce:	6833      	ldr	r3, [r6, #0]
 80085d0:	3302      	adds	r3, #2
 80085d2:	6033      	str	r3, [r6, #0]
 80085d4:	6822      	ldr	r2, [r4, #0]
 80085d6:	2306      	movs	r3, #6
 80085d8:	0015      	movs	r5, r2
 80085da:	401d      	ands	r5, r3
 80085dc:	421a      	tst	r2, r3
 80085de:	d027      	beq.n	8008630 <_printf_common+0x8c>
 80085e0:	0023      	movs	r3, r4
 80085e2:	3343      	adds	r3, #67	; 0x43
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	1e5a      	subs	r2, r3, #1
 80085e8:	4193      	sbcs	r3, r2
 80085ea:	6822      	ldr	r2, [r4, #0]
 80085ec:	0692      	lsls	r2, r2, #26
 80085ee:	d430      	bmi.n	8008652 <_printf_common+0xae>
 80085f0:	0022      	movs	r2, r4
 80085f2:	9901      	ldr	r1, [sp, #4]
 80085f4:	9800      	ldr	r0, [sp, #0]
 80085f6:	9d08      	ldr	r5, [sp, #32]
 80085f8:	3243      	adds	r2, #67	; 0x43
 80085fa:	47a8      	blx	r5
 80085fc:	3001      	adds	r0, #1
 80085fe:	d025      	beq.n	800864c <_printf_common+0xa8>
 8008600:	2206      	movs	r2, #6
 8008602:	6823      	ldr	r3, [r4, #0]
 8008604:	2500      	movs	r5, #0
 8008606:	4013      	ands	r3, r2
 8008608:	2b04      	cmp	r3, #4
 800860a:	d105      	bne.n	8008618 <_printf_common+0x74>
 800860c:	6833      	ldr	r3, [r6, #0]
 800860e:	68e5      	ldr	r5, [r4, #12]
 8008610:	1aed      	subs	r5, r5, r3
 8008612:	43eb      	mvns	r3, r5
 8008614:	17db      	asrs	r3, r3, #31
 8008616:	401d      	ands	r5, r3
 8008618:	68a3      	ldr	r3, [r4, #8]
 800861a:	6922      	ldr	r2, [r4, #16]
 800861c:	4293      	cmp	r3, r2
 800861e:	dd01      	ble.n	8008624 <_printf_common+0x80>
 8008620:	1a9b      	subs	r3, r3, r2
 8008622:	18ed      	adds	r5, r5, r3
 8008624:	2600      	movs	r6, #0
 8008626:	42b5      	cmp	r5, r6
 8008628:	d120      	bne.n	800866c <_printf_common+0xc8>
 800862a:	2000      	movs	r0, #0
 800862c:	e010      	b.n	8008650 <_printf_common+0xac>
 800862e:	3501      	adds	r5, #1
 8008630:	68e3      	ldr	r3, [r4, #12]
 8008632:	6832      	ldr	r2, [r6, #0]
 8008634:	1a9b      	subs	r3, r3, r2
 8008636:	42ab      	cmp	r3, r5
 8008638:	ddd2      	ble.n	80085e0 <_printf_common+0x3c>
 800863a:	0022      	movs	r2, r4
 800863c:	2301      	movs	r3, #1
 800863e:	9901      	ldr	r1, [sp, #4]
 8008640:	9800      	ldr	r0, [sp, #0]
 8008642:	9f08      	ldr	r7, [sp, #32]
 8008644:	3219      	adds	r2, #25
 8008646:	47b8      	blx	r7
 8008648:	3001      	adds	r0, #1
 800864a:	d1f0      	bne.n	800862e <_printf_common+0x8a>
 800864c:	2001      	movs	r0, #1
 800864e:	4240      	negs	r0, r0
 8008650:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008652:	2030      	movs	r0, #48	; 0x30
 8008654:	18e1      	adds	r1, r4, r3
 8008656:	3143      	adds	r1, #67	; 0x43
 8008658:	7008      	strb	r0, [r1, #0]
 800865a:	0021      	movs	r1, r4
 800865c:	1c5a      	adds	r2, r3, #1
 800865e:	3145      	adds	r1, #69	; 0x45
 8008660:	7809      	ldrb	r1, [r1, #0]
 8008662:	18a2      	adds	r2, r4, r2
 8008664:	3243      	adds	r2, #67	; 0x43
 8008666:	3302      	adds	r3, #2
 8008668:	7011      	strb	r1, [r2, #0]
 800866a:	e7c1      	b.n	80085f0 <_printf_common+0x4c>
 800866c:	0022      	movs	r2, r4
 800866e:	2301      	movs	r3, #1
 8008670:	9901      	ldr	r1, [sp, #4]
 8008672:	9800      	ldr	r0, [sp, #0]
 8008674:	9f08      	ldr	r7, [sp, #32]
 8008676:	321a      	adds	r2, #26
 8008678:	47b8      	blx	r7
 800867a:	3001      	adds	r0, #1
 800867c:	d0e6      	beq.n	800864c <_printf_common+0xa8>
 800867e:	3601      	adds	r6, #1
 8008680:	e7d1      	b.n	8008626 <_printf_common+0x82>
	...

08008684 <_printf_i>:
 8008684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008686:	b08b      	sub	sp, #44	; 0x2c
 8008688:	9206      	str	r2, [sp, #24]
 800868a:	000a      	movs	r2, r1
 800868c:	3243      	adds	r2, #67	; 0x43
 800868e:	9307      	str	r3, [sp, #28]
 8008690:	9005      	str	r0, [sp, #20]
 8008692:	9204      	str	r2, [sp, #16]
 8008694:	7e0a      	ldrb	r2, [r1, #24]
 8008696:	000c      	movs	r4, r1
 8008698:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800869a:	2a78      	cmp	r2, #120	; 0x78
 800869c:	d809      	bhi.n	80086b2 <_printf_i+0x2e>
 800869e:	2a62      	cmp	r2, #98	; 0x62
 80086a0:	d80b      	bhi.n	80086ba <_printf_i+0x36>
 80086a2:	2a00      	cmp	r2, #0
 80086a4:	d100      	bne.n	80086a8 <_printf_i+0x24>
 80086a6:	e0be      	b.n	8008826 <_printf_i+0x1a2>
 80086a8:	497c      	ldr	r1, [pc, #496]	; (800889c <_printf_i+0x218>)
 80086aa:	9103      	str	r1, [sp, #12]
 80086ac:	2a58      	cmp	r2, #88	; 0x58
 80086ae:	d100      	bne.n	80086b2 <_printf_i+0x2e>
 80086b0:	e093      	b.n	80087da <_printf_i+0x156>
 80086b2:	0026      	movs	r6, r4
 80086b4:	3642      	adds	r6, #66	; 0x42
 80086b6:	7032      	strb	r2, [r6, #0]
 80086b8:	e022      	b.n	8008700 <_printf_i+0x7c>
 80086ba:	0010      	movs	r0, r2
 80086bc:	3863      	subs	r0, #99	; 0x63
 80086be:	2815      	cmp	r0, #21
 80086c0:	d8f7      	bhi.n	80086b2 <_printf_i+0x2e>
 80086c2:	f7f7 fd31 	bl	8000128 <__gnu_thumb1_case_shi>
 80086c6:	0016      	.short	0x0016
 80086c8:	fff6001f 	.word	0xfff6001f
 80086cc:	fff6fff6 	.word	0xfff6fff6
 80086d0:	001ffff6 	.word	0x001ffff6
 80086d4:	fff6fff6 	.word	0xfff6fff6
 80086d8:	fff6fff6 	.word	0xfff6fff6
 80086dc:	003600a3 	.word	0x003600a3
 80086e0:	fff60083 	.word	0xfff60083
 80086e4:	00b4fff6 	.word	0x00b4fff6
 80086e8:	0036fff6 	.word	0x0036fff6
 80086ec:	fff6fff6 	.word	0xfff6fff6
 80086f0:	0087      	.short	0x0087
 80086f2:	0026      	movs	r6, r4
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	3642      	adds	r6, #66	; 0x42
 80086f8:	1d11      	adds	r1, r2, #4
 80086fa:	6019      	str	r1, [r3, #0]
 80086fc:	6813      	ldr	r3, [r2, #0]
 80086fe:	7033      	strb	r3, [r6, #0]
 8008700:	2301      	movs	r3, #1
 8008702:	e0a2      	b.n	800884a <_printf_i+0x1c6>
 8008704:	6818      	ldr	r0, [r3, #0]
 8008706:	6809      	ldr	r1, [r1, #0]
 8008708:	1d02      	adds	r2, r0, #4
 800870a:	060d      	lsls	r5, r1, #24
 800870c:	d50b      	bpl.n	8008726 <_printf_i+0xa2>
 800870e:	6805      	ldr	r5, [r0, #0]
 8008710:	601a      	str	r2, [r3, #0]
 8008712:	2d00      	cmp	r5, #0
 8008714:	da03      	bge.n	800871e <_printf_i+0x9a>
 8008716:	232d      	movs	r3, #45	; 0x2d
 8008718:	9a04      	ldr	r2, [sp, #16]
 800871a:	426d      	negs	r5, r5
 800871c:	7013      	strb	r3, [r2, #0]
 800871e:	4b5f      	ldr	r3, [pc, #380]	; (800889c <_printf_i+0x218>)
 8008720:	270a      	movs	r7, #10
 8008722:	9303      	str	r3, [sp, #12]
 8008724:	e01b      	b.n	800875e <_printf_i+0xda>
 8008726:	6805      	ldr	r5, [r0, #0]
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	0649      	lsls	r1, r1, #25
 800872c:	d5f1      	bpl.n	8008712 <_printf_i+0x8e>
 800872e:	b22d      	sxth	r5, r5
 8008730:	e7ef      	b.n	8008712 <_printf_i+0x8e>
 8008732:	680d      	ldr	r5, [r1, #0]
 8008734:	6819      	ldr	r1, [r3, #0]
 8008736:	1d08      	adds	r0, r1, #4
 8008738:	6018      	str	r0, [r3, #0]
 800873a:	062e      	lsls	r6, r5, #24
 800873c:	d501      	bpl.n	8008742 <_printf_i+0xbe>
 800873e:	680d      	ldr	r5, [r1, #0]
 8008740:	e003      	b.n	800874a <_printf_i+0xc6>
 8008742:	066d      	lsls	r5, r5, #25
 8008744:	d5fb      	bpl.n	800873e <_printf_i+0xba>
 8008746:	680d      	ldr	r5, [r1, #0]
 8008748:	b2ad      	uxth	r5, r5
 800874a:	4b54      	ldr	r3, [pc, #336]	; (800889c <_printf_i+0x218>)
 800874c:	2708      	movs	r7, #8
 800874e:	9303      	str	r3, [sp, #12]
 8008750:	2a6f      	cmp	r2, #111	; 0x6f
 8008752:	d000      	beq.n	8008756 <_printf_i+0xd2>
 8008754:	3702      	adds	r7, #2
 8008756:	0023      	movs	r3, r4
 8008758:	2200      	movs	r2, #0
 800875a:	3343      	adds	r3, #67	; 0x43
 800875c:	701a      	strb	r2, [r3, #0]
 800875e:	6863      	ldr	r3, [r4, #4]
 8008760:	60a3      	str	r3, [r4, #8]
 8008762:	2b00      	cmp	r3, #0
 8008764:	db03      	blt.n	800876e <_printf_i+0xea>
 8008766:	2104      	movs	r1, #4
 8008768:	6822      	ldr	r2, [r4, #0]
 800876a:	438a      	bics	r2, r1
 800876c:	6022      	str	r2, [r4, #0]
 800876e:	2d00      	cmp	r5, #0
 8008770:	d102      	bne.n	8008778 <_printf_i+0xf4>
 8008772:	9e04      	ldr	r6, [sp, #16]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d00c      	beq.n	8008792 <_printf_i+0x10e>
 8008778:	9e04      	ldr	r6, [sp, #16]
 800877a:	0028      	movs	r0, r5
 800877c:	0039      	movs	r1, r7
 800877e:	f7f7 fd63 	bl	8000248 <__aeabi_uidivmod>
 8008782:	9b03      	ldr	r3, [sp, #12]
 8008784:	3e01      	subs	r6, #1
 8008786:	5c5b      	ldrb	r3, [r3, r1]
 8008788:	7033      	strb	r3, [r6, #0]
 800878a:	002b      	movs	r3, r5
 800878c:	0005      	movs	r5, r0
 800878e:	429f      	cmp	r7, r3
 8008790:	d9f3      	bls.n	800877a <_printf_i+0xf6>
 8008792:	2f08      	cmp	r7, #8
 8008794:	d109      	bne.n	80087aa <_printf_i+0x126>
 8008796:	6823      	ldr	r3, [r4, #0]
 8008798:	07db      	lsls	r3, r3, #31
 800879a:	d506      	bpl.n	80087aa <_printf_i+0x126>
 800879c:	6862      	ldr	r2, [r4, #4]
 800879e:	6923      	ldr	r3, [r4, #16]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	dc02      	bgt.n	80087aa <_printf_i+0x126>
 80087a4:	2330      	movs	r3, #48	; 0x30
 80087a6:	3e01      	subs	r6, #1
 80087a8:	7033      	strb	r3, [r6, #0]
 80087aa:	9b04      	ldr	r3, [sp, #16]
 80087ac:	1b9b      	subs	r3, r3, r6
 80087ae:	6123      	str	r3, [r4, #16]
 80087b0:	9b07      	ldr	r3, [sp, #28]
 80087b2:	0021      	movs	r1, r4
 80087b4:	9300      	str	r3, [sp, #0]
 80087b6:	9805      	ldr	r0, [sp, #20]
 80087b8:	9b06      	ldr	r3, [sp, #24]
 80087ba:	aa09      	add	r2, sp, #36	; 0x24
 80087bc:	f7ff fef2 	bl	80085a4 <_printf_common>
 80087c0:	3001      	adds	r0, #1
 80087c2:	d147      	bne.n	8008854 <_printf_i+0x1d0>
 80087c4:	2001      	movs	r0, #1
 80087c6:	4240      	negs	r0, r0
 80087c8:	b00b      	add	sp, #44	; 0x2c
 80087ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087cc:	2220      	movs	r2, #32
 80087ce:	6809      	ldr	r1, [r1, #0]
 80087d0:	430a      	orrs	r2, r1
 80087d2:	6022      	str	r2, [r4, #0]
 80087d4:	2278      	movs	r2, #120	; 0x78
 80087d6:	4932      	ldr	r1, [pc, #200]	; (80088a0 <_printf_i+0x21c>)
 80087d8:	9103      	str	r1, [sp, #12]
 80087da:	0021      	movs	r1, r4
 80087dc:	3145      	adds	r1, #69	; 0x45
 80087de:	700a      	strb	r2, [r1, #0]
 80087e0:	6819      	ldr	r1, [r3, #0]
 80087e2:	6822      	ldr	r2, [r4, #0]
 80087e4:	c920      	ldmia	r1!, {r5}
 80087e6:	0610      	lsls	r0, r2, #24
 80087e8:	d402      	bmi.n	80087f0 <_printf_i+0x16c>
 80087ea:	0650      	lsls	r0, r2, #25
 80087ec:	d500      	bpl.n	80087f0 <_printf_i+0x16c>
 80087ee:	b2ad      	uxth	r5, r5
 80087f0:	6019      	str	r1, [r3, #0]
 80087f2:	07d3      	lsls	r3, r2, #31
 80087f4:	d502      	bpl.n	80087fc <_printf_i+0x178>
 80087f6:	2320      	movs	r3, #32
 80087f8:	4313      	orrs	r3, r2
 80087fa:	6023      	str	r3, [r4, #0]
 80087fc:	2710      	movs	r7, #16
 80087fe:	2d00      	cmp	r5, #0
 8008800:	d1a9      	bne.n	8008756 <_printf_i+0xd2>
 8008802:	2220      	movs	r2, #32
 8008804:	6823      	ldr	r3, [r4, #0]
 8008806:	4393      	bics	r3, r2
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	e7a4      	b.n	8008756 <_printf_i+0xd2>
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	680d      	ldr	r5, [r1, #0]
 8008810:	1d10      	adds	r0, r2, #4
 8008812:	6949      	ldr	r1, [r1, #20]
 8008814:	6018      	str	r0, [r3, #0]
 8008816:	6813      	ldr	r3, [r2, #0]
 8008818:	062e      	lsls	r6, r5, #24
 800881a:	d501      	bpl.n	8008820 <_printf_i+0x19c>
 800881c:	6019      	str	r1, [r3, #0]
 800881e:	e002      	b.n	8008826 <_printf_i+0x1a2>
 8008820:	066d      	lsls	r5, r5, #25
 8008822:	d5fb      	bpl.n	800881c <_printf_i+0x198>
 8008824:	8019      	strh	r1, [r3, #0]
 8008826:	2300      	movs	r3, #0
 8008828:	9e04      	ldr	r6, [sp, #16]
 800882a:	6123      	str	r3, [r4, #16]
 800882c:	e7c0      	b.n	80087b0 <_printf_i+0x12c>
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	1d11      	adds	r1, r2, #4
 8008832:	6019      	str	r1, [r3, #0]
 8008834:	6816      	ldr	r6, [r2, #0]
 8008836:	2100      	movs	r1, #0
 8008838:	0030      	movs	r0, r6
 800883a:	6862      	ldr	r2, [r4, #4]
 800883c:	f000 f858 	bl	80088f0 <memchr>
 8008840:	2800      	cmp	r0, #0
 8008842:	d001      	beq.n	8008848 <_printf_i+0x1c4>
 8008844:	1b80      	subs	r0, r0, r6
 8008846:	6060      	str	r0, [r4, #4]
 8008848:	6863      	ldr	r3, [r4, #4]
 800884a:	6123      	str	r3, [r4, #16]
 800884c:	2300      	movs	r3, #0
 800884e:	9a04      	ldr	r2, [sp, #16]
 8008850:	7013      	strb	r3, [r2, #0]
 8008852:	e7ad      	b.n	80087b0 <_printf_i+0x12c>
 8008854:	0032      	movs	r2, r6
 8008856:	6923      	ldr	r3, [r4, #16]
 8008858:	9906      	ldr	r1, [sp, #24]
 800885a:	9805      	ldr	r0, [sp, #20]
 800885c:	9d07      	ldr	r5, [sp, #28]
 800885e:	47a8      	blx	r5
 8008860:	3001      	adds	r0, #1
 8008862:	d0af      	beq.n	80087c4 <_printf_i+0x140>
 8008864:	6823      	ldr	r3, [r4, #0]
 8008866:	079b      	lsls	r3, r3, #30
 8008868:	d415      	bmi.n	8008896 <_printf_i+0x212>
 800886a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800886c:	68e0      	ldr	r0, [r4, #12]
 800886e:	4298      	cmp	r0, r3
 8008870:	daaa      	bge.n	80087c8 <_printf_i+0x144>
 8008872:	0018      	movs	r0, r3
 8008874:	e7a8      	b.n	80087c8 <_printf_i+0x144>
 8008876:	0022      	movs	r2, r4
 8008878:	2301      	movs	r3, #1
 800887a:	9906      	ldr	r1, [sp, #24]
 800887c:	9805      	ldr	r0, [sp, #20]
 800887e:	9e07      	ldr	r6, [sp, #28]
 8008880:	3219      	adds	r2, #25
 8008882:	47b0      	blx	r6
 8008884:	3001      	adds	r0, #1
 8008886:	d09d      	beq.n	80087c4 <_printf_i+0x140>
 8008888:	3501      	adds	r5, #1
 800888a:	68e3      	ldr	r3, [r4, #12]
 800888c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800888e:	1a9b      	subs	r3, r3, r2
 8008890:	42ab      	cmp	r3, r5
 8008892:	dcf0      	bgt.n	8008876 <_printf_i+0x1f2>
 8008894:	e7e9      	b.n	800886a <_printf_i+0x1e6>
 8008896:	2500      	movs	r5, #0
 8008898:	e7f7      	b.n	800888a <_printf_i+0x206>
 800889a:	46c0      	nop			; (mov r8, r8)
 800889c:	08008c1d 	.word	0x08008c1d
 80088a0:	08008c2e 	.word	0x08008c2e

080088a4 <memmove>:
 80088a4:	b510      	push	{r4, lr}
 80088a6:	4288      	cmp	r0, r1
 80088a8:	d902      	bls.n	80088b0 <memmove+0xc>
 80088aa:	188b      	adds	r3, r1, r2
 80088ac:	4298      	cmp	r0, r3
 80088ae:	d303      	bcc.n	80088b8 <memmove+0x14>
 80088b0:	2300      	movs	r3, #0
 80088b2:	e007      	b.n	80088c4 <memmove+0x20>
 80088b4:	5c8b      	ldrb	r3, [r1, r2]
 80088b6:	5483      	strb	r3, [r0, r2]
 80088b8:	3a01      	subs	r2, #1
 80088ba:	d2fb      	bcs.n	80088b4 <memmove+0x10>
 80088bc:	bd10      	pop	{r4, pc}
 80088be:	5ccc      	ldrb	r4, [r1, r3]
 80088c0:	54c4      	strb	r4, [r0, r3]
 80088c2:	3301      	adds	r3, #1
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d1fa      	bne.n	80088be <memmove+0x1a>
 80088c8:	e7f8      	b.n	80088bc <memmove+0x18>
	...

080088cc <_sbrk_r>:
 80088cc:	2300      	movs	r3, #0
 80088ce:	b570      	push	{r4, r5, r6, lr}
 80088d0:	4d06      	ldr	r5, [pc, #24]	; (80088ec <_sbrk_r+0x20>)
 80088d2:	0004      	movs	r4, r0
 80088d4:	0008      	movs	r0, r1
 80088d6:	602b      	str	r3, [r5, #0]
 80088d8:	f7f8 fffc 	bl	80018d4 <_sbrk>
 80088dc:	1c43      	adds	r3, r0, #1
 80088de:	d103      	bne.n	80088e8 <_sbrk_r+0x1c>
 80088e0:	682b      	ldr	r3, [r5, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d000      	beq.n	80088e8 <_sbrk_r+0x1c>
 80088e6:	6023      	str	r3, [r4, #0]
 80088e8:	bd70      	pop	{r4, r5, r6, pc}
 80088ea:	46c0      	nop			; (mov r8, r8)
 80088ec:	200004e8 	.word	0x200004e8

080088f0 <memchr>:
 80088f0:	b2c9      	uxtb	r1, r1
 80088f2:	1882      	adds	r2, r0, r2
 80088f4:	4290      	cmp	r0, r2
 80088f6:	d101      	bne.n	80088fc <memchr+0xc>
 80088f8:	2000      	movs	r0, #0
 80088fa:	4770      	bx	lr
 80088fc:	7803      	ldrb	r3, [r0, #0]
 80088fe:	428b      	cmp	r3, r1
 8008900:	d0fb      	beq.n	80088fa <memchr+0xa>
 8008902:	3001      	adds	r0, #1
 8008904:	e7f6      	b.n	80088f4 <memchr+0x4>

08008906 <memcpy>:
 8008906:	2300      	movs	r3, #0
 8008908:	b510      	push	{r4, lr}
 800890a:	429a      	cmp	r2, r3
 800890c:	d100      	bne.n	8008910 <memcpy+0xa>
 800890e:	bd10      	pop	{r4, pc}
 8008910:	5ccc      	ldrb	r4, [r1, r3]
 8008912:	54c4      	strb	r4, [r0, r3]
 8008914:	3301      	adds	r3, #1
 8008916:	e7f8      	b.n	800890a <memcpy+0x4>

08008918 <_realloc_r>:
 8008918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800891a:	0007      	movs	r7, r0
 800891c:	000e      	movs	r6, r1
 800891e:	0014      	movs	r4, r2
 8008920:	2900      	cmp	r1, #0
 8008922:	d105      	bne.n	8008930 <_realloc_r+0x18>
 8008924:	0011      	movs	r1, r2
 8008926:	f7ff fc49 	bl	80081bc <_malloc_r>
 800892a:	0005      	movs	r5, r0
 800892c:	0028      	movs	r0, r5
 800892e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008930:	2a00      	cmp	r2, #0
 8008932:	d103      	bne.n	800893c <_realloc_r+0x24>
 8008934:	f7ff fbd6 	bl	80080e4 <_free_r>
 8008938:	0025      	movs	r5, r4
 800893a:	e7f7      	b.n	800892c <_realloc_r+0x14>
 800893c:	f000 f81b 	bl	8008976 <_malloc_usable_size_r>
 8008940:	9001      	str	r0, [sp, #4]
 8008942:	4284      	cmp	r4, r0
 8008944:	d803      	bhi.n	800894e <_realloc_r+0x36>
 8008946:	0035      	movs	r5, r6
 8008948:	0843      	lsrs	r3, r0, #1
 800894a:	42a3      	cmp	r3, r4
 800894c:	d3ee      	bcc.n	800892c <_realloc_r+0x14>
 800894e:	0021      	movs	r1, r4
 8008950:	0038      	movs	r0, r7
 8008952:	f7ff fc33 	bl	80081bc <_malloc_r>
 8008956:	1e05      	subs	r5, r0, #0
 8008958:	d0e8      	beq.n	800892c <_realloc_r+0x14>
 800895a:	9b01      	ldr	r3, [sp, #4]
 800895c:	0022      	movs	r2, r4
 800895e:	429c      	cmp	r4, r3
 8008960:	d900      	bls.n	8008964 <_realloc_r+0x4c>
 8008962:	001a      	movs	r2, r3
 8008964:	0031      	movs	r1, r6
 8008966:	0028      	movs	r0, r5
 8008968:	f7ff ffcd 	bl	8008906 <memcpy>
 800896c:	0031      	movs	r1, r6
 800896e:	0038      	movs	r0, r7
 8008970:	f7ff fbb8 	bl	80080e4 <_free_r>
 8008974:	e7da      	b.n	800892c <_realloc_r+0x14>

08008976 <_malloc_usable_size_r>:
 8008976:	1f0b      	subs	r3, r1, #4
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	1f18      	subs	r0, r3, #4
 800897c:	2b00      	cmp	r3, #0
 800897e:	da01      	bge.n	8008984 <_malloc_usable_size_r+0xe>
 8008980:	580b      	ldr	r3, [r1, r0]
 8008982:	18c0      	adds	r0, r0, r3
 8008984:	4770      	bx	lr
	...

08008988 <_init>:
 8008988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800898a:	46c0      	nop			; (mov r8, r8)
 800898c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800898e:	bc08      	pop	{r3}
 8008990:	469e      	mov	lr, r3
 8008992:	4770      	bx	lr

08008994 <_fini>:
 8008994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008996:	46c0      	nop			; (mov r8, r8)
 8008998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800899a:	bc08      	pop	{r3}
 800899c:	469e      	mov	lr, r3
 800899e:	4770      	bx	lr
