Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Sep 10 12:17:35 2017
| Host         : timbox running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file factorise_timing_summary_routed.rpt -rpx factorise_timing_summary_routed.rpx
| Design       : factorise
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: s_sendresult_mux_priority_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sendmessage_i/s_busy_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.144        0.000                      0                23848        0.043        0.000                      0                23848        4.500        0.000                       0                 11035  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.144        0.000                      0                23848        0.043        0.000                      0                23848        4.500        0.000                       0                 11035  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[43].DivTestX/s_bottom_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.642ns (6.486%)  route 9.256ns (93.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.256    14.848    GEN_DivTest[43].DivTestX/s_divtest_trigger_reg_0
    SLICE_X27Y120        LUT4 (Prop_lut4_I3_O)        0.124    14.972 r  GEN_DivTest[43].DivTestX/s_bottom[58]_i_1__8/O
                         net (fo=1, routed)           0.000    14.972    GEN_DivTest[43].DivTestX/s_bottom[58]_i_1__8_n_0
    SLICE_X27Y120        FDRE                                         r  GEN_DivTest[43].DivTestX/s_bottom_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.601    14.942    GEN_DivTest[43].DivTestX/CLK
    SLICE_X27Y120        FDRE                                         r  GEN_DivTest[43].DivTestX/s_bottom_reg[58]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X27Y120        FDRE (Setup_fdre_C_D)        0.029    15.116    GEN_DivTest[43].DivTestX/s_bottom_reg[58]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[48].DivTestX/s_bottom_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.642ns (6.572%)  route 9.127ns (93.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.127    14.718    GEN_DivTest[48].DivTestX/s_divtest_trigger_reg_0
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.124    14.842 r  GEN_DivTest[48].DivTestX/s_bottom[24]_i_1__43/O
                         net (fo=1, routed)           0.000    14.842    GEN_DivTest[48].DivTestX/s_bottom[24]_i_1__43_n_0
    SLICE_X46Y94         FDRE                                         r  GEN_DivTest[48].DivTestX/s_bottom_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.438    14.779    GEN_DivTest[48].DivTestX/CLK
    SLICE_X46Y94         FDRE                                         r  GEN_DivTest[48].DivTestX/s_bottom_reg[24]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y94         FDRE (Setup_fdre_C_D)        0.077    15.000    GEN_DivTest[48].DivTestX/s_bottom_reg[24]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[43].DivTestX/s_inter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 0.642ns (6.490%)  route 9.250ns (93.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.250    14.841    GEN_DivTest[43].DivTestX/s_divtest_trigger_reg_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I2_O)        0.124    14.965 r  GEN_DivTest[43].DivTestX/s_inter[21]_i_1__10/O
                         net (fo=1, routed)           0.000    14.965    GEN_DivTest[43].DivTestX/s_inter[21]_i_1__10_n_0
    SLICE_X27Y112        FDRE                                         r  GEN_DivTest[43].DivTestX/s_inter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.608    14.949    GEN_DivTest[43].DivTestX/CLK
    SLICE_X27Y112        FDRE                                         r  GEN_DivTest[43].DivTestX/s_inter_reg[21]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X27Y112        FDRE (Setup_fdre_C_D)        0.031    15.125    GEN_DivTest[43].DivTestX/s_inter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -14.965    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[43].DivTestX/s_bottom_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 0.642ns (6.502%)  route 9.232ns (93.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.232    14.824    GEN_DivTest[43].DivTestX/s_divtest_trigger_reg_0
    SLICE_X28Y119        LUT4 (Prop_lut4_I3_O)        0.124    14.948 r  GEN_DivTest[43].DivTestX/s_bottom[52]_i_1__8/O
                         net (fo=1, routed)           0.000    14.948    GEN_DivTest[43].DivTestX/s_bottom[52]_i_1__8_n_0
    SLICE_X28Y119        FDRE                                         r  GEN_DivTest[43].DivTestX/s_bottom_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.600    14.941    GEN_DivTest[43].DivTestX/CLK
    SLICE_X28Y119        FDRE                                         r  GEN_DivTest[43].DivTestX/s_bottom_reg[52]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X28Y119        FDRE (Setup_fdre_C_D)        0.031    15.117    GEN_DivTest[43].DivTestX/s_bottom_reg[52]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[48].DivTestX/s_bottom_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 0.642ns (6.579%)  route 9.117ns (93.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.117    14.708    GEN_DivTest[48].DivTestX/s_divtest_trigger_reg_0
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.124    14.832 r  GEN_DivTest[48].DivTestX/s_bottom[25]_i_1__43/O
                         net (fo=1, routed)           0.000    14.832    GEN_DivTest[48].DivTestX/s_bottom[25]_i_1__43_n_0
    SLICE_X46Y94         FDRE                                         r  GEN_DivTest[48].DivTestX/s_bottom_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.438    14.779    GEN_DivTest[48].DivTestX/CLK
    SLICE_X46Y94         FDRE                                         r  GEN_DivTest[48].DivTestX/s_bottom_reg[25]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y94         FDRE (Setup_fdre_C_D)        0.081    15.004    GEN_DivTest[48].DivTestX/s_bottom_reg[25]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[27].DivTestX/s_bottom_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.868ns  (logic 0.642ns (6.506%)  route 9.226ns (93.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.226    14.818    GEN_DivTest[27].DivTestX/s_divtest_trigger_reg_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I3_O)        0.124    14.942 r  GEN_DivTest[27].DivTestX/s_bottom[66]_i_1__0/O
                         net (fo=1, routed)           0.000    14.942    GEN_DivTest[27].DivTestX/s_bottom[66]_i_1__0_n_0
    SLICE_X31Y118        FDRE                                         r  GEN_DivTest[27].DivTestX/s_bottom_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.599    14.940    GEN_DivTest[27].DivTestX/CLK
    SLICE_X31Y118        FDRE                                         r  GEN_DivTest[27].DivTestX/s_bottom_reg[66]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X31Y118        FDRE (Setup_fdre_C_D)        0.031    15.116    GEN_DivTest[27].DivTestX/s_bottom_reg[66]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.942    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[43].DivTestX/s_inter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.920ns  (logic 0.670ns (6.754%)  route 9.250ns (93.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.250    14.841    GEN_DivTest[43].DivTestX/s_divtest_trigger_reg_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I2_O)        0.152    14.993 r  GEN_DivTest[43].DivTestX/s_inter[25]_i_1__10/O
                         net (fo=1, routed)           0.000    14.993    GEN_DivTest[43].DivTestX/s_inter[25]_i_1__10_n_0
    SLICE_X27Y112        FDRE                                         r  GEN_DivTest[43].DivTestX/s_inter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.608    14.949    GEN_DivTest[43].DivTestX/CLK
    SLICE_X27Y112        FDRE                                         r  GEN_DivTest[43].DivTestX/s_inter_reg[25]/C
                         clock pessimism              0.180    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X27Y112        FDRE (Setup_fdre_C_D)        0.075    15.169    GEN_DivTest[43].DivTestX/s_inter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[47].DivTestX/s_inter_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.865ns  (logic 0.642ns (6.508%)  route 9.223ns (93.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.223    14.814    GEN_DivTest[47].DivTestX/s_divtest_trigger_reg_0
    SLICE_X41Y116        LUT3 (Prop_lut3_I2_O)        0.124    14.938 r  GEN_DivTest[47].DivTestX/s_inter[56]_i_1__40/O
                         net (fo=1, routed)           0.000    14.938    GEN_DivTest[47].DivTestX/s_inter[56]_i_1__40_n_0
    SLICE_X41Y116        FDRE                                         r  GEN_DivTest[47].DivTestX/s_inter_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.602    14.943    GEN_DivTest[47].DivTestX/CLK
    SLICE_X41Y116        FDRE                                         r  GEN_DivTest[47].DivTestX/s_inter_reg[56]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X41Y116        FDRE (Setup_fdre_C_D)        0.029    15.117    GEN_DivTest[47].DivTestX/s_inter_reg[56]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[43].DivTestX/s_bottom_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.857ns  (logic 0.642ns (6.513%)  route 9.215ns (93.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.215    14.806    GEN_DivTest[43].DivTestX/s_divtest_trigger_reg_0
    SLICE_X28Y121        LUT4 (Prop_lut4_I3_O)        0.124    14.930 r  GEN_DivTest[43].DivTestX/s_bottom[54]_i_1__8/O
                         net (fo=1, routed)           0.000    14.930    GEN_DivTest[43].DivTestX/s_bottom[54]_i_1__8_n_0
    SLICE_X28Y121        FDRE                                         r  GEN_DivTest[43].DivTestX/s_bottom_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.599    14.940    GEN_DivTest[43].DivTestX/CLK
    SLICE_X28Y121        FDRE                                         r  GEN_DivTest[43].DivTestX/s_bottom_reg[54]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X28Y121        FDRE (Setup_fdre_C_D)        0.029    15.114    GEN_DivTest[43].DivTestX/s_bottom_reg[54]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.930    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 s_divtest_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[55].DivTestX/s_inter_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 0.642ns (6.487%)  route 9.255ns (93.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  s_divtest_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  s_divtest_trigger_reg/Q
                         net (fo=9093, routed)        9.255    14.847    GEN_DivTest[55].DivTestX/s_divtest_trigger_reg_0
    SLICE_X12Y118        LUT3 (Prop_lut3_I2_O)        0.124    14.971 r  GEN_DivTest[55].DivTestX/s_inter[50]_i_1__11/O
                         net (fo=1, routed)           0.000    14.971    GEN_DivTest[55].DivTestX/s_inter[50]_i_1__11_n_0
    SLICE_X12Y118        FDRE                                         r  GEN_DivTest[55].DivTestX/s_inter_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       1.605    14.946    GEN_DivTest[55].DivTestX/CLK
    SLICE_X12Y118        FDRE                                         r  GEN_DivTest[55].DivTestX/s_inter_reg[50]/C
                         clock pessimism              0.180    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)        0.077    15.168    GEN_DivTest[55].DivTestX/s_inter_reg[50]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -14.971    
  -------------------------------------------------------------------
                         slack                                  0.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 GEN_DivTest[61].DivTestX/s_bottom_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[61].DivTestX/s_bottom_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.994%)  route 0.218ns (51.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.558     1.441    GEN_DivTest[61].DivTestX/CLK
    SLICE_X38Y87         FDRE                                         r  GEN_DivTest[61].DivTestX/s_bottom_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  GEN_DivTest[61].DivTestX/s_bottom_reg[51]/Q
                         net (fo=5, routed)           0.218     1.823    GEN_DivTest[61].DivTestX/s_bottom_reg_n_0_[51]
    SLICE_X34Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.868 r  GEN_DivTest[61].DivTestX/s_bottom[52]_i_1/O
                         net (fo=1, routed)           0.000     1.868    GEN_DivTest[61].DivTestX/p_2_in__1[52]
    SLICE_X34Y88         FDRE                                         r  GEN_DivTest[61].DivTestX/s_bottom_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.826     1.954    GEN_DivTest[61].DivTestX/CLK
    SLICE_X34Y88         FDRE                                         r  GEN_DivTest[61].DivTestX/s_bottom_reg[52]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.120     1.825    GEN_DivTest[61].DivTestX/s_bottom_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 GEN_DivTest[61].DivTestX/s_bottom_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[61].DivTestX/s_bottom_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.411%)  route 0.223ns (51.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.558     1.441    GEN_DivTest[61].DivTestX/CLK
    SLICE_X34Y88         FDRE                                         r  GEN_DivTest[61].DivTestX/s_bottom_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  GEN_DivTest[61].DivTestX/s_bottom_reg[52]/Q
                         net (fo=5, routed)           0.223     1.828    GEN_DivTest[61].DivTestX/s_bottom_reg_n_0_[52]
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.873 r  GEN_DivTest[61].DivTestX/s_bottom[51]_i_1/O
                         net (fo=1, routed)           0.000     1.873    GEN_DivTest[61].DivTestX/p_2_in__1[51]
    SLICE_X38Y87         FDRE                                         r  GEN_DivTest[61].DivTestX/s_bottom_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.825     1.953    GEN_DivTest[61].DivTestX/CLK
    SLICE_X38Y87         FDRE                                         r  GEN_DivTest[61].DivTestX/s_bottom_reg[51]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.121     1.825    GEN_DivTest[61].DivTestX/s_bottom_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 GEN_DivTest[20].DivTestX/s_bottom_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[20].DivTestX/s_bottom_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.256ns (59.752%)  route 0.172ns (40.248%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.567     1.450    GEN_DivTest[20].DivTestX/CLK
    SLICE_X55Y49         FDRE                                         r  GEN_DivTest[20].DivTestX/s_bottom_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  GEN_DivTest[20].DivTestX/s_bottom_shift_reg[4]/Q
                         net (fo=6, routed)           0.172     1.764    GEN_DivTest[20].DivTestX/s_bottom_shift_reg__0[4]
    SLICE_X55Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  GEN_DivTest[20].DivTestX/s_bottom_shift[6]_i_4__21/O
                         net (fo=1, routed)           0.000     1.809    GEN_DivTest[20].DivTestX/s_bottom_shift[6]_i_4__21_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.879 r  GEN_DivTest[20].DivTestX/s_bottom_shift_reg[6]_i_2__21/O[0]
                         net (fo=1, routed)           0.000     1.879    GEN_DivTest[20].DivTestX/s_bottom_shift__5__1[5]
    SLICE_X55Y50         FDRE                                         r  GEN_DivTest[20].DivTestX/s_bottom_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.835     1.963    GEN_DivTest[20].DivTestX/CLK
    SLICE_X55Y50         FDRE                                         r  GEN_DivTest[20].DivTestX/s_bottom_shift_reg[5]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    GEN_DivTest[20].DivTestX/s_bottom_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 GEN_DivTest[23].DivTestX/s_bottom_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[23].DivTestX/s_bottom_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.478%)  route 0.223ns (54.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.550     1.433    GEN_DivTest[23].DivTestX/CLK
    SLICE_X33Y24         FDRE                                         r  GEN_DivTest[23].DivTestX/s_bottom_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  GEN_DivTest[23].DivTestX/s_bottom_reg[41]/Q
                         net (fo=5, routed)           0.223     1.797    GEN_DivTest[23].DivTestX/s_bottom_reg_n_0_[41]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.842 r  GEN_DivTest[23].DivTestX/s_bottom[40]_i_1__18/O
                         net (fo=1, routed)           0.000     1.842    GEN_DivTest[23].DivTestX/s_bottom[40]_i_1__18_n_0
    SLICE_X37Y23         FDRE                                         r  GEN_DivTest[23].DivTestX/s_bottom_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.817     1.944    GEN_DivTest[23].DivTestX/CLK
    SLICE_X37Y23         FDRE                                         r  GEN_DivTest[23].DivTestX/s_bottom_reg[40]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.092     1.787    GEN_DivTest[23].DivTestX/s_bottom_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 GEN_DivTest[56].DivTestX/s_bottom_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[56].DivTestX/s_bottom_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.253%)  route 0.157ns (45.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.676     1.560    GEN_DivTest[56].DivTestX/CLK
    SLICE_X1Y101         FDRE                                         r  GEN_DivTest[56].DivTestX/s_bottom_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  GEN_DivTest[56].DivTestX/s_bottom_reg[17]/Q
                         net (fo=5, routed)           0.157     1.857    GEN_DivTest[56].DivTestX/s_bottom_reg_n_0_[17]
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.902 r  GEN_DivTest[56].DivTestX/s_bottom[16]_i_1__10/O
                         net (fo=1, routed)           0.000     1.902    GEN_DivTest[56].DivTestX/s_bottom[16]_i_1__10_n_0
    SLICE_X1Y99          FDRE                                         r  GEN_DivTest[56].DivTestX/s_bottom_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.864     1.992    GEN_DivTest[56].DivTestX/CLK
    SLICE_X1Y99          FDRE                                         r  GEN_DivTest[56].DivTestX/s_bottom_reg[16]/C
                         clock pessimism             -0.249     1.743    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.092     1.835    GEN_DivTest[56].DivTestX/s_bottom_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 GEN_DivTest[9].DivTestX/s_bottom_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[9].DivTestX/s_bottom_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.864%)  route 0.238ns (56.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.557     1.440    GEN_DivTest[9].DivTestX/CLK
    SLICE_X37Y64         FDRE                                         r  GEN_DivTest[9].DivTestX/s_bottom_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  GEN_DivTest[9].DivTestX/s_bottom_reg[11]/Q
                         net (fo=5, routed)           0.238     1.819    GEN_DivTest[9].DivTestX/s_bottom_reg_n_0_[11]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.864 r  GEN_DivTest[9].DivTestX/s_bottom[12]_i_1__51/O
                         net (fo=1, routed)           0.000     1.864    GEN_DivTest[9].DivTestX/s_bottom[12]_i_1__51_n_0
    SLICE_X35Y62         FDRE                                         r  GEN_DivTest[9].DivTestX/s_bottom_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.824     1.952    GEN_DivTest[9].DivTestX/CLK
    SLICE_X35Y62         FDRE                                         r  GEN_DivTest[9].DivTestX/s_bottom_reg[12]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.091     1.794    GEN_DivTest[9].DivTestX/s_bottom_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_i/UART_0/U0/RX/s_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.523%)  route 0.262ns (61.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.567     1.450    uart_i/UART_0/U0/RX/clk
    SLICE_X8Y2           FDRE                                         r  uart_i/UART_0/U0/RX/s_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_i/UART_0/U0/RX/s_dout_reg[3]/Q
                         net (fo=2, routed)           0.262     1.876    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[3]
    RAMB36_X0Y1          FIFO36E1                                     r  uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.878     2.006    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB36_X0Y1          FIFO36E1                                     r  uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     1.804    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 GEN_DivTest[9].DivTestX/s_bottom_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[9].DivTestX/s_bottom_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.769%)  route 0.249ns (57.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.556     1.439    GEN_DivTest[9].DivTestX/CLK
    SLICE_X35Y63         FDRE                                         r  GEN_DivTest[9].DivTestX/s_bottom_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  GEN_DivTest[9].DivTestX/s_bottom_reg[23]/Q
                         net (fo=5, routed)           0.249     1.829    GEN_DivTest[9].DivTestX/s_bottom_reg_n_0_[23]
    SLICE_X36Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.874 r  GEN_DivTest[9].DivTestX/s_bottom[22]_i_1__51/O
                         net (fo=1, routed)           0.000     1.874    GEN_DivTest[9].DivTestX/s_bottom[22]_i_1__51_n_0
    SLICE_X36Y64         FDRE                                         r  GEN_DivTest[9].DivTestX/s_bottom_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.824     1.952    GEN_DivTest[9].DivTestX/CLK
    SLICE_X36Y64         FDRE                                         r  GEN_DivTest[9].DivTestX/s_bottom_reg[22]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.092     1.795    GEN_DivTest[9].DivTestX/s_bottom_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 GEN_DivTest[23].DivTestX/FSM_onehot_v_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[23].DivTestX/s_bottom_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.521%)  route 0.251ns (57.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.553     1.436    GEN_DivTest[23].DivTestX/CLK
    SLICE_X39Y27         FDRE                                         r  GEN_DivTest[23].DivTestX/FSM_onehot_v_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  GEN_DivTest[23].DivTestX/FSM_onehot_v_state_reg[1]/Q
                         net (fo=79, routed)          0.251     1.829    GEN_DivTest[23].DivTestX/FSM_onehot_v_state_reg_n_0_[1]
    SLICE_X35Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.874 r  GEN_DivTest[23].DivTestX/s_bottom[61]_i_1__18/O
                         net (fo=1, routed)           0.000     1.874    GEN_DivTest[23].DivTestX/s_bottom[61]_i_1__18_n_0
    SLICE_X35Y26         FDRE                                         r  GEN_DivTest[23].DivTestX/s_bottom_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.816     1.943    GEN_DivTest[23].DivTestX/CLK
    SLICE_X35Y26         FDRE                                         r  GEN_DivTest[23].DivTestX/s_bottom_reg[61]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.092     1.786    GEN_DivTest[23].DivTestX/s_bottom_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 GEN_DivTest[0].DivTestX/s_bottom_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[0].DivTestX/s_bottom_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (47.019%)  route 0.236ns (52.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.558     1.441    GEN_DivTest[0].DivTestX/CLK
    SLICE_X34Y36         FDRE                                         r  GEN_DivTest[0].DivTestX/s_bottom_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  GEN_DivTest[0].DivTestX/s_bottom_reg[16]/Q
                         net (fo=5, routed)           0.236     1.841    GEN_DivTest[0].DivTestX/s_bottom_reg_n_0_[16]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.886 r  GEN_DivTest[0].DivTestX/s_bottom[17]_i_1__60/O
                         net (fo=1, routed)           0.000     1.886    GEN_DivTest[0].DivTestX/s_bottom[17]_i_1__60_n_0
    SLICE_X37Y34         FDRE                                         r  GEN_DivTest[0].DivTestX/s_bottom_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11034, routed)       0.826     1.953    GEN_DivTest[0].DivTestX/CLK
    SLICE_X37Y34         FDRE                                         r  GEN_DivTest[0].DivTestX/s_bottom_reg[17]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.092     1.796    GEN_DivTest[0].DivTestX/s_bottom_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    stringsrom_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    stringsrom_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y1    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y1    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y0    uart_i/UART_0/U0/fifo_tx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y0    uart_i/UART_0/U0/fifo_tx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y58   GEN_DivTest[20].DivTestX/s_bottom_reg[39]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y119  GEN_DivTest[43].DivTestX/s_bottom_reg[50]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y119  GEN_DivTest[43].DivTestX/s_bottom_reg[51]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y119  GEN_DivTest[43].DivTestX/s_bottom_reg[52]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y120  GEN_DivTest[43].DivTestX/s_bottom_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y121  GEN_DivTest[43].DivTestX/s_bottom_reg[61]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y121  GEN_DivTest[43].DivTestX/s_bottom_reg[66]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y121  GEN_DivTest[43].DivTestX/s_bottom_reg[68]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y121  GEN_DivTest[43].DivTestX/s_bottom_reg[69]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y119  GEN_DivTest[43].DivTestX/s_inter_reg[45]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y119  GEN_DivTest[43].DivTestX/s_inter_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y58   GEN_DivTest[20].DivTestX/s_bottom_reg[39]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y47   GEN_DivTest[20].DivTestX/s_bottom_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y56   GEN_DivTest[20].DivTestX/s_bottom_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y56   GEN_DivTest[20].DivTestX/s_bottom_reg[43]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y58   GEN_DivTest[20].DivTestX/s_bottom_reg[44]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y58   GEN_DivTest[20].DivTestX/s_bottom_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y58   GEN_DivTest[20].DivTestX/s_bottom_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y58   GEN_DivTest[20].DivTestX/s_bottom_reg[47]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y58   GEN_DivTest[20].DivTestX/s_bottom_reg[48]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y58   GEN_DivTest[20].DivTestX/s_bottom_reg[49]/C



