{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:33:08 2017 " "Info: Processing started: Fri Jun 02 09:33:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkControl " "Info: Assuming node \"clkControl\" is an undefined clock" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 14 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkControl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_100MHz " "Info: Assuming node \"CLK_100MHz\" is an undefined clock" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_100MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u000\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u000\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u000\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u0\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u0\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u0\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:u3\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:u3\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkControl register connector:net\|receiver:u0\|cnt\[30\] register connector:net\|receiver:u0\|datatemp\[87\] 109.48 MHz 9.134 ns Internal " "Info: Clock \"clkControl\" has Internal fmax of 109.48 MHz between source register \"connector:net\|receiver:u0\|cnt\[30\]\" and destination register \"connector:net\|receiver:u0\|datatemp\[87\]\" (period= 9.134 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.870 ns + Longest register register " "Info: + Longest register to register delay is 8.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns connector:net\|receiver:u0\|cnt\[30\] 1 REG LCFF_X59_Y40_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y40_N1; Fanout = 4; REG Node = 'connector:net\|receiver:u0\|cnt\[30\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { connector:net|receiver:u0|cnt[30] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.529 ns) 2.349 ns connector:net\|receiver:u0\|Equal0~0 2 COMB LCCOMB_X59_Y41_N24 1 " "Info: 2: + IC(1.820 ns) + CELL(0.529 ns) = 2.349 ns; Loc. = LCCOMB_X59_Y41_N24; Fanout = 1; COMB Node = 'connector:net\|receiver:u0\|Equal0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { connector:net|receiver:u0|cnt[30] connector:net|receiver:u0|Equal0~0 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.614 ns) 3.356 ns connector:net\|receiver:u0\|Equal0~4 3 COMB LCCOMB_X59_Y41_N0 1 " "Info: 3: + IC(0.393 ns) + CELL(0.614 ns) = 3.356 ns; Loc. = LCCOMB_X59_Y41_N0; Fanout = 1; COMB Node = 'connector:net\|receiver:u0\|Equal0~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { connector:net|receiver:u0|Equal0~0 connector:net|receiver:u0|Equal0~4 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 3.920 ns connector:net\|receiver:u0\|Equal0~7 4 COMB LCCOMB_X59_Y41_N2 2 " "Info: 4: + IC(0.358 ns) + CELL(0.206 ns) = 3.920 ns; Loc. = LCCOMB_X59_Y41_N2; Fanout = 2; COMB Node = 'connector:net\|receiver:u0\|Equal0~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { connector:net|receiver:u0|Equal0~4 connector:net|receiver:u0|Equal0~7 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.494 ns connector:net\|receiver:u0\|Equal0~9 5 COMB LCCOMB_X59_Y41_N6 36 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 4.494 ns; Loc. = LCCOMB_X59_Y41_N6; Fanout = 36; COMB Node = 'connector:net\|receiver:u0\|Equal0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { connector:net|receiver:u0|Equal0~7 connector:net|receiver:u0|Equal0~9 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.647 ns) 5.566 ns connector:net\|receiver:u0\|Decoder0~2 6 COMB LCCOMB_X59_Y41_N28 7 " "Info: 6: + IC(0.425 ns) + CELL(0.647 ns) = 5.566 ns; Loc. = LCCOMB_X59_Y41_N28; Fanout = 7; COMB Node = 'connector:net\|receiver:u0\|Decoder0~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { connector:net|receiver:u0|Equal0~9 connector:net|receiver:u0|Decoder0~2 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.370 ns) 6.976 ns connector:net\|receiver:u0\|Decoder0~5 7 COMB LCCOMB_X60_Y41_N30 8 " "Info: 7: + IC(1.040 ns) + CELL(0.370 ns) = 6.976 ns; Loc. = LCCOMB_X60_Y41_N30; Fanout = 8; COMB Node = 'connector:net\|receiver:u0\|Decoder0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { connector:net|receiver:u0|Decoder0~2 connector:net|receiver:u0|Decoder0~5 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.206 ns) 8.762 ns connector:net\|receiver:u0\|datatemp\[87\]~317 8 COMB LCCOMB_X59_Y40_N6 1 " "Info: 8: + IC(1.580 ns) + CELL(0.206 ns) = 8.762 ns; Loc. = LCCOMB_X59_Y40_N6; Fanout = 1; COMB Node = 'connector:net\|receiver:u0\|datatemp\[87\]~317'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { connector:net|receiver:u0|Decoder0~5 connector:net|receiver:u0|datatemp[87]~317 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.870 ns connector:net\|receiver:u0\|datatemp\[87\] 9 REG LCFF_X59_Y40_N7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 8.870 ns; Loc. = LCFF_X59_Y40_N7; Fanout = 2; REG Node = 'connector:net\|receiver:u0\|datatemp\[87\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { connector:net|receiver:u0|datatemp[87]~317 connector:net|receiver:u0|datatemp[87] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 32.54 % ) " "Info: Total cell delay = 2.886 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.984 ns ( 67.46 % ) " "Info: Total interconnect delay = 5.984 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.870 ns" { connector:net|receiver:u0|cnt[30] connector:net|receiver:u0|Equal0~0 connector:net|receiver:u0|Equal0~4 connector:net|receiver:u0|Equal0~7 connector:net|receiver:u0|Equal0~9 connector:net|receiver:u0|Decoder0~2 connector:net|receiver:u0|Decoder0~5 connector:net|receiver:u0|datatemp[87]~317 connector:net|receiver:u0|datatemp[87] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.870 ns" { connector:net|receiver:u0|cnt[30] {} connector:net|receiver:u0|Equal0~0 {} connector:net|receiver:u0|Equal0~4 {} connector:net|receiver:u0|Equal0~7 {} connector:net|receiver:u0|Equal0~9 {} connector:net|receiver:u0|Decoder0~2 {} connector:net|receiver:u0|Decoder0~5 {} connector:net|receiver:u0|datatemp[87]~317 {} connector:net|receiver:u0|datatemp[87] {} } { 0.000ns 1.820ns 0.393ns 0.358ns 0.368ns 0.425ns 1.040ns 1.580ns 0.000ns } { 0.000ns 0.529ns 0.614ns 0.206ns 0.206ns 0.647ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkControl destination 3.458 ns + Shortest register " "Info: + Shortest clock path from clock \"clkControl\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns clkControl 1 CLK PIN_D15 244 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D15; Fanout = 244; CLK Node = 'clkControl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkControl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.666 ns) 3.458 ns connector:net\|receiver:u0\|datatemp\[87\] 2 REG LCFF_X59_Y40_N7 2 " "Info: 2: + IC(1.878 ns) + CELL(0.666 ns) = 3.458 ns; Loc. = LCFF_X59_Y40_N7; Fanout = 2; REG Node = 'connector:net\|receiver:u0\|datatemp\[87\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { clkControl connector:net|receiver:u0|datatemp[87] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 45.69 % ) " "Info: Total cell delay = 1.580 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.878 ns ( 54.31 % ) " "Info: Total interconnect delay = 1.878 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { clkControl connector:net|receiver:u0|datatemp[87] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { clkControl {} clkControl~combout {} connector:net|receiver:u0|datatemp[87] {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.914ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkControl source 3.458 ns - Longest register " "Info: - Longest clock path from clock \"clkControl\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns clkControl 1 CLK PIN_D15 244 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D15; Fanout = 244; CLK Node = 'clkControl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkControl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.666 ns) 3.458 ns connector:net\|receiver:u0\|cnt\[30\] 2 REG LCFF_X59_Y40_N1 4 " "Info: 2: + IC(1.878 ns) + CELL(0.666 ns) = 3.458 ns; Loc. = LCFF_X59_Y40_N1; Fanout = 4; REG Node = 'connector:net\|receiver:u0\|cnt\[30\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { clkControl connector:net|receiver:u0|cnt[30] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 45.69 % ) " "Info: Total cell delay = 1.580 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.878 ns ( 54.31 % ) " "Info: Total interconnect delay = 1.878 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { clkControl connector:net|receiver:u0|cnt[30] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { clkControl {} clkControl~combout {} connector:net|receiver:u0|cnt[30] {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.914ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { clkControl connector:net|receiver:u0|datatemp[87] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { clkControl {} clkControl~combout {} connector:net|receiver:u0|datatemp[87] {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.914ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { clkControl connector:net|receiver:u0|cnt[30] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { clkControl {} clkControl~combout {} connector:net|receiver:u0|cnt[30] {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.914ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.870 ns" { connector:net|receiver:u0|cnt[30] connector:net|receiver:u0|Equal0~0 connector:net|receiver:u0|Equal0~4 connector:net|receiver:u0|Equal0~7 connector:net|receiver:u0|Equal0~9 connector:net|receiver:u0|Decoder0~2 connector:net|receiver:u0|Decoder0~5 connector:net|receiver:u0|datatemp[87]~317 connector:net|receiver:u0|datatemp[87] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.870 ns" { connector:net|receiver:u0|cnt[30] {} connector:net|receiver:u0|Equal0~0 {} connector:net|receiver:u0|Equal0~4 {} connector:net|receiver:u0|Equal0~7 {} connector:net|receiver:u0|Equal0~9 {} connector:net|receiver:u0|Decoder0~2 {} connector:net|receiver:u0|Decoder0~5 {} connector:net|receiver:u0|datatemp[87]~317 {} connector:net|receiver:u0|datatemp[87] {} } { 0.000ns 1.820ns 0.393ns 0.358ns 0.368ns 0.425ns 1.040ns 1.580ns 0.000ns } { 0.000ns 0.529ns 0.614ns 0.206ns 0.206ns 0.647ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { clkControl connector:net|receiver:u0|datatemp[87] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { clkControl {} clkControl~combout {} connector:net|receiver:u0|datatemp[87] {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.914ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { clkControl connector:net|receiver:u0|cnt[30] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { clkControl {} clkControl~combout {} connector:net|receiver:u0|cnt[30] {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.914ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_100MHz register ClientLogic:U_LOGIC_1\|lX\[1\] memory ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0 51.82 MHz 19.297 ns Internal " "Info: Clock \"CLK_100MHz\" has Internal fmax of 51.82 MHz between source register \"ClientLogic:U_LOGIC_1\|lX\[1\]\" and destination memory \"ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0\" (period= 19.297 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.493 ns + Longest register memory " "Info: + Longest register to memory delay is 14.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ClientLogic:U_LOGIC_1\|lX\[1\] 1 REG LCFF_X65_Y31_N21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X65_Y31_N21; Fanout = 17; REG Node = 'ClientLogic:U_LOGIC_1\|lX\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClientLogic:U_LOGIC_1|lX[1] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.621 ns) 1.750 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add1~1 2 COMB LCCOMB_X67_Y31_N8 2 " "Info: 2: + IC(1.129 ns) + CELL(0.621 ns) = 1.750 ns; Loc. = LCCOMB_X67_Y31_N8; Fanout = 2; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add1~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { ClientLogic:U_LOGIC_1|lX[1] ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~1 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.256 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add1~2 3 COMB LCCOMB_X67_Y31_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.256 ns; Loc. = LCCOMB_X67_Y31_N10; Fanout = 2; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add1~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~1 ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~2 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.596 ns) 3.523 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add3~5 4 COMB LCCOMB_X66_Y31_N18 2 " "Info: 4: + IC(0.671 ns) + CELL(0.596 ns) = 3.523 ns; Loc. = LCCOMB_X66_Y31_N18; Fanout = 2; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add3~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~2 ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~5 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.029 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add3~6 5 COMB LCCOMB_X66_Y31_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.029 ns; Loc. = LCCOMB_X66_Y31_N20; Fanout = 2; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add3~6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~5 ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~6 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.706 ns) 6.231 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add4~11 6 COMB LCCOMB_X62_Y27_N14 2 " "Info: 6: + IC(1.496 ns) + CELL(0.706 ns) = 6.231 ns; Loc. = LCCOMB_X62_Y27_N14; Fanout = 2; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add4~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~6 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~11 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.317 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add4~13 7 COMB LCCOMB_X62_Y27_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.317 ns; Loc. = LCCOMB_X62_Y27_N16; Fanout = 2; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add4~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~11 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~13 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.403 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add4~15 8 COMB LCCOMB_X62_Y27_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.403 ns; Loc. = LCCOMB_X62_Y27_N18; Fanout = 2; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add4~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~13 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~15 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.909 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add4~16 9 COMB LCCOMB_X62_Y27_N20 12 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 6.909 ns; Loc. = LCCOMB_X62_Y27_N20; Fanout = 12; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add4~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~15 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~16 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.596 ns) 9.366 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add32~21 10 COMB LCCOMB_X56_Y23_N22 2 " "Info: 10: + IC(1.861 ns) + CELL(0.596 ns) = 9.366 ns; Loc. = LCCOMB_X56_Y23_N22; Fanout = 2; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add32~21'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~16 ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~21 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.872 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add32~22 11 COMB LCCOMB_X56_Y23_N24 6 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 9.872 ns; Loc. = LCCOMB_X56_Y23_N24; Fanout = 6; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add32~22'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~21 ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~22 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.596 ns) 11.586 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add31~19 12 COMB LCCOMB_X56_Y20_N22 1 " "Info: 12: + IC(1.118 ns) + CELL(0.596 ns) = 11.586 ns; Loc. = LCCOMB_X56_Y20_N22; Fanout = 1; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add31~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~22 ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~19 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.092 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add31~20 13 COMB LCCOMB_X56_Y20_N24 25 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 12.092 ns; Loc. = LCCOMB_X56_Y20_N24; Fanout = 25; COMB Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|Add31~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~19 ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~20 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.782 ns) 14.493 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0 14 MEM M4K_X55_Y19 1 " "Info: 14: + IC(1.619 ns) + CELL(0.782 ns) = 14.493 ns; Loc. = M4K_X55_Y19; Fanout = 1; MEM Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~20 ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2t71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_2t71.tdf" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.599 ns ( 45.53 % ) " "Info: Total cell delay = 6.599 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.894 ns ( 54.47 % ) " "Info: Total interconnect delay = 7.894 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.493 ns" { ClientLogic:U_LOGIC_1|lX[1] ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~1 ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~2 ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~5 ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~6 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~11 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~13 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~15 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~16 ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~21 ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~22 ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~19 ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~20 ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.493 ns" { ClientLogic:U_LOGIC_1|lX[1] {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~1 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~2 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~5 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~6 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~11 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~13 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~15 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~16 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~21 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~22 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~19 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~20 {} ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 1.129ns 0.000ns 0.671ns 0.000ns 1.496ns 0.000ns 0.000ns 0.000ns 1.861ns 0.000ns 1.118ns 0.000ns 1.619ns } { 0.000ns 0.621ns 0.506ns 0.596ns 0.506ns 0.706ns 0.086ns 0.086ns 0.506ns 0.596ns 0.506ns 0.596ns 0.506ns 0.782ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.454 ns - Smallest " "Info: - Smallest clock skew is -4.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.407 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK_100MHz\" to destination memory is 3.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 900 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 900; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.835 ns) 3.407 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X55_Y19 1 " "Info: 3: + IC(1.337 ns) + CELL(0.835 ns) = 3.407 ns; Loc. = M4K_X55_Y19; Fanout = 1; MEM Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { CLK_100MHz~clkctrl ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2t71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_2t71.tdf" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 56.79 % ) " "Info: Total cell delay = 1.935 ns ( 56.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.472 ns ( 43.21 % ) " "Info: Total interconnect delay = 1.472 ns ( 43.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { CLK_100MHz CLK_100MHz~clkctrl ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.407 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.337ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 7.861 ns - Longest register " "Info: - Longest clock path from clock \"CLK_100MHz\" to source register is 7.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 900 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 900; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 3.626 ns ClkDivider:u0\|l_clkout 3 REG LCFF_X53_Y20_N5 2 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 3.626 ns; Loc. = LCFF_X53_Y20_N5; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { CLK_100MHz~clkctrl ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.000 ns) 5.779 ns ClkDivider:u0\|l_clkout~clkctrl 4 COMB CLKCTRL_G14 33 " "Info: 4: + IC(2.153 ns) + CELL(0.000 ns) = 5.779 ns; Loc. = CLKCTRL_G14; Fanout = 33; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.666 ns) 7.861 ns ClientLogic:U_LOGIC_1\|lX\[1\] 5 REG LCFF_X65_Y31_N21 17 " "Info: 5: + IC(1.416 ns) + CELL(0.666 ns) = 7.861 ns; Loc. = LCFF_X65_Y31_N21; Fanout = 17; REG Node = 'ClientLogic:U_LOGIC_1\|lX\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|lX[1] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.80 % ) " "Info: Total cell delay = 2.736 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.125 ns ( 65.20 % ) " "Info: Total interconnect delay = 5.125 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.861 ns" { CLK_100MHz CLK_100MHz~clkctrl ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|lX[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.861 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:U_LOGIC_1|lX[1] {} } { 0.000ns 0.000ns 0.135ns 1.421ns 2.153ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { CLK_100MHz CLK_100MHz~clkctrl ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.407 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.337ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.861 ns" { CLK_100MHz CLK_100MHz~clkctrl ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|lX[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.861 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:U_LOGIC_1|lX[1] {} } { 0.000ns 0.000ns 0.135ns 1.421ns 2.153ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 37 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_2t71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_2t71.tdf" 42 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.493 ns" { ClientLogic:U_LOGIC_1|lX[1] ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~1 ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~2 ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~5 ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~6 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~11 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~13 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~15 ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~16 ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~21 ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~22 ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~19 ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~20 ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.493 ns" { ClientLogic:U_LOGIC_1|lX[1] {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~1 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add1~2 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~5 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add3~6 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~11 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~13 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~15 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add4~16 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~21 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add32~22 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~19 {} ClientLogic:U_LOGIC_1|MapLogic:u0|Add31~20 {} ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 1.129ns 0.000ns 0.671ns 0.000ns 1.496ns 0.000ns 0.000ns 0.000ns 1.861ns 0.000ns 1.118ns 0.000ns 1.619ns } { 0.000ns 0.621ns 0.506ns 0.596ns 0.506ns 0.706ns 0.086ns 0.086ns 0.506ns 0.596ns 0.506ns 0.596ns 0.506ns 0.782ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.407 ns" { CLK_100MHz CLK_100MHz~clkctrl ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.407 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.337ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.861 ns" { CLK_100MHz CLK_100MHz~clkctrl ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|lX[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.861 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:U_LOGIC_1|lX[1] {} } { 0.000ns 0.000ns 0.135ns 1.421ns 2.153ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_100MHz 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"CLK_100MHz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|out_address_reg_a\[0\] ClientLogic:U_LOGIC_1\|state.move CLK_100MHz 1.031 ns " "Info: Found hold time violation between source  pin or register \"ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|out_address_reg_a\[0\]\" and destination pin or register \"ClientLogic:U_LOGIC_1\|state.move\" for clock \"CLK_100MHz\" (Hold time is 1.031 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.482 ns + Largest " "Info: + Largest clock skew is 4.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 7.842 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 900 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 900; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 3.626 ns ClkDivider:u0\|l_clkout 3 REG LCFF_X53_Y20_N5 2 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 3.626 ns; Loc. = LCFF_X53_Y20_N5; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { CLK_100MHz~clkctrl ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.000 ns) 5.779 ns ClkDivider:u0\|l_clkout~clkctrl 4 COMB CLKCTRL_G14 33 " "Info: 4: + IC(2.153 ns) + CELL(0.000 ns) = 5.779 ns; Loc. = CLKCTRL_G14; Fanout = 33; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.666 ns) 7.842 ns ClientLogic:U_LOGIC_1\|state.move 5 REG LCFF_X62_Y33_N25 4 " "Info: 5: + IC(1.397 ns) + CELL(0.666 ns) = 7.842 ns; Loc. = LCFF_X62_Y33_N25; Fanout = 4; REG Node = 'ClientLogic:U_LOGIC_1\|state.move'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|state.move } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.89 % ) " "Info: Total cell delay = 2.736 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.106 ns ( 65.11 % ) " "Info: Total interconnect delay = 5.106 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_100MHz CLK_100MHz~clkctrl ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|state.move } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:U_LOGIC_1|state.move {} } { 0.000ns 0.000ns 0.135ns 1.421ns 2.153ns 1.397ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 3.360 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to source register is 3.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 900 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 900; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.666 ns) 3.360 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|out_address_reg_a\[0\] 3 REG LCFF_X62_Y26_N1 1 " "Info: 3: + IC(1.459 ns) + CELL(0.666 ns) = 3.360 ns; Loc. = LCFF_X62_Y26_N1; Fanout = 1; REG Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|out_address_reg_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLK_100MHz~clkctrl ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_2t71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_2t71.tdf" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.56 % ) " "Info: Total cell delay = 1.766 ns ( 52.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 47.44 % ) " "Info: Total interconnect delay = 1.594 ns ( 47.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { CLK_100MHz CLK_100MHz~clkctrl ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.360 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] {} } { 0.000ns 0.000ns 0.135ns 1.459ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_100MHz CLK_100MHz~clkctrl ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|state.move } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:U_LOGIC_1|state.move {} } { 0.000ns 0.000ns 0.135ns 1.421ns 2.153ns 1.397ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { CLK_100MHz CLK_100MHz~clkctrl ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.360 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] {} } { 0.000ns 0.000ns 0.135ns 1.459ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/altsyncram_2t71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_2t71.tdf" 39 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.453 ns - Shortest register register " "Info: - Shortest register to register delay is 3.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|out_address_reg_a\[0\] 1 REG LCFF_X62_Y26_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y26_N1; Fanout = 1; REG Node = 'ClientLogic:U_LOGIC_1\|MapLogic:u0\|maplogicrom:\\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|out_address_reg_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_2t71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_2t71.tdf" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ClientLogic:U_LOGIC_1\|process_1~11 2 COMB LCCOMB_X62_Y26_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X62_Y26_N0; Fanout = 1; COMB Node = 'ClientLogic:U_LOGIC_1\|process_1~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ClientLogic:U_LOGIC_1|process_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.616 ns) 1.372 ns ClientLogic:U_LOGIC_1\|process_1~15 3 COMB LCCOMB_X62_Y26_N30 5 " "Info: 3: + IC(0.363 ns) + CELL(0.616 ns) = 1.372 ns; Loc. = LCCOMB_X62_Y26_N30; Fanout = 5; COMB Node = 'ClientLogic:U_LOGIC_1\|process_1~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { ClientLogic:U_LOGIC_1|process_1~11 ClientLogic:U_LOGIC_1|process_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(0.370 ns) 3.345 ns ClientLogic:U_LOGIC_1\|state~36 4 COMB LCCOMB_X62_Y33_N24 1 " "Info: 4: + IC(1.603 ns) + CELL(0.370 ns) = 3.345 ns; Loc. = LCCOMB_X62_Y33_N24; Fanout = 1; COMB Node = 'ClientLogic:U_LOGIC_1\|state~36'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { ClientLogic:U_LOGIC_1|process_1~15 ClientLogic:U_LOGIC_1|state~36 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.453 ns ClientLogic:U_LOGIC_1\|state.move 5 REG LCFF_X62_Y33_N25 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.453 ns; Loc. = LCFF_X62_Y33_N25; Fanout = 4; REG Node = 'ClientLogic:U_LOGIC_1\|state.move'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ClientLogic:U_LOGIC_1|state~36 ClientLogic:U_LOGIC_1|state.move } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.487 ns ( 43.06 % ) " "Info: Total cell delay = 1.487 ns ( 43.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.966 ns ( 56.94 % ) " "Info: Total interconnect delay = 1.966 ns ( 56.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ClientLogic:U_LOGIC_1|process_1~11 ClientLogic:U_LOGIC_1|process_1~15 ClientLogic:U_LOGIC_1|state~36 ClientLogic:U_LOGIC_1|state.move } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.453 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] {} ClientLogic:U_LOGIC_1|process_1~11 {} ClientLogic:U_LOGIC_1|process_1~15 {} ClientLogic:U_LOGIC_1|state~36 {} ClientLogic:U_LOGIC_1|state.move {} } { 0.000ns 0.000ns 0.363ns 1.603ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 47 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_100MHz CLK_100MHz~clkctrl ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|state.move } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:U_LOGIC_1|state.move {} } { 0.000ns 0.000ns 0.135ns 1.421ns 2.153ns 1.397ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { CLK_100MHz CLK_100MHz~clkctrl ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.360 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] {} } { 0.000ns 0.000ns 0.135ns 1.459ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] ClientLogic:U_LOGIC_1|process_1~11 ClientLogic:U_LOGIC_1|process_1~15 ClientLogic:U_LOGIC_1|state~36 ClientLogic:U_LOGIC_1|state.move } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.453 ns" { ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0] {} ClientLogic:U_LOGIC_1|process_1~11 {} ClientLogic:U_LOGIC_1|process_1~15 {} ClientLogic:U_LOGIC_1|state~36 {} ClientLogic:U_LOGIC_1|state.move {} } { 0.000ns 0.000ns 0.363ns 1.603ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "connector:net\|receiver:u0\|cnt\[5\] receive clkControl 7.686 ns register " "Info: tsu for register \"connector:net\|receiver:u0\|cnt\[5\]\" (data pin = \"receive\", clock pin = \"clkControl\") is 7.686 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.281 ns + Longest pin register " "Info: + Longest pin to register delay is 11.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns receive 1 PIN PIN_C19 92 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C19; Fanout = 92; PIN Node = 'receive'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.778 ns) + CELL(0.624 ns) 9.326 ns connector:net\|receiver:u0\|cnt\[26\]~192 2 COMB LCCOMB_X59_Y40_N30 31 " "Info: 2: + IC(7.778 ns) + CELL(0.624 ns) = 9.326 ns; Loc. = LCCOMB_X59_Y40_N30; Fanout = 31; COMB Node = 'connector:net\|receiver:u0\|cnt\[26\]~192'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.402 ns" { receive connector:net|receiver:u0|cnt[26]~192 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.822 ns) 11.281 ns connector:net\|receiver:u0\|cnt\[5\] 3 REG LCFF_X60_Y41_N3 12 " "Info: 3: + IC(1.133 ns) + CELL(0.822 ns) = 11.281 ns; Loc. = LCFF_X60_Y41_N3; Fanout = 12; REG Node = 'connector:net\|receiver:u0\|cnt\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { connector:net|receiver:u0|cnt[26]~192 connector:net|receiver:u0|cnt[5] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.370 ns ( 21.01 % ) " "Info: Total cell delay = 2.370 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.911 ns ( 78.99 % ) " "Info: Total interconnect delay = 8.911 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.281 ns" { receive connector:net|receiver:u0|cnt[26]~192 connector:net|receiver:u0|cnt[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.281 ns" { receive {} receive~combout {} connector:net|receiver:u0|cnt[26]~192 {} connector:net|receiver:u0|cnt[5] {} } { 0.000ns 0.000ns 7.778ns 1.133ns } { 0.000ns 0.924ns 0.624ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkControl destination 3.555 ns - Shortest register " "Info: - Shortest clock path from clock \"clkControl\" to destination register is 3.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns clkControl 1 CLK PIN_D15 244 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D15; Fanout = 244; CLK Node = 'clkControl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkControl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.666 ns) 3.555 ns connector:net\|receiver:u0\|cnt\[5\] 2 REG LCFF_X60_Y41_N3 12 " "Info: 2: + IC(1.975 ns) + CELL(0.666 ns) = 3.555 ns; Loc. = LCFF_X60_Y41_N3; Fanout = 12; REG Node = 'connector:net\|receiver:u0\|cnt\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { clkControl connector:net|receiver:u0|cnt[5] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 44.44 % ) " "Info: Total cell delay = 1.580 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.975 ns ( 55.56 % ) " "Info: Total interconnect delay = 1.975 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { clkControl connector:net|receiver:u0|cnt[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { clkControl {} clkControl~combout {} connector:net|receiver:u0|cnt[5] {} } { 0.000ns 0.000ns 1.975ns } { 0.000ns 0.914ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.281 ns" { receive connector:net|receiver:u0|cnt[26]~192 connector:net|receiver:u0|cnt[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.281 ns" { receive {} receive~combout {} connector:net|receiver:u0|cnt[26]~192 {} connector:net|receiver:u0|cnt[5] {} } { 0.000ns 0.000ns 7.778ns 1.133ns } { 0.000ns 0.924ns 0.624ns 0.822ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { clkControl connector:net|receiver:u0|cnt[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { clkControl {} clkControl~combout {} connector:net|receiver:u0|cnt[5] {} } { 0.000ns 0.000ns 1.975ns } { 0.000ns 0.914ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_100MHz vga_g\[1\] VGA640480:u3\|l_vgaX\[3\] 35.114 ns register " "Info: tco from clock \"CLK_100MHz\" to destination pin \"vga_g\[1\]\" through register \"VGA640480:u3\|l_vgaX\[3\]\" is 35.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 8.075 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to source register is 8.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 900 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 900; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.970 ns) 3.668 ns VGA640480:u3\|l_CLK_50MHz 3 REG LCFF_X47_Y50_N9 2 " "Info: 3: + IC(1.463 ns) + CELL(0.970 ns) = 3.668 ns; Loc. = LCFF_X47_Y50_N9; Fanout = 2; REG Node = 'VGA640480:u3\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { CLK_100MHz~clkctrl VGA640480:u3|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 5.024 ns VGA640480:u3\|CLK_25MHz 4 REG LCFF_X47_Y50_N3 2 " "Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 5.024 ns; Loc. = LCFF_X47_Y50_N3; Fanout = 2; REG Node = 'VGA640480:u3\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.000 ns) 6.026 ns VGA640480:u3\|CLK_25MHz~clkctrl 5 COMB CLKCTRL_G8 24 " "Info: 5: + IC(1.002 ns) + CELL(0.000 ns) = 6.026 ns; Loc. = CLKCTRL_G8; Fanout = 24; COMB Node = 'VGA640480:u3\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.666 ns) 8.075 ns VGA640480:u3\|l_vgaX\[3\] 6 REG LCFF_X41_Y36_N11 19 " "Info: 6: + IC(1.383 ns) + CELL(0.666 ns) = 8.075 ns; Loc. = LCFF_X41_Y36_N11; Fanout = 19; REG Node = 'VGA640480:u3\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 45.89 % ) " "Info: Total cell delay = 3.706 ns ( 45.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.369 ns ( 54.11 % ) " "Info: Total interconnect delay = 4.369 ns ( 54.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.075 ns" { CLK_100MHz CLK_100MHz~clkctrl VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.075 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaX[3] {} } { 0.000ns 0.000ns 0.135ns 1.463ns 0.386ns 1.002ns 1.383ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.735 ns + Longest register pin " "Info: + Longest register to pin delay is 26.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:u3\|l_vgaX\[3\] 1 REG LCFF_X41_Y36_N11 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y36_N11; Fanout = 19; REG Node = 'VGA640480:u3\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.590 ns) + CELL(0.596 ns) 3.186 ns VGA640480:u3\|MapGraphic:u0\|p3_x_offset\[0\]~1 2 COMB LCCOMB_X57_Y37_N18 2 " "Info: 2: + IC(2.590 ns) + CELL(0.596 ns) = 3.186 ns; Loc. = LCCOMB_X57_Y37_N18; Fanout = 2; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|p3_x_offset\[0\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { VGA640480:u3|l_vgaX[3] VGA640480:u3|MapGraphic:u0|p3_x_offset[0]~1 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.692 ns VGA640480:u3\|MapGraphic:u0\|p3_x_offset\[1\]~2 3 COMB LCCOMB_X57_Y37_N20 5 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 3.692 ns; Loc. = LCCOMB_X57_Y37_N20; Fanout = 5; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|p3_x_offset\[1\]~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:u3|MapGraphic:u0|p3_x_offset[0]~1 VGA640480:u3|MapGraphic:u0|p3_x_offset[1]~2 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.651 ns) 6.269 ns VGA640480:u3\|MapGraphic:u0\|process_0~9 4 COMB LCCOMB_X56_Y37_N0 1 " "Info: 4: + IC(1.926 ns) + CELL(0.651 ns) = 6.269 ns; Loc. = LCCOMB_X56_Y37_N0; Fanout = 1; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|process_0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { VGA640480:u3|MapGraphic:u0|p3_x_offset[1]~2 VGA640480:u3|MapGraphic:u0|process_0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.589 ns) 7.876 ns VGA640480:u3\|MapGraphic:u0\|process_0~13 5 COMB LCCOMB_X58_Y38_N10 6 " "Info: 5: + IC(1.018 ns) + CELL(0.589 ns) = 7.876 ns; Loc. = LCCOMB_X58_Y38_N10; Fanout = 6; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|process_0~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { VGA640480:u3|MapGraphic:u0|process_0~9 VGA640480:u3|MapGraphic:u0|process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.544 ns) 9.578 ns VGA640480:u3\|b\[2\]~5 6 COMB LCCOMB_X58_Y36_N0 9 " "Info: 6: + IC(1.158 ns) + CELL(0.544 ns) = 9.578 ns; Loc. = LCCOMB_X58_Y36_N0; Fanout = 9; COMB Node = 'VGA640480:u3\|b\[2\]~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { VGA640480:u3|MapGraphic:u0|process_0~13 VGA640480:u3|b[2]~5 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.589 ns) 10.606 ns VGA640480:u3\|g\[1\]~14 7 COMB LCCOMB_X58_Y36_N22 1 " "Info: 7: + IC(0.439 ns) + CELL(0.589 ns) = 10.606 ns; Loc. = LCCOMB_X58_Y36_N22; Fanout = 1; COMB Node = 'VGA640480:u3\|g\[1\]~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { VGA640480:u3|b[2]~5 VGA640480:u3|g[1]~14 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.624 ns) 12.232 ns VGA640480:u3\|g\[1\]~15 8 COMB LCCOMB_X61_Y36_N10 1 " "Info: 8: + IC(1.002 ns) + CELL(0.624 ns) = 12.232 ns; Loc. = LCCOMB_X61_Y36_N10; Fanout = 1; COMB Node = 'VGA640480:u3\|g\[1\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { VGA640480:u3|g[1]~14 VGA640480:u3|g[1]~15 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.616 ns) 13.867 ns VGA640480:u3\|g\[1\]~16 9 COMB LCCOMB_X57_Y36_N28 1 " "Info: 9: + IC(1.019 ns) + CELL(0.616 ns) = 13.867 ns; Loc. = LCCOMB_X57_Y36_N28; Fanout = 1; COMB Node = 'VGA640480:u3\|g\[1\]~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { VGA640480:u3|g[1]~15 VGA640480:u3|g[1]~16 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 14.857 ns VGA640480:u3\|g\[1\]~17 10 COMB LCCOMB_X57_Y36_N22 1 " "Info: 10: + IC(0.366 ns) + CELL(0.624 ns) = 14.857 ns; Loc. = LCCOMB_X57_Y36_N22; Fanout = 1; COMB Node = 'VGA640480:u3\|g\[1\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { VGA640480:u3|g[1]~16 VGA640480:u3|g[1]~17 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.650 ns) 16.584 ns VGA640480:u3\|g\[1\]~18 11 COMB LCCOMB_X54_Y36_N4 1 " "Info: 11: + IC(1.077 ns) + CELL(0.650 ns) = 16.584 ns; Loc. = LCCOMB_X54_Y36_N4; Fanout = 1; COMB Node = 'VGA640480:u3\|g\[1\]~18'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { VGA640480:u3|g[1]~17 VGA640480:u3|g[1]~18 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.115 ns) + CELL(3.036 ns) 26.735 ns vga_g\[1\] 12 PIN PIN_T2 0 " "Info: 12: + IC(7.115 ns) + CELL(3.036 ns) = 26.735 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'vga_g\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.151 ns" { VGA640480:u3|g[1]~18 vga_g[1] } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.025 ns ( 33.76 % ) " "Info: Total cell delay = 9.025 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.710 ns ( 66.24 % ) " "Info: Total interconnect delay = 17.710 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.735 ns" { VGA640480:u3|l_vgaX[3] VGA640480:u3|MapGraphic:u0|p3_x_offset[0]~1 VGA640480:u3|MapGraphic:u0|p3_x_offset[1]~2 VGA640480:u3|MapGraphic:u0|process_0~9 VGA640480:u3|MapGraphic:u0|process_0~13 VGA640480:u3|b[2]~5 VGA640480:u3|g[1]~14 VGA640480:u3|g[1]~15 VGA640480:u3|g[1]~16 VGA640480:u3|g[1]~17 VGA640480:u3|g[1]~18 vga_g[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.735 ns" { VGA640480:u3|l_vgaX[3] {} VGA640480:u3|MapGraphic:u0|p3_x_offset[0]~1 {} VGA640480:u3|MapGraphic:u0|p3_x_offset[1]~2 {} VGA640480:u3|MapGraphic:u0|process_0~9 {} VGA640480:u3|MapGraphic:u0|process_0~13 {} VGA640480:u3|b[2]~5 {} VGA640480:u3|g[1]~14 {} VGA640480:u3|g[1]~15 {} VGA640480:u3|g[1]~16 {} VGA640480:u3|g[1]~17 {} VGA640480:u3|g[1]~18 {} vga_g[1] {} } { 0.000ns 2.590ns 0.000ns 1.926ns 1.018ns 1.158ns 0.439ns 1.002ns 1.019ns 0.366ns 1.077ns 7.115ns } { 0.000ns 0.596ns 0.506ns 0.651ns 0.589ns 0.544ns 0.589ns 0.624ns 0.616ns 0.624ns 0.650ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.075 ns" { CLK_100MHz CLK_100MHz~clkctrl VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.075 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaX[3] {} } { 0.000ns 0.000ns 0.135ns 1.463ns 0.386ns 1.002ns 1.383ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.735 ns" { VGA640480:u3|l_vgaX[3] VGA640480:u3|MapGraphic:u0|p3_x_offset[0]~1 VGA640480:u3|MapGraphic:u0|p3_x_offset[1]~2 VGA640480:u3|MapGraphic:u0|process_0~9 VGA640480:u3|MapGraphic:u0|process_0~13 VGA640480:u3|b[2]~5 VGA640480:u3|g[1]~14 VGA640480:u3|g[1]~15 VGA640480:u3|g[1]~16 VGA640480:u3|g[1]~17 VGA640480:u3|g[1]~18 vga_g[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.735 ns" { VGA640480:u3|l_vgaX[3] {} VGA640480:u3|MapGraphic:u0|p3_x_offset[0]~1 {} VGA640480:u3|MapGraphic:u0|p3_x_offset[1]~2 {} VGA640480:u3|MapGraphic:u0|process_0~9 {} VGA640480:u3|MapGraphic:u0|process_0~13 {} VGA640480:u3|b[2]~5 {} VGA640480:u3|g[1]~14 {} VGA640480:u3|g[1]~15 {} VGA640480:u3|g[1]~16 {} VGA640480:u3|g[1]~17 {} VGA640480:u3|g[1]~18 {} vga_g[1] {} } { 0.000ns 2.590ns 0.000ns 1.926ns 1.018ns 1.158ns 0.439ns 1.002ns 1.019ns 0.366ns 1.077ns 7.115ns } { 0.000ns 0.596ns 0.506ns 0.651ns 0.589ns 0.544ns 0.589ns 0.624ns 0.616ns 0.624ns 0.650ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ClientLogic:U_LOGIC_1\|lHp\[4\] rst CLK_100MHz -0.596 ns register " "Info: th for register \"ClientLogic:U_LOGIC_1\|lHp\[4\]\" (data pin = \"rst\", clock pin = \"CLK_100MHz\") is -0.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 7.841 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 7.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 900 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 900; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 3.626 ns ClkDivider:u0\|l_clkout 3 REG LCFF_X53_Y20_N5 2 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 3.626 ns; Loc. = LCFF_X53_Y20_N5; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { CLK_100MHz~clkctrl ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.000 ns) 5.779 ns ClkDivider:u0\|l_clkout~clkctrl 4 COMB CLKCTRL_G14 33 " "Info: 4: + IC(2.153 ns) + CELL(0.000 ns) = 5.779 ns; Loc. = CLKCTRL_G14; Fanout = 33; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.666 ns) 7.841 ns ClientLogic:U_LOGIC_1\|lHp\[4\] 5 REG LCFF_X61_Y33_N9 5 " "Info: 5: + IC(1.396 ns) + CELL(0.666 ns) = 7.841 ns; Loc. = LCFF_X61_Y33_N9; Fanout = 5; REG Node = 'ClientLogic:U_LOGIC_1\|lHp\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|lHp[4] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.89 % ) " "Info: Total cell delay = 2.736 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.105 ns ( 65.11 % ) " "Info: Total interconnect delay = 5.105 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.841 ns" { CLK_100MHz CLK_100MHz~clkctrl ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|lHp[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.841 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:U_LOGIC_1|lHp[4] {} } { 0.000ns 0.000ns 0.135ns 1.421ns 2.153ns 1.396ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.743 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns rst 1 PIN PIN_A20 32 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A20; Fanout = 32; PIN Node = 'rst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.499 ns) + CELL(0.202 ns) 8.635 ns ClientLogic:U_LOGIC_1\|Add5~14 2 COMB LCCOMB_X61_Y33_N8 1 " "Info: 2: + IC(7.499 ns) + CELL(0.202 ns) = 8.635 ns; Loc. = LCCOMB_X61_Y33_N8; Fanout = 1; COMB Node = 'ClientLogic:U_LOGIC_1\|Add5~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.701 ns" { rst ClientLogic:U_LOGIC_1|Add5~14 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.743 ns ClientLogic:U_LOGIC_1\|lHp\[4\] 3 REG LCFF_X61_Y33_N9 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.743 ns; Loc. = LCFF_X61_Y33_N9; Fanout = 5; REG Node = 'ClientLogic:U_LOGIC_1\|lHp\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ClientLogic:U_LOGIC_1|Add5~14 ClientLogic:U_LOGIC_1|lHp[4] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/Logic/ClientLogic.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.244 ns ( 14.23 % ) " "Info: Total cell delay = 1.244 ns ( 14.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.499 ns ( 85.77 % ) " "Info: Total interconnect delay = 7.499 ns ( 85.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.743 ns" { rst ClientLogic:U_LOGIC_1|Add5~14 ClientLogic:U_LOGIC_1|lHp[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.743 ns" { rst {} rst~combout {} ClientLogic:U_LOGIC_1|Add5~14 {} ClientLogic:U_LOGIC_1|lHp[4] {} } { 0.000ns 0.000ns 7.499ns 0.000ns } { 0.000ns 0.934ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.841 ns" { CLK_100MHz CLK_100MHz~clkctrl ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:U_LOGIC_1|lHp[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.841 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:U_LOGIC_1|lHp[4] {} } { 0.000ns 0.000ns 0.135ns 1.421ns 2.153ns 1.396ns } { 0.000ns 1.100ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.743 ns" { rst ClientLogic:U_LOGIC_1|Add5~14 ClientLogic:U_LOGIC_1|lHp[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.743 ns" { rst {} rst~combout {} ClientLogic:U_LOGIC_1|Add5~14 {} ClientLogic:U_LOGIC_1|lHp[4] {} } { 0.000ns 0.000ns 7.499ns 0.000ns } { 0.000ns 0.934ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:33:08 2017 " "Info: Processing ended: Fri Jun 02 09:33:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
