Fitter report for dds
Tue Feb 06 11:30:06 2018
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |top|dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|ALTSYNCRAM
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Tue Feb 06 11:30:06 2018         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; dds                                           ;
; Top-level Entity Name              ; top                                           ;
; Family                             ; Cyclone IV E                                  ;
; Device                             ; EP4CE6E22C8                                   ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 1,948 / 6,272 ( 31 % )                        ;
;     Total combinational functions  ; 1,804 / 6,272 ( 29 % )                        ;
;     Dedicated logic registers      ; 738 / 6,272 ( 12 % )                          ;
; Total registers                    ; 738                                           ;
; Total pins                         ; 20 / 92 ( 22 % )                              ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 8,336 / 276,480 ( 3 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                 ;
+------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; da_clk   ; Missing drive strength and slew rate ;
; da_sda   ; Missing drive strength and slew rate ;
; da_load  ; Missing drive strength and slew rate ;
; da_ldac  ; Missing drive strength and slew rate ;
; seg[7]   ; Missing drive strength and slew rate ;
; seg[6]   ; Missing drive strength and slew rate ;
; seg[5]   ; Missing drive strength and slew rate ;
; seg[4]   ; Missing drive strength and slew rate ;
; seg[3]   ; Missing drive strength and slew rate ;
; seg[2]   ; Missing drive strength and slew rate ;
; seg[1]   ; Missing drive strength and slew rate ;
; seg[0]   ; Missing drive strength and slew rate ;
; sel[2]   ; Missing drive strength and slew rate ;
; sel[1]   ; Missing drive strength and slew rate ;
; sel[0]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2619 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2619 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2609    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/304/dds/prj/dds.pin.


+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Total logic elements                        ; 1,948 / 6,272 ( 31 % )                                                          ;
;     -- Combinational with no register       ; 1210                                                                            ;
;     -- Register only                        ; 144                                                                             ;
;     -- Combinational with a register        ; 594                                                                             ;
;                                             ;                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 385                                                                             ;
;     -- 3 input functions                    ; 796                                                                             ;
;     -- <=2 input functions                  ; 623                                                                             ;
;     -- Register only                        ; 144                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 882                                                                             ;
;     -- arithmetic mode                      ; 922                                                                             ;
;                                             ;                                                                                 ;
; Total registers*                            ; 738 / 6,684 ( 11 % )                                                            ;
;     -- Dedicated logic registers            ; 738 / 6,272 ( 12 % )                                                            ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )                                                                 ;
;                                             ;                                                                                 ;
; Total LABs:  partially or completely used   ; 139 / 392 ( 35 % )                                                              ;
; User inserted logic elements                ; 0                                                                               ;
; Virtual pins                                ; 0                                                                               ;
; I/O pins                                    ; 20 / 92 ( 22 % )                                                                ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )                                                                  ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                                                                   ;
; Global signals                              ; 1                                                                               ;
; M9Ks                                        ; 2 / 30 ( 7 % )                                                                  ;
; Total block memory bits                     ; 8,336 / 276,480 ( 3 % )                                                         ;
; Total block memory implementation bits      ; 18,432 / 276,480 ( 7 % )                                                        ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )                                                                  ;
; PLLs                                        ; 0 / 2 ( 0 % )                                                                   ;
; Global clocks                               ; 1 / 10 ( 10 % )                                                                 ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                   ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                   ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                   ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                   ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 5%                                                                    ;
; Peak interconnect usage (total/H/V)         ; 15% / 13% / 18%                                                                 ;
; Maximum fan-out node                        ; clk~inputclkctrl                                                                ;
; Maximum fan-out                             ; 740                                                                             ;
; Highest non-global fan-out signal           ; dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_freq_add|neg_flag ;
; Highest non-global fan-out                  ; 68                                                                              ;
; Total fan-out                               ; 7277                                                                            ;
; Average fan-out                             ; 2.68                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1948 / 6272 ( 31 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1210                 ; 0                              ;
;     -- Register only                        ; 144                  ; 0                              ;
;     -- Combinational with a register        ; 594                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 385                  ; 0                              ;
;     -- 3 input functions                    ; 796                  ; 0                              ;
;     -- <=2 input functions                  ; 623                  ; 0                              ;
;     -- Register only                        ; 144                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 882                  ; 0                              ;
;     -- arithmetic mode                      ; 922                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 738                  ; 0                              ;
;     -- Dedicated logic registers            ; 738 / 6272 ( 11 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 139 / 392 ( 35 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 20                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 8336                 ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                              ;
; M9K                                         ; 2 / 30 ( 6 % )       ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 7275                 ; 5                              ;
;     -- Registered Connections               ; 2139                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 5                    ; 0                              ;
;     -- Output Ports                         ; 15                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk          ; 23    ; 1        ; 0            ; 11           ; 7            ; 740                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_a        ; 71    ; 4        ; 32           ; 0            ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_freq_add ; 69    ; 4        ; 30           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_freq_sub ; 70    ; 4        ; 32           ; 0            ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_wave     ; 72    ; 4        ; 32           ; 0            ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; da_clk  ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; da_ldac ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; da_load ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; da_sda  ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; seg[0]  ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; seg[1]  ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; seg[2]  ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; seg[3]  ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; seg[4]  ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; seg[5]  ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; seg[6]  ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; seg[7]  ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sel[0]  ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sel[1]  ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sel[2]  ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; da_sda                  ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 4 / 14 ( 29 % ) ; 2.5V          ; --           ;
; 5        ; 4 / 13 ( 31 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % ) ; 2.5V          ; --           ;
; 7        ; 9 / 13 ( 69 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 12 ( 17 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; key_freq_add                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; key_freq_sub                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; key_a                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; key_wave                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; da_load                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; da_ldac                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; da_clk                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; da_sda                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; sel[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; sel[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; sel[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; seg[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; seg[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; seg[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; seg[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; seg[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; seg[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; seg[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; seg[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                       ; Library Name ;
+----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                           ; 1948 (0)    ; 738 (0)                   ; 0 (0)         ; 8336        ; 2    ; 0            ; 0       ; 0         ; 20   ; 0            ; 1210 (0)     ; 144 (0)           ; 594 (0)          ; |top                                                                                                                                                                                                                                                                                                      ;              ;
;    |datlc5620_drive:inst1|                                     ; 94 (94)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 2 (2)             ; 20 (20)          ; |top|datlc5620_drive:inst1                                                                                                                                                                                                                                                                                ;              ;
;    |dds:inst|                                                  ; 1854 (0)    ; 716 (0)                   ; 0 (0)         ; 8336        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1138 (0)     ; 142 (0)           ; 574 (0)          ; |top|dds:inst                                                                                                                                                                                                                                                                                             ;              ;
;       |control:control_inst|                                   ; 132 (132)   ; 102 (102)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 105 (105)        ; |top|dds:inst|control:control_inst                                                                                                                                                                                                                                                                        ;              ;
;       |key_handle:key_handle_inst|                             ; 132 (0)     ; 100 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 4 (0)             ; 96 (0)           ; |top|dds:inst|key_handle:key_handle_inst                                                                                                                                                                                                                                                                  ;              ;
;          |check_edge:check_edge_key_a|                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_a                                                                                                                                                                                                                                      ;              ;
;          |check_edge:check_edge_key_freq_add|                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_freq_add                                                                                                                                                                                                                               ;              ;
;          |check_edge:check_edge_key_freq_sub|                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_freq_sub                                                                                                                                                                                                                               ;              ;
;          |check_edge:check_edge_keywave|                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top|dds:inst|key_handle:key_handle_inst|check_edge:check_edge_keywave                                                                                                                                                                                                                                    ;              ;
;          |key_filter:key_filter_key_a|                         ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; |top|dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a                                                                                                                                                                                                                                      ;              ;
;          |key_filter:key_filter_key_freq_add|                  ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; |top|dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add                                                                                                                                                                                                                               ;              ;
;          |key_filter:key_filter_key_freq_sub|                  ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; |top|dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub                                                                                                                                                                                                                               ;              ;
;          |key_filter:key_filter_key_wave|                      ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; |top|dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave                                                                                                                                                                                                                                   ;              ;
;       |show:show_inst|                                         ; 265 (0)     ; 52 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 213 (0)      ; 2 (0)             ; 50 (0)           ; |top|dds:inst|show:show_inst                                                                                                                                                                                                                                                                              ;              ;
;          |bin2bcd:bin2bcd_inst|                                ; 213 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 197 (0)      ; 0 (0)             ; 16 (0)           ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst                                                                                                                                                                                                                                                         ;              ;
;             |shift_adjust:shift_adjust_inst[10].inst|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst                                                                                                                                                                                                                 ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                      ;              ;
;             |shift_adjust:shift_adjust_inst[11].inst|          ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst                                                                                                                                                                                                                 ;              ;
;                |adjust:adjust_inst[2].inst|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[2].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                      ;              ;
;             |shift_adjust:shift_adjust_inst[12].inst|          ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst                                                                                                                                                                                                                 ;              ;
;                |adjust:adjust_inst[2].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[2].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                      ;              ;
;             |shift_adjust:shift_adjust_inst[13].inst|          ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst                                                                                                                                                                                                                 ;              ;
;                |adjust:adjust_inst[2].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[2].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                      ;              ;
;             |shift_adjust:shift_adjust_inst[14].inst|          ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst                                                                                                                                                                                                                 ;              ;
;                |adjust:adjust_inst[2].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[2].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                      ;              ;
;             |shift_adjust:shift_adjust_inst[15].inst|          ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst                                                                                                                                                                                                                 ;              ;
;                |adjust:adjust_inst[1].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[1].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[2].inst|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[2].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                      ;              ;
;             |shift_adjust:shift_adjust_inst[16].inst|          ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst                                                                                                                                                                                                                 ;              ;
;                |adjust:adjust_inst[1].inst|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[1].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[2].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[2].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                      ;              ;
;             |shift_adjust:shift_adjust_inst[17].inst|          ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst                                                                                                                                                                                                                 ;              ;
;                |adjust:adjust_inst[0].inst|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[0].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[1].inst|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[1].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[2].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[2].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                      ;              ;
;             |shift_adjust:shift_adjust_inst[18].inst|          ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 16 (0)           ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[18].inst                                                                                                                                                                                                                 ;              ;
;                |adjust:adjust_inst[0].inst|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[18].inst|adjust:adjust_inst[0].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[1].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[18].inst|adjust:adjust_inst[1].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[2].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[18].inst|adjust:adjust_inst[2].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[18].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                      ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[18].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                      ;              ;
;             |shift_adjust:shift_adjust_inst[2].inst|           ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[2].inst                                                                                                                                                                                                                  ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[2].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                       ;              ;
;             |shift_adjust:shift_adjust_inst[3].inst|           ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[3].inst                                                                                                                                                                                                                  ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[3].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                       ;              ;
;             |shift_adjust:shift_adjust_inst[4].inst|           ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[4].inst                                                                                                                                                                                                                  ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[4].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                       ;              ;
;             |shift_adjust:shift_adjust_inst[5].inst|           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst                                                                                                                                                                                                                  ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                       ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                       ;              ;
;             |shift_adjust:shift_adjust_inst[6].inst|           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst                                                                                                                                                                                                                  ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                       ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                       ;              ;
;             |shift_adjust:shift_adjust_inst[7].inst|           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst                                                                                                                                                                                                                  ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                       ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                       ;              ;
;             |shift_adjust:shift_adjust_inst[8].inst|           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst                                                                                                                                                                                                                  ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                       ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                       ;              ;
;             |shift_adjust:shift_adjust_inst[9].inst|           ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst                                                                                                                                                                                                                  ;              ;
;                |adjust:adjust_inst[3].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[3].inst                                                                                                                                                                                       ;              ;
;                |adjust:adjust_inst[4].inst|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[4].inst                                                                                                                                                                                       ;              ;
;                |adjust:adjust_inst[5].inst|                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[5].inst                                                                                                                                                                                       ;              ;
;          |seven_tube_drive:seven_tube_drive_inst|              ; 68 (68)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 2 (2)             ; 50 (50)          ; |top|dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst                                                                                                                                                                                                                                       ;              ;
;       |wave_generate:wave_generate_inst|                       ; 1328 (0)    ; 462 (0)                   ; 0 (0)         ; 8336        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 866 (0)      ; 136 (0)           ; 326 (0)          ; |top|dds:inst|wave_generate:wave_generate_inst                                                                                                                                                                                                                                                            ;              ;
;          |addr_control:addr_control_inst|                      ; 1288 (32)   ; 454 (32)                  ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (0)      ; 136 (0)           ; 318 (32)         ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst                                                                                                                                                                                                                             ;              ;
;             |mydiv:mydiv_inst|                                 ; 1256 (0)    ; 422 (0)                   ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (0)      ; 136 (0)           ; 286 (0)          ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst                                                                                                                                                                                                            ;              ;
;                |lpm_divide:LPM_DIVIDE_component|               ; 1256 (0)    ; 422 (0)                   ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (0)      ; 136 (0)           ; 286 (0)          ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                            ;              ;
;                   |lpm_divide_rdv:auto_generated|              ; 1256 (0)    ; 422 (0)                   ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (0)      ; 136 (0)           ; 286 (0)          ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated                                                                                                                                              ;              ;
;                      |sign_div_unsign_dai:divider|             ; 1256 (0)    ; 422 (0)                   ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (0)      ; 136 (0)           ; 286 (0)          ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider                                                                                                                  ;              ;
;                         |alt_u_div_ftf:divider|                ; 1256 (1253) ; 422 (419)                 ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (834)    ; 136 (136)         ; 286 (283)        ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider                                                                                            ;              ;
;                            |altshift_taps:DFFNumerator_rtl_0|  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0                                                           ;              ;
;                               |shift_taps_vpo:auto_generated|  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated                             ;              ;
;                                  |altsyncram_ie81:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 144         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2 ;              ;
;                                  |cntr_cpf:cntr1|              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|cntr_cpf:cntr1              ;              ;
;          |adjust_a:adjust_a_inst|                              ; 40 (8)      ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 8 (8)            ; |top|dds:inst|wave_generate:wave_generate_inst|adjust_a:adjust_a_inst                                                                                                                                                                                                                                     ;              ;
;             |lpm_mult:Mult0|                                   ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|adjust_a:adjust_a_inst|lpm_mult:Mult0                                                                                                                                                                                                                      ;              ;
;                |multcore:mult_core|                            ; 32 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (23)      ; 0 (0)             ; 0 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|adjust_a:adjust_a_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                   ;              ;
;                   |mpar_add:padder|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|adjust_a:adjust_a_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                   ;              ;
;                      |lpm_add_sub:adder[0]|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|adjust_a:adjust_a_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                              ;              ;
;                         |add_sub_nbh:auto_generated|           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|adjust_a:adjust_a_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_nbh:auto_generated                                                                                                                                   ;              ;
;          |rom1024x8:rom1024x8_inst|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst                                                                                                                                                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component                                                                                                                                                                                                   ;              ;
;                |altsyncram_e091:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated                                                                                                                                                                    ;              ;
+----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; da_clk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; da_sda       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; da_load      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; da_ldac      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_wave     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; key_freq_add ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; key_freq_sub ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; key_a        ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                          ;
+-------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                       ;                   ;         ;
; key_wave                                                                                  ;                   ;         ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|Selector0~0     ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|Selector1~0     ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|Selector3~0     ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|Selector4~0     ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|Selector2~1     ; 0                 ; 6       ;
; key_freq_add                                                                              ;                   ;         ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|Selector0~0 ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|Selector1~0 ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|Selector3~0 ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|Selector4~0 ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|Selector2~1 ; 0                 ; 6       ;
; key_freq_sub                                                                              ;                   ;         ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|Selector0~0 ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|Selector1~0 ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|Selector3~0 ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|Selector4~0 ; 0                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|Selector2~1 ; 0                 ; 6       ;
; key_a                                                                                     ;                   ;         ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|Selector0~0        ; 1                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|Selector1~0        ; 1                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|Selector3~0        ; 1                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|Selector4~0        ; 1                 ; 6       ;
;      - dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|Selector2~1        ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                               ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                                                                                ; PIN_23             ; 740     ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; datlc5620_drive:inst1|Equal1~3                                                                                                                                                                                     ; LCCOMB_X26_Y20_N0  ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datlc5620_drive:inst1|LessThan0~2                                                                                                                                                                                  ; LCCOMB_X25_Y19_N6  ; 10      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; dds:inst|control:control_inst|saw_freq[2]~66                                                                                                                                                                       ; LCCOMB_X24_Y15_N18 ; 18      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dds:inst|control:control_inst|sin_freq[2]~66                                                                                                                                                                       ; LCCOMB_X24_Y16_N4  ; 18      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dds:inst|control:control_inst|square_freq[2]~67                                                                                                                                                                    ; LCCOMB_X24_Y15_N24 ; 18      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dds:inst|control:control_inst|tri_freq[2]~66                                                                                                                                                                       ; LCCOMB_X24_Y21_N22 ; 18      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|Selector4~0                                                                                                                                        ; LCCOMB_X19_Y12_N6  ; 18      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|Selector4~0                                                                                                                                 ; LCCOMB_X16_Y19_N22 ; 18      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|Selector4~0                                                                                                                                 ; LCCOMB_X31_Y1_N22  ; 18      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|Selector4~0                                                                                                                                     ; LCCOMB_X4_Y19_N30  ; 18      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|Equal0~4                                                                                                                                            ; LCCOMB_X22_Y15_N26 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|LessThan0~2                                                                                                                                         ; LCCOMB_X22_Y15_N8  ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_19~38 ; LCCOMB_X9_Y10_N18  ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_21~38 ; LCCOMB_X10_Y16_N18 ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_25~54 ; LCCOMB_X13_Y18_N26 ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_28~54 ; LCCOMB_X17_Y17_N26 ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_30~54 ; LCCOMB_X21_Y14_N26 ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_34~54 ; LCCOMB_X22_Y11_N26 ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_36~54 ; LCCOMB_X18_Y18_N26 ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_39~54 ; LCCOMB_X16_Y13_N26 ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_42~54 ; LCCOMB_X13_Y11_N26 ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_45~54 ; LCCOMB_X12_Y8_N26  ; 21      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_23   ; 740     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                               ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_freq_add|neg_flag                                                                                                                                                                                                                                    ; 68      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[286]                                                                                      ; 46      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[312]                                                                                      ; 46      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[364]                                                                                      ; 46      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[416]                                                                                      ; 46      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[442]                                                                                      ; 46      ;
; dds:inst|control:control_inst|wave_sel[1]                                                                                                                                                                                                                                                                          ; 46      ;
; dds:inst|control:control_inst|wave_sel[0]                                                                                                                                                                                                                                                                          ; 45      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[234]                                                                                      ; 40      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[260]                                                                                      ; 31      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[338]                                                                                      ; 31      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[390]                                                                                      ; 31      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[468]                                                                                      ; 31      ;
; dds:inst|control:control_inst|wave_a[0]                                                                                                                                                                                                                                                                            ; 24      ;
; datlc5620_drive:inst1|cnt[6]                                                                                                                                                                                                                                                                                       ; 23      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_18~38                                                                                                 ; 22      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_20~38                                                                                                 ; 22      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_24~38                                                                                                 ; 22      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_19~38                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_17~36                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_21~38                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_25~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_23~38                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_28~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_27~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_26~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_30~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_29~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_34~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_32~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_31~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_36~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_35~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_39~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_38~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_37~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_42~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_41~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_40~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_45~54                                                                                                 ; 21      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_43~54                                                                                                 ; 21      ;
; datlc5620_drive:inst1|cnt[1]                                                                                                                                                                                                                                                                                       ; 20      ;
; datlc5620_drive:inst1|cnt[8]                                                                                                                                                                                                                                                                                       ; 20      ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|Selector4~0                                                                                                                                                                                                                                        ; 18      ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|Selector4~0                                                                                                                                                                                                                                 ; 18      ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|Selector4~0                                                                                                                                                                                                                                 ; 18      ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|Selector4~0                                                                                                                                                                                                                                     ; 18      ;
; dds:inst|control:control_inst|saw_freq[2]~66                                                                                                                                                                                                                                                                       ; 18      ;
; dds:inst|control:control_inst|sin_freq[2]~66                                                                                                                                                                                                                                                                       ; 18      ;
; dds:inst|control:control_inst|tri_freq[2]~66                                                                                                                                                                                                                                                                       ; 18      ;
; dds:inst|control:control_inst|square_freq[2]~67                                                                                                                                                                                                                                                                    ; 18      ;
; datlc5620_drive:inst1|cnt[3]                                                                                                                                                                                                                                                                                       ; 18      ;
; datlc5620_drive:inst1|cnt[7]                                                                                                                                                                                                                                                                                       ; 18      ;
; dds:inst|control:control_inst|wave_a[1]                                                                                                                                                                                                                                                                            ; 17      ;
; datlc5620_drive:inst1|cnt[2]                                                                                                                                                                                                                                                                                       ; 17      ;
; datlc5620_drive:inst1|cnt[9]                                                                                                                                                                                                                                                                                       ; 17      ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|LessThan0~2                                                                                                                                                                                                                                         ; 16      ;
; datlc5620_drive:inst1|cnt[4]                                                                                                                                                                                                                                                                                       ; 16      ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFDenominator[494]                                                                                      ; 14      ;
; datlc5620_drive:inst1|cnt[0]                                                                                                                                                                                                                                                                                       ; 13      ;
; datlc5620_drive:inst1|cnt[5]                                                                                                                                                                                                                                                                                       ; 12      ;
; dds:inst|control:control_inst|wave_freq[19]                                                                                                                                                                                                                                                                        ; 11      ;
; datlc5620_drive:inst1|Equal1~3                                                                                                                                                                                                                                                                                     ; 11      ;
; datlc5620_drive:inst1|LessThan0~2                                                                                                                                                                                                                                                                                  ; 10      ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[1].inst|odata[2]~2                                                                                                                                                                                         ; 8       ;
; dds:inst|control:control_inst|wave_freq[17]                                                                                                                                                                                                                                                                        ; 8       ;
; dds:inst|control:control_inst|wave_freq[18]                                                                                                                                                                                                                                                                        ; 8       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[2].inst|odata[3]~34                                                                                                                                                                                        ; 7       ;
; dds:inst|control:control_inst|wave_freq[16]                                                                                                                                                                                                                                                                        ; 7       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|Selector6~2                                                                                                                                                                                                                                         ; 7       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|Selector7~2                                                                                                                                                                                                                                         ; 7       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|Selector8~3                                                                                                                                                                                                                                         ; 7       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|Selector9~3                                                                                                                                                                                                                                         ; 7       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|c_state.S2                                                                                                                                                                                                                                          ; 7       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|c_state.S4                                                                                                                                                                                                                                          ; 7       ;
; dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_a|capture_reg                                                                                                                                                                                                                                        ; 6       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[1].inst|odata[2]~2                                                                                                                                                                                         ; 6       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[2].inst|odata[3]~32                                                                                                                                                                                        ; 6       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[2].inst|odata[3]~3                                                                                                                                                                                         ; 6       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[2].inst|odata[3]~3                                                                                                                                                                                         ; 6       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|Equal0~4                                                                                                                                                                                                                                            ; 6       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[3].inst|odata[2]~2                                                                                                                                                                                          ; 6       ;
; dds:inst|control:control_inst|wave_freq[13]                                                                                                                                                                                                                                                                        ; 6       ;
; dds:inst|control:control_inst|wave_freq[14]                                                                                                                                                                                                                                                                        ; 6       ;
; dds:inst|control:control_inst|wave_freq[15]                                                                                                                                                                                                                                                                        ; 6       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|c_state.S3                                                                                                                                                                                                                                          ; 6       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|c_state.S5                                                                                                                                                                                                                                          ; 6       ;
; datlc5620_drive:inst1|Equal3~0                                                                                                                                                                                                                                                                                     ; 6       ;
; key_a~input                                                                                                                                                                                                                                                                                                        ; 5       ;
; key_freq_sub~input                                                                                                                                                                                                                                                                                                 ; 5       ;
; key_freq_add~input                                                                                                                                                                                                                                                                                                 ; 5       ;
; key_wave~input                                                                                                                                                                                                                                                                                                     ; 5       ;
; dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_a|check_reg                                                                                                                                                                                                                                          ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[1].inst|odata[1]~1                                                                                                                                                                                         ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[1].inst|odata[0]~0                                                                                                                                                                                         ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[1].inst|odata[1]~1                                                                                                                                                                                         ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[1].inst|odata[0]~0                                                                                                                                                                                         ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[2].inst|odata[3]~3                                                                                                                                                                                         ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[2].inst|odata[3]~3                                                                                                                                                                                         ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[2].inst|odata[1]~2                                                                                                                                                                                         ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[2].inst|odata[0]~1                                                                                                                                                                                         ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[3].inst|odata[3]~3                                                                                                                                                                                         ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[2].inst|odata[2]~0                                                                                                                                                                                         ; 5       ;
; dds:inst|control:control_inst|wave_freq[4]                                                                                                                                                                                                                                                                         ; 5       ;
; dds:inst|control:control_inst|wave_freq[5]                                                                                                                                                                                                                                                                         ; 5       ;
; dds:inst|control:control_inst|wave_freq[6]                                                                                                                                                                                                                                                                         ; 5       ;
; dds:inst|control:control_inst|wave_freq[7]                                                                                                                                                                                                                                                                         ; 5       ;
; dds:inst|control:control_inst|wave_freq[8]                                                                                                                                                                                                                                                                         ; 5       ;
; dds:inst|control:control_inst|wave_freq[9]                                                                                                                                                                                                                                                                         ; 5       ;
; dds:inst|control:control_inst|wave_freq[10]                                                                                                                                                                                                                                                                        ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[4].inst|odata[1]~2                                                                                                                                                                                          ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                          ; 5       ;
; dds:inst|control:control_inst|wave_freq[11]                                                                                                                                                                                                                                                                        ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[4].inst|odata[2]~1                                                                                                                                                                                          ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[4].inst|odata[0]~0                                                                                                                                                                                          ; 5       ;
; dds:inst|control:control_inst|wave_freq[12]                                                                                                                                                                                                                                                                        ; 5       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[2].inst|odata[2]~33                                                                                                                                                                                        ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[297]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[298]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[299]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[300]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[301]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[324]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[325]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[326]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[327]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[328]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[378]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[379]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[380]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[381]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[382]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[432]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[433]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[434]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[435]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[436]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[459]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[460]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[461]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[462]                                                                                            ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[463]                                                                                            ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|Equal0~5                                                                                                                                                                                                                                           ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|c_state.OFF_SHAKE                                                                                                                                                                                                                                  ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|Equal0~5                                                                                                                                                                                                                                    ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|c_state.OFF_SHAKE                                                                                                                                                                                                                           ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|Equal0~5                                                                                                                                                                                                                                    ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|c_state.OFF_SHAKE                                                                                                                                                                                                                           ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|Equal0~5                                                                                                                                                                                                                                        ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|c_state.OFF_SHAKE                                                                                                                                                                                                                               ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|c_state.ON_SHAKE                                                                                                                                                                                                                                   ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|c_state.ON_SHAKE                                                                                                                                                                                                                            ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|c_state.ON_SHAKE                                                                                                                                                                                                                            ; 4       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|c_state.ON_SHAKE                                                                                                                                                                                                                                ; 4       ;
; dds:inst|control:control_inst|sin_a[0]~0                                                                                                                                                                                                                                                                           ; 4       ;
; dds:inst|control:control_inst|square_freq[17]~66                                                                                                                                                                                                                                                                   ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[1].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[0].inst|odata[0]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[1].inst|LessThan0~0                                                                                                                                                                                        ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[1].inst|odata[0]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[2].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[1].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[1].inst|odata[2]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[2].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[2].inst|odata[0]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[3].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[2].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[2].inst|odata[2]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[2].inst|odata[0]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[3].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[2].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[2].inst|odata[1]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[2].inst|odata[1]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[3].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[2].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[2].inst|odata[0]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[2].inst|odata[2]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[2].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[2].inst|odata[0]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[3].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[2].inst|odata[2]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[2].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[2].inst|odata[0]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[3].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[2].inst|odata[0]~31                                                                                                                                                                                        ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[2].inst|odata[1]~30                                                                                                                                                                                        ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[3].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[3].inst|odata[0]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[4].inst|odata[3]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[3].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[3].inst|odata[2]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[3].inst|odata[0]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[3].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[3].inst|odata[1]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[3].inst|odata[1]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[3].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[3].inst|odata[0]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[3].inst|odata[1]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[3].inst|odata[0]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[3].inst|odata[2]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[3].inst|odata[0]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[3].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[3].inst|odata[1]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[3].inst|odata[1]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[3].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[3].inst|odata[0]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[3].inst|odata[1]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[3].inst|odata[0]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[3].inst|odata[2]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[3].inst|odata[2]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[3].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[3].inst|odata[0]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[3].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[3].inst|odata[0]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|control:control_inst|wave_freq[3]                                                                                                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[4].inst|odata[0]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[4].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[4].inst|odata[1]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[4].inst|odata[1]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[4].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[14].inst|adjust:adjust_inst[4].inst|odata[0]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[4].inst|odata[1]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[4].inst|odata[0]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[13].inst|adjust:adjust_inst[4].inst|odata[2]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[4].inst|odata[0]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[4].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[12].inst|adjust:adjust_inst[4].inst|odata[1]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[4].inst|odata[1]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[4].inst|odata[2]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[11].inst|adjust:adjust_inst[4].inst|odata[0]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[4].inst|odata[1]~2                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[4].inst|odata[0]~1                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[4].inst|odata[2]~0                                                                                                                                                                                         ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[4].inst|odata[0]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[8].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[4].inst|odata[2]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[4].inst|odata[1]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[4].inst|odata[2]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[4].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[7].inst|adjust:adjust_inst[4].inst|odata[0]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[4].inst|odata[2]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[4].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[6].inst|adjust:adjust_inst[4].inst|odata[0]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[4].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[4].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[4].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst|adjust:adjust_inst[4].inst|odata[2]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst|adjust:adjust_inst[4].inst|odata[0]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[5].inst|adjust:adjust_inst[4].inst|odata[1]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[4].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[3].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[3].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[3].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[2].inst|adjust:adjust_inst[5].inst|odata[2]~0                                                                                                                                                                                          ; 4       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|c_state.S0                                                                                                                                                                                                                                          ; 4       ;
; datlc5620_drive:inst1|Selector0~3                                                                                                                                                                                                                                                                                  ; 4       ;
; datlc5620_drive:inst1|Equal20~0                                                                                                                                                                                                                                                                                    ; 4       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|cntr_cpf:cntr1|counter_reg_bit[2]         ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|cntr_cpf:cntr1|counter_reg_bit[1]         ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]         ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[675]~160                                                                                        ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[270]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[271]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[272]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[810]~128                                                                                        ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[891]~103                                                                                        ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[329]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[351]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[352]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[353]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[354]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[355]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[356]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1026]~75                                                                                        ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[383]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[405]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[406]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[407]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[408]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[409]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[410]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1161]~47                                                                                        ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[437]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1242]~23                                                                                        ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[464]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[486]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[487]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[488]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[489]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[490]                                                                                            ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[491]                                                                                            ; 3       ;
; dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_freq_add|capture_reg                                                                                                                                                                                                                                 ; 3       ;
; dds:inst|key_handle:key_handle_inst|check_edge:check_edge_keywave|capture_reg                                                                                                                                                                                                                                      ; 3       ;
; dds:inst|control:control_inst|saw_a[0]                                                                                                                                                                                                                                                                             ; 3       ;
; dds:inst|control:control_inst|sin_a[0]                                                                                                                                                                                                                                                                             ; 3       ;
; dds:inst|control:control_inst|tri_a[0]                                                                                                                                                                                                                                                                             ; 3       ;
; dds:inst|control:control_inst|square_a[0]                                                                                                                                                                                                                                                                          ; 3       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[3].inst|odata[3]~3                                                                                                                                                                                          ; 3       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[10].inst|adjust:adjust_inst[3].inst|LessThan0~0                                                                                                                                                                                        ; 3       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[9].inst|adjust:adjust_inst[4].inst|odata[3]~3                                                                                                                                                                                          ; 3       ;
; dds:inst|control:control_inst|wave_freq[2]                                                                                                                                                                                                                                                                         ; 3       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[4].inst|odata[0]~2                                                                                                                                                                                         ; 3       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                         ; 3       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[5].inst|odata[0]~3                                                                                                                                                                                         ; 3       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[3].inst|adjust:adjust_inst[5].inst|odata[3]~0                                                                                                                                                                                          ; 3       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|c_state.S1                                                                                                                                                                                                                                          ; 3       ;
; datlc5620_drive:inst1|Equal4~0                                                                                                                                                                                                                                                                                     ; 3       ;
; datlc5620_drive:inst1|WideOr3~8                                                                                                                                                                                                                                                                                    ; 3       ;
; datlc5620_drive:inst1|Equal9~0                                                                                                                                                                                                                                                                                     ; 3       ;
; datlc5620_drive:inst1|Equal5~1                                                                                                                                                                                                                                                                                     ; 3       ;
; datlc5620_drive:inst1|Equal1~2                                                                                                                                                                                                                                                                                     ; 3       ;
; datlc5620_drive:inst1|Equal2~0                                                                                                                                                                                                                                                                                     ; 3       ;
; datlc5620_drive:inst1|WideNor0~0                                                                                                                                                                                                                                                                                   ; 3       ;
; datlc5620_drive:inst1|Equal26~0                                                                                                                                                                                                                                                                                    ; 3       ;
; datlc5620_drive:inst1|Equal6~0                                                                                                                                                                                                                                                                                     ; 3       ;
; datlc5620_drive:inst1|Equal1~1                                                                                                                                                                                                                                                                                     ; 3       ;
; datlc5620_drive:inst1|Equal1~0                                                                                                                                                                                                                                                                                     ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|q_a[1]                                                                                                                                                                           ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|q_a[2]                                                                                                                                                                           ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|q_a[3]                                                                                                                                                                           ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|q_a[4]                                                                                                                                                                           ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|q_a[5]                                                                                                                                                                           ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|q_a[6]                                                                                                                                                                           ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|q_a[7]                                                                                                                                                                           ; 3       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|cnt[7]                                                                                                                                                                                                                                              ; 3       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|cnt[6]                                                                                                                                                                                                                                              ; 3       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|cnt[15]                                                                                                                                                                                                                                             ; 3       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|cnt[14]                                                                                                                                                                                                                                             ; 3       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|cnt[5]                                                                                                                                                                                                                                              ; 3       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|cnt[4]                                                                                                                                                                                                                                              ; 3       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|cnt[9]                                                                                                                                                                                                                                              ; 3       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|cnt[8]                                                                                                                                                                                                                                              ; 3       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[702]~163                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[682]~157                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[683]~156                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[684]~155                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[685]~154                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[686]~153                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[687]~152                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[688]~151                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[689]~150                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[690]~149                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[691]~148                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[692]~147                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[693]~146                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[694]~145                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[695]~144                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[696]~143                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[697]~142                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[698]~141                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[699]~140                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[756]~137                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[277]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[278]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[837]~130                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[817]~126                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[818]~125                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[819]~124                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[820]~123                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[821]~122                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[822]~121                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[823]~120                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[824]~119                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[825]~118                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[826]~117                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[827]~116                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[828]~115                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[829]~114                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[830]~113                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[831]~112                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[832]~111                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[833]~110                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[834]~109                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[304]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[305]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[918]~105                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[898]~102                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[899]~101                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[900]~100                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[901]~99                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[902]~98                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[903]~97                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[904]~96                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[905]~95                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[906]~94                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[907]~93                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[908]~92                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[909]~91                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[910]~90                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[911]~89                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[912]~88                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[913]~87                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[914]~86                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[915]~85                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[330]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[331]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[332]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[972]~81                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[357]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[358]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1053]~77                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1033]~74                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1034]~73                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1035]~72                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1036]~71                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1037]~70                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1038]~69                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1039]~68                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1040]~67                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1041]~66                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1042]~65                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1043]~64                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1044]~63                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1045]~62                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1046]~61                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1047]~60                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1048]~59                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1049]~58                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1050]~57                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[384]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[385]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1107]~53                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[411]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[412]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1188]~49                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1168]~46                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1169]~45                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1170]~44                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1171]~43                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1172]~42                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1173]~41                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1174]~40                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1175]~39                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1176]~38                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1177]~37                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1178]~36                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1179]~35                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1180]~34                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1181]~33                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1182]~32                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1183]~31                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1184]~30                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1185]~29                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[438]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[439]                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|c_state.ON                                                                                                                                                                                                                                         ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|c_state.ON                                                                                                                                                                                                                                  ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|c_state.ON                                                                                                                                                                                                                                  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1269]~25                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1249]~22                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1250]~21                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1251]~20                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1252]~19                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1253]~18                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1254]~17                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1255]~16                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1256]~15                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1257]~14                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1258]~13                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1259]~12                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1260]~11                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1261]~10                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1262]~9                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1263]~8                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1264]~7                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1265]~6                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1266]~5                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[465]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[466]                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|c_state.ON                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|StageOut[1323]~1                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[492]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[493]                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|okey~0                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|c_state.OFF                                                                                                                                                                                                                                        ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|okey~0                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|c_state.OFF                                                                                                                                                                                                                                 ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|okey~0                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|c_state.OFF                                                                                                                                                                                                                                 ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|okey~0                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|c_state.OFF                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_freq_sub|capture_reg                                                                                                                                                                                                                                 ; 2       ;
; dds:inst|key_handle:key_handle_inst|check_edge:check_edge_key_freq_add|check_reg                                                                                                                                                                                                                                   ; 2       ;
; dds:inst|control:control_inst|saw_a[1]                                                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|control:control_inst|sin_a[1]                                                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|control:control_inst|square_a[1]                                                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|control:control_inst|tri_a[1]                                                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|check_edge:check_edge_keywave|check_reg                                                                                                                                                                                                                                        ; 2       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[0].inst|odata[2]~3                                                                                                                                                                                         ; 2       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[0].inst|odata[2]~2                                                                                                                                                                                         ; 2       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[1].inst|LessThan0~0                                                                                                                                                                                        ; 2       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[17].inst|adjust:adjust_inst[0].inst|odata[1]~1                                                                                                                                                                                         ; 2       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|Equal0~1                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|show:show_inst|seven_tube_drive:seven_tube_drive_inst|Equal0~0                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[18].inst|adjust:adjust_inst[4].inst|odata[3]~2                                                                                                                                                                                         ; 2       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[5].inst|odata[2]~2                                                                                                                                                                                         ; 2       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[15].inst|adjust:adjust_inst[5].inst|odata[1]~1                                                                                                                                                                                         ; 2       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[4].inst|odata[1]~1                                                                                                                                                                                         ; 2       ;
; dds:inst|show:show_inst|bin2bcd:bin2bcd_inst|shift_adjust:shift_adjust_inst[16].inst|adjust:adjust_inst[4].inst|odata[2]~0                                                                                                                                                                                         ; 2       ;
; datlc5620_drive:inst1|WideOr4~0                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal14~1                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal16~1                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal12~2                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal15~1                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal12~1                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal10~0                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal4~2                                                                                                                                                                                                                                                                                     ; 2       ;
; datlc5620_drive:inst1|Equal2~2                                                                                                                                                                                                                                                                                     ; 2       ;
; datlc5620_drive:inst1|Equal8~1                                                                                                                                                                                                                                                                                     ; 2       ;
; datlc5620_drive:inst1|Equal18~0                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal8~0                                                                                                                                                                                                                                                                                     ; 2       ;
; datlc5620_drive:inst1|Equal21~0                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal13~0                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal3~1                                                                                                                                                                                                                                                                                     ; 2       ;
; datlc5620_drive:inst1|Equal17~0                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal5~0                                                                                                                                                                                                                                                                                     ; 2       ;
; datlc5620_drive:inst1|Equal6~1                                                                                                                                                                                                                                                                                     ; 2       ;
; datlc5620_drive:inst1|Equal16~0                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal24~1                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|Equal25~0                                                                                                                                                                                                                                                                                    ; 2       ;
; datlc5620_drive:inst1|da_ldac                                                                                                                                                                                                                                                                                      ; 2       ;
; datlc5620_drive:inst1|da_load                                                                                                                                                                                                                                                                                      ; 2       ;
; datlc5620_drive:inst1|da_sda                                                                                                                                                                                                                                                                                       ; 2       ;
; datlc5620_drive:inst1|da_clk                                                                                                                                                                                                                                                                                       ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_18~54                                                                                                 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[279]~90                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[280]~80                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[281]~70                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[282]~61                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[283]~53                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[284]~45                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[285]~38                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[286]~31                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[287]~25                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[288]~20                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[289]~15                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[290]~11                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[291]~8                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[292]~5                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[293]~3                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[294]~1                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[295]~0                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a1  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a2  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a3  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a4  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a5  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a6  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a7  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a8  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a9  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a10 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a11 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a12 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a13 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a14 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a15 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a16 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a17 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ram_block3a0  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_20~54                                                                                                 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[306]~100                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[307]~91                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[308]~81                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[309]~71                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[310]~62                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[311]~54                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[312]~46                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[313]~39                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[314]~32                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[315]~26                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[316]~21                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[317]~16                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[318]~12                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[319]~9                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[320]~6                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[321]~4                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[322]~2                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[279]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[280]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[281]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[282]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[283]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[284]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[285]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[286]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[287]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[288]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[289]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[290]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[291]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[292]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[293]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[294]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|op_24~54                                                                                                 ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[333]~117                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[334]~109                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[335]~101                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[336]~92                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[337]~82                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[338]~72                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[339]~63                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[340]~55                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[341]~47                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[342]~40                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[343]~33                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[344]~27                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[345]~22                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[346]~17                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[347]~13                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[348]~10                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[349]~7                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[306]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[307]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[308]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[309]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[310]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[311]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[312]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[313]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[314]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[315]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[316]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[317]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[318]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[319]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[320]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[321]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[359]~139                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[360]~132                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[361]~125                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[362]~118                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[363]~110                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[364]~102                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[365]~93                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[366]~83                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[367]~73                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[368]~64                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[369]~56                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[370]~48                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[371]~41                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[372]~34                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[373]~28                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[374]~23                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[375]~18                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[376]~14                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[333]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[334]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[335]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[336]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[337]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[338]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[339]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[340]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[341]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[342]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[343]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[344]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[345]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[346]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[347]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[348]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[386]~146                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[387]~140                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[388]~133                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[389]~126                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[390]~119                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[391]~111                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[392]~103                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[393]~94                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[394]~84                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[395]~74                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[396]~65                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[397]~57                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[398]~49                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[399]~42                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[400]~35                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[401]~29                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[402]~24                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[403]~19                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[359]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[360]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[361]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[362]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[363]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[364]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[365]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[366]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[367]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[368]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[369]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[370]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[371]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[372]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[373]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[374]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[375]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[413]~157                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[414]~152                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[415]~147                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[416]~141                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[417]~134                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[418]~127                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[419]~120                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[420]~112                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[421]~104                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[422]~95                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[423]~85                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[424]~75                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[425]~66                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[426]~58                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[427]~50                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[428]~43                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[429]~36                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[430]~30                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[386]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[387]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[388]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[389]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[390]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[391]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[392]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[393]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[394]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[395]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[396]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[397]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[398]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[399]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[400]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[401]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[402]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[440]~162                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[441]~158                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[442]~153                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[443]~148                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[444]~142                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[445]~135                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[446]~128                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[447]~121                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[448]~113                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[449]~105                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[450]~96                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[451]~86                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[452]~76                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[453]~67                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[454]~59                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[455]~51                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[456]~44                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[457]~37                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[413]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[414]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[415]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[416]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[417]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[418]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[419]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[420]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[421]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[422]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[423]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[424]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[425]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[426]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[427]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[428]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[429]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[467]~169                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[468]~166                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[469]~163                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[470]~159                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[471]~154                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[472]~149                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[473]~143                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[474]~136                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[475]~129                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[476]~122                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[477]~114                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[478]~106                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[479]~97                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[480]~87                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[481]~77                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[482]~68                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[483]~60                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[484]~52                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[440]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[441]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[442]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[443]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[444]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[445]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[446]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[447]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[448]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[449]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[450]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[451]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[452]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[453]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[454]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[455]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[456]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[494]~174                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[495]~172                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[496]~170                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[497]~167                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[498]~164                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[499]~160                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[500]~155                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[501]~150                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[502]~144                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[503]~137                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[504]~130                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[505]~123                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[506]~115                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[507]~107                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[508]~98                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[509]~88                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[510]~78                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[511]~69                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[467]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[468]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[469]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[470]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[471]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[472]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[473]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[474]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[475]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[476]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[477]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[478]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[479]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[480]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[481]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[482]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[483]                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[17]                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[16]                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[15]                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[14]                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[12]                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[13]                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[11]                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[10]                                                                                                                                                                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[9]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[8]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[7]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[6]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[5]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[4]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[3]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[2]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[1]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_a|cnt[0]                                                                                                                                                                                                                                             ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[17]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[16]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[15]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[14]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[12]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[13]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[11]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[10]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[9]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[8]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[7]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[6]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[5]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[4]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[3]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[2]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[1]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_sub|cnt[0]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[17]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[16]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[15]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[14]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[12]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[13]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[11]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[10]                                                                                                                                                                                                                                     ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[9]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[8]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[7]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[6]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[5]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[4]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[3]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[2]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[1]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_freq_add|cnt[0]                                                                                                                                                                                                                                      ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[521]~176                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[522]~175                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[523]~173                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[524]~171                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[525]~168                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[526]~165                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[527]~161                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[528]~156                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[529]~151                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[530]~145                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[531]~138                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[532]~131                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[533]~124                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[534]~116                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[535]~108                                                                                        ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[536]~99                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[537]~89                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[538]~79                                                                                         ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[494]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[495]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[496]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[497]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[498]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[499]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[500]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[501]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[502]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[503]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[504]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[505]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[506]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[507]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[508]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[509]                                                                                            ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|DFFStage[510]                                                                                            ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[17]                                                                                                                                                                                                                                         ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[16]                                                                                                                                                                                                                                         ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[15]                                                                                                                                                                                                                                         ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[14]                                                                                                                                                                                                                                         ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[12]                                                                                                                                                                                                                                         ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[13]                                                                                                                                                                                                                                         ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[11]                                                                                                                                                                                                                                         ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[10]                                                                                                                                                                                                                                         ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[9]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[8]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[7]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[6]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[5]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[4]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[3]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[2]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[1]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|key_handle:key_handle_inst|key_filter:key_filter_key_wave|cnt[0]                                                                                                                                                                                                                                          ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|addr[31]                                                                                                                                                                                                                                  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|addr[30]                                                                                                                                                                                                                                  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|addr[29]                                                                                                                                                                                                                                  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|addr[28]                                                                                                                                                                                                                                  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|addr[27]                                                                                                                                                                                                                                  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|addr[26]                                                                                                                                                                                                                                  ; 2       ;
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|addr[25]                                                                                                                                                                                                                                  ; 2       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------+
; Name                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF     ; Location       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------+
; dds:inst|wave_generate:wave_generate_inst|addr_control:addr_control_inst|mydiv:mydiv_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_rdv:auto_generated|sign_div_unsign_dai:divider|alt_u_div_ftf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_vpo:auto_generated|altsyncram_ie81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 18           ; 8            ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 144  ; 8                           ; 18                          ; 8                           ; 18                          ; 144                 ; 1    ; None    ; M9K_X15_Y11_N0 ;
; dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; ROM              ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192 ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1    ; dds.mif ; M9K_X15_Y16_N0 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|dds:inst|wave_generate:wave_generate_inst|rom1024x8:rom1024x8_inst|altsyncram:altsyncram_component|altsyncram_e091:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000110) (6) (6) (06)   ;
;8;(00000111) (7) (7) (07)    ;(00001000) (10) (8) (08)   ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;
;16;(00001111) (17) (15) (0F)    ;(00010000) (20) (16) (10)   ;(00010001) (21) (17) (11)   ;(00010010) (22) (18) (12)   ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;(00010110) (26) (22) (16)   ;
;24;(00010111) (27) (23) (17)    ;(00011000) (30) (24) (18)   ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;
;32;(00011111) (37) (31) (1F)    ;(00100000) (40) (32) (20)   ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;(00100101) (45) (37) (25)   ;(00100110) (46) (38) (26)   ;
;40;(00100111) (47) (39) (27)    ;(00101000) (50) (40) (28)   ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101011) (53) (43) (2B)   ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;
;48;(00101111) (57) (47) (2F)    ;(00110000) (60) (48) (30)   ;(00110001) (61) (49) (31)   ;(00110010) (62) (50) (32)   ;(00110011) (63) (51) (33)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;
;56;(00110111) (67) (55) (37)    ;(00111000) (70) (56) (38)   ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111100) (74) (60) (3C)   ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;
;64;(00111111) (77) (63) (3F)    ;(01000000) (100) (64) (40)   ;(01000001) (101) (65) (41)   ;(01000010) (102) (66) (42)   ;(01000011) (103) (67) (43)   ;(01000100) (104) (68) (44)   ;(01000101) (105) (69) (45)   ;(01000110) (106) (70) (46)   ;
;72;(01000111) (107) (71) (47)    ;(01001000) (110) (72) (48)   ;(01001001) (111) (73) (49)   ;(01001010) (112) (74) (4A)   ;(01001011) (113) (75) (4B)   ;(01001100) (114) (76) (4C)   ;(01001101) (115) (77) (4D)   ;(01001110) (116) (78) (4E)   ;
;80;(01001111) (117) (79) (4F)    ;(01010000) (120) (80) (50)   ;(01010001) (121) (81) (51)   ;(01010010) (122) (82) (52)   ;(01010011) (123) (83) (53)   ;(01010100) (124) (84) (54)   ;(01010101) (125) (85) (55)   ;(01010110) (126) (86) (56)   ;
;88;(01010111) (127) (87) (57)    ;(01011000) (130) (88) (58)   ;(01011001) (131) (89) (59)   ;(01011010) (132) (90) (5A)   ;(01011011) (133) (91) (5B)   ;(01011100) (134) (92) (5C)   ;(01011101) (135) (93) (5D)   ;(01011110) (136) (94) (5E)   ;
;96;(01011111) (137) (95) (5F)    ;(01100000) (140) (96) (60)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;(01100011) (143) (99) (63)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;(01100110) (146) (102) (66)   ;
;104;(01100111) (147) (103) (67)    ;(01101000) (150) (104) (68)   ;(01101001) (151) (105) (69)   ;(01101010) (152) (106) (6A)   ;(01101011) (153) (107) (6B)   ;(01101100) (154) (108) (6C)   ;(01101101) (155) (109) (6D)   ;(01101110) (156) (110) (6E)   ;
;112;(01101111) (157) (111) (6F)    ;(01110000) (160) (112) (70)   ;(01110001) (161) (113) (71)   ;(01110010) (162) (114) (72)   ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;(01110101) (165) (117) (75)   ;(01110110) (166) (118) (76)   ;
;120;(01110111) (167) (119) (77)    ;(01111000) (170) (120) (78)   ;(01111001) (171) (121) (79)   ;(01111010) (172) (122) (7A)   ;(01111011) (173) (123) (7B)   ;(01111100) (174) (124) (7C)   ;(01111101) (175) (125) (7D)   ;(01111110) (176) (126) (7E)   ;
;128;(01111111) (177) (127) (7F)    ;(10000000) (200) (128) (80)   ;(10000001) (201) (129) (81)   ;(10000010) (202) (130) (82)   ;(10000011) (203) (131) (83)   ;(10000100) (204) (132) (84)   ;(10000101) (205) (133) (85)   ;(10000110) (206) (134) (86)   ;
;136;(10000111) (207) (135) (87)    ;(10001000) (210) (136) (88)   ;(10001001) (211) (137) (89)   ;(10001010) (212) (138) (8A)   ;(10001011) (213) (139) (8B)   ;(10001100) (214) (140) (8C)   ;(10001101) (215) (141) (8D)   ;(10001110) (216) (142) (8E)   ;
;144;(10001111) (217) (143) (8F)    ;(10010000) (220) (144) (90)   ;(10010001) (221) (145) (91)   ;(10010010) (222) (146) (92)   ;(10010011) (223) (147) (93)   ;(10010100) (224) (148) (94)   ;(10010101) (225) (149) (95)   ;(10010110) (226) (150) (96)   ;
;152;(10010111) (227) (151) (97)    ;(10011000) (230) (152) (98)   ;(10011001) (231) (153) (99)   ;(10011010) (232) (154) (9A)   ;(10011011) (233) (155) (9B)   ;(10011100) (234) (156) (9C)   ;(10011101) (235) (157) (9D)   ;(10011110) (236) (158) (9E)   ;
;160;(10011111) (237) (159) (9F)    ;(10100000) (240) (160) (A0)   ;(10100001) (241) (161) (A1)   ;(10100010) (242) (162) (A2)   ;(10100011) (243) (163) (A3)   ;(10100100) (244) (164) (A4)   ;(10100101) (245) (165) (A5)   ;(10100110) (246) (166) (A6)   ;
;168;(10100111) (247) (167) (A7)    ;(10101000) (250) (168) (A8)   ;(10101001) (251) (169) (A9)   ;(10101010) (252) (170) (AA)   ;(10101011) (253) (171) (AB)   ;(10101100) (254) (172) (AC)   ;(10101101) (255) (173) (AD)   ;(10101110) (256) (174) (AE)   ;
;176;(10101111) (257) (175) (AF)    ;(10110000) (260) (176) (B0)   ;(10110001) (261) (177) (B1)   ;(10110010) (262) (178) (B2)   ;(10110011) (263) (179) (B3)   ;(10110100) (264) (180) (B4)   ;(10110101) (265) (181) (B5)   ;(10110110) (266) (182) (B6)   ;
;184;(10110111) (267) (183) (B7)    ;(10111000) (270) (184) (B8)   ;(10111001) (271) (185) (B9)   ;(10111010) (272) (186) (BA)   ;(10111011) (273) (187) (BB)   ;(10111100) (274) (188) (BC)   ;(10111101) (275) (189) (BD)   ;(10111110) (276) (190) (BE)   ;
;192;(10111111) (277) (191) (BF)    ;(11000000) (300) (192) (C0)   ;(11000001) (301) (193) (C1)   ;(11000010) (302) (194) (C2)   ;(11000011) (303) (195) (C3)   ;(11000100) (304) (196) (C4)   ;(11000101) (305) (197) (C5)   ;(11000110) (306) (198) (C6)   ;
;200;(11000111) (307) (199) (C7)    ;(11001000) (310) (200) (C8)   ;(11001001) (311) (201) (C9)   ;(11001010) (312) (202) (CA)   ;(11001011) (313) (203) (CB)   ;(11001100) (314) (204) (CC)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;
;208;(11001111) (317) (207) (CF)    ;(11010000) (320) (208) (D0)   ;(11010001) (321) (209) (D1)   ;(11010010) (322) (210) (D2)   ;(11010011) (323) (211) (D3)   ;(11010100) (324) (212) (D4)   ;(11010101) (325) (213) (D5)   ;(11010110) (326) (214) (D6)   ;
;216;(11010111) (327) (215) (D7)    ;(11011000) (330) (216) (D8)   ;(11011001) (331) (217) (D9)   ;(11011010) (332) (218) (DA)   ;(11011011) (333) (219) (DB)   ;(11011100) (334) (220) (DC)   ;(11011101) (335) (221) (DD)   ;(11011110) (336) (222) (DE)   ;
;224;(11011111) (337) (223) (DF)    ;(11100000) (340) (224) (E0)   ;(11100001) (341) (225) (E1)   ;(11100010) (342) (226) (E2)   ;(11100011) (343) (227) (E3)   ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;(11100110) (346) (230) (E6)   ;
;232;(11100111) (347) (231) (E7)    ;(11101000) (350) (232) (E8)   ;(11101001) (351) (233) (E9)   ;(11101010) (352) (234) (EA)   ;(11101011) (353) (235) (EB)   ;(11101100) (354) (236) (EC)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;
;240;(11101111) (357) (239) (EF)    ;(11110000) (360) (240) (F0)   ;(11110001) (361) (241) (F1)   ;(11110010) (362) (242) (F2)   ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110101) (365) (245) (F5)   ;(11110110) (366) (246) (F6)   ;
;248;(11110111) (367) (247) (F7)    ;(11111000) (370) (248) (F8)   ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111100) (374) (252) (FC)   ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;
;256;(10000000) (200) (128) (80)    ;(10000011) (203) (131) (83)   ;(10000110) (206) (134) (86)   ;(10001001) (211) (137) (89)   ;(10001100) (214) (140) (8C)   ;(10001111) (217) (143) (8F)   ;(10010010) (222) (146) (92)   ;(10010101) (225) (149) (95)   ;
;264;(10011000) (230) (152) (98)    ;(10011011) (233) (155) (9B)   ;(10011110) (236) (158) (9E)   ;(10100010) (242) (162) (A2)   ;(10100101) (245) (165) (A5)   ;(10100111) (247) (167) (A7)   ;(10101010) (252) (170) (AA)   ;(10101101) (255) (173) (AD)   ;
;272;(10110000) (260) (176) (B0)    ;(10110011) (263) (179) (B3)   ;(10110110) (266) (182) (B6)   ;(10111001) (271) (185) (B9)   ;(10111100) (274) (188) (BC)   ;(10111110) (276) (190) (BE)   ;(11000001) (301) (193) (C1)   ;(11000100) (304) (196) (C4)   ;
;280;(11000110) (306) (198) (C6)    ;(11001001) (311) (201) (C9)   ;(11001011) (313) (203) (CB)   ;(11001110) (316) (206) (CE)   ;(11010000) (320) (208) (D0)   ;(11010011) (323) (211) (D3)   ;(11010101) (325) (213) (D5)   ;(11010111) (327) (215) (D7)   ;
;288;(11011010) (332) (218) (DA)    ;(11011100) (334) (220) (DC)   ;(11011110) (336) (222) (DE)   ;(11100000) (340) (224) (E0)   ;(11100010) (342) (226) (E2)   ;(11100100) (344) (228) (E4)   ;(11100110) (346) (230) (E6)   ;(11101000) (350) (232) (E8)   ;
;296;(11101010) (352) (234) (EA)    ;(11101011) (353) (235) (EB)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;(11110000) (360) (240) (F0)   ;(11110001) (361) (241) (F1)   ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;
;304;(11110101) (365) (245) (F5)    ;(11110110) (366) (246) (F6)   ;(11111000) (370) (248) (F8)   ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111100) (374) (252) (FC)   ;
;312;(11111101) (375) (253) (FD)    ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;320;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111101) (375) (253) (FD)   ;
;328;(11111101) (375) (253) (FD)    ;(11111100) (374) (252) (FC)   ;(11111011) (373) (251) (FB)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111001) (371) (249) (F9)   ;(11111000) (370) (248) (F8)   ;(11110110) (366) (246) (F6)   ;
;336;(11110101) (365) (245) (F5)    ;(11110100) (364) (244) (F4)   ;(11110011) (363) (243) (F3)   ;(11110001) (361) (241) (F1)   ;(11110000) (360) (240) (F0)   ;(11101110) (356) (238) (EE)   ;(11101101) (355) (237) (ED)   ;(11101011) (353) (235) (EB)   ;
;344;(11101010) (352) (234) (EA)    ;(11101000) (350) (232) (E8)   ;(11100110) (346) (230) (E6)   ;(11100100) (344) (228) (E4)   ;(11100010) (342) (226) (E2)   ;(11100000) (340) (224) (E0)   ;(11011110) (336) (222) (DE)   ;(11011100) (334) (220) (DC)   ;
;352;(11011010) (332) (218) (DA)    ;(11010111) (327) (215) (D7)   ;(11010101) (325) (213) (D5)   ;(11010011) (323) (211) (D3)   ;(11010000) (320) (208) (D0)   ;(11001110) (316) (206) (CE)   ;(11001011) (313) (203) (CB)   ;(11001001) (311) (201) (C9)   ;
;360;(11000110) (306) (198) (C6)    ;(11000100) (304) (196) (C4)   ;(11000001) (301) (193) (C1)   ;(10111110) (276) (190) (BE)   ;(10111100) (274) (188) (BC)   ;(10111001) (271) (185) (B9)   ;(10110110) (266) (182) (B6)   ;(10110011) (263) (179) (B3)   ;
;368;(10110000) (260) (176) (B0)    ;(10101101) (255) (173) (AD)   ;(10101010) (252) (170) (AA)   ;(10100111) (247) (167) (A7)   ;(10100101) (245) (165) (A5)   ;(10100010) (242) (162) (A2)   ;(10011110) (236) (158) (9E)   ;(10011011) (233) (155) (9B)   ;
;376;(10011000) (230) (152) (98)    ;(10010101) (225) (149) (95)   ;(10010010) (222) (146) (92)   ;(10001111) (217) (143) (8F)   ;(10001100) (214) (140) (8C)   ;(10001001) (211) (137) (89)   ;(10000110) (206) (134) (86)   ;(10000011) (203) (131) (83)   ;
;384;(01111111) (177) (127) (7F)    ;(01111100) (174) (124) (7C)   ;(01111001) (171) (121) (79)   ;(01110110) (166) (118) (76)   ;(01110011) (163) (115) (73)   ;(01110000) (160) (112) (70)   ;(01101101) (155) (109) (6D)   ;(01101010) (152) (106) (6A)   ;
;392;(01100111) (147) (103) (67)    ;(01100100) (144) (100) (64)   ;(01100001) (141) (97) (61)   ;(01011101) (135) (93) (5D)   ;(01011010) (132) (90) (5A)   ;(01011000) (130) (88) (58)   ;(01010101) (125) (85) (55)   ;(01010010) (122) (82) (52)   ;
;400;(01001111) (117) (79) (4F)    ;(01001100) (114) (76) (4C)   ;(01001001) (111) (73) (49)   ;(01000110) (106) (70) (46)   ;(01000011) (103) (67) (43)   ;(01000001) (101) (65) (41)   ;(00111110) (76) (62) (3E)   ;(00111011) (73) (59) (3B)   ;
;408;(00111001) (71) (57) (39)    ;(00110110) (66) (54) (36)   ;(00110100) (64) (52) (34)   ;(00110001) (61) (49) (31)   ;(00101111) (57) (47) (2F)   ;(00101100) (54) (44) (2C)   ;(00101010) (52) (42) (2A)   ;(00101000) (50) (40) (28)   ;
;416;(00100101) (45) (37) (25)    ;(00100011) (43) (35) (23)   ;(00100001) (41) (33) (21)   ;(00011111) (37) (31) (1F)   ;(00011101) (35) (29) (1D)   ;(00011011) (33) (27) (1B)   ;(00011001) (31) (25) (19)   ;(00010111) (27) (23) (17)   ;
;424;(00010101) (25) (21) (15)    ;(00010100) (24) (20) (14)   ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00001111) (17) (15) (0F)   ;(00001110) (16) (14) (0E)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;
;432;(00001010) (12) (10) (0A)    ;(00001001) (11) (9) (09)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;
;440;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;448;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;
;456;(00000010) (2) (2) (02)    ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;(00001001) (11) (9) (09)   ;
;464;(00001010) (12) (10) (0A)    ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;(00010001) (21) (17) (11)   ;(00010010) (22) (18) (12)   ;(00010100) (24) (20) (14)   ;
;472;(00010101) (25) (21) (15)    ;(00010111) (27) (23) (17)   ;(00011001) (31) (25) (19)   ;(00011011) (33) (27) (1B)   ;(00011101) (35) (29) (1D)   ;(00011111) (37) (31) (1F)   ;(00100001) (41) (33) (21)   ;(00100011) (43) (35) (23)   ;
;480;(00100101) (45) (37) (25)    ;(00101000) (50) (40) (28)   ;(00101010) (52) (42) (2A)   ;(00101100) (54) (44) (2C)   ;(00101111) (57) (47) (2F)   ;(00110001) (61) (49) (31)   ;(00110100) (64) (52) (34)   ;(00110110) (66) (54) (36)   ;
;488;(00111001) (71) (57) (39)    ;(00111011) (73) (59) (3B)   ;(00111110) (76) (62) (3E)   ;(01000001) (101) (65) (41)   ;(01000011) (103) (67) (43)   ;(01000110) (106) (70) (46)   ;(01001001) (111) (73) (49)   ;(01001100) (114) (76) (4C)   ;
;496;(01001111) (117) (79) (4F)    ;(01010010) (122) (82) (52)   ;(01010101) (125) (85) (55)   ;(01011000) (130) (88) (58)   ;(01011010) (132) (90) (5A)   ;(01011101) (135) (93) (5D)   ;(01100001) (141) (97) (61)   ;(01100100) (144) (100) (64)   ;
;504;(01100111) (147) (103) (67)    ;(01101010) (152) (106) (6A)   ;(01101101) (155) (109) (6D)   ;(01110000) (160) (112) (70)   ;(01110011) (163) (115) (73)   ;(01110110) (166) (118) (76)   ;(01111001) (171) (121) (79)   ;(01111100) (174) (124) (7C)   ;
;512;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;520;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;528;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;536;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;544;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;552;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;560;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;568;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;576;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;584;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;592;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;600;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;608;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;616;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;624;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;632;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;640;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;648;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;656;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;664;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;672;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;680;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;688;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;696;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;704;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;712;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;720;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;728;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;736;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;744;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;752;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;760;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;768;(00000000) (0) (0) (00)    ;(00000010) (2) (2) (02)   ;(00000100) (4) (4) (04)   ;(00000110) (6) (6) (06)   ;(00001000) (10) (8) (08)   ;(00001010) (12) (10) (0A)   ;(00001100) (14) (12) (0C)   ;(00001110) (16) (14) (0E)   ;
;776;(00010000) (20) (16) (10)    ;(00010010) (22) (18) (12)   ;(00010100) (24) (20) (14)   ;(00010110) (26) (22) (16)   ;(00011000) (30) (24) (18)   ;(00011010) (32) (26) (1A)   ;(00011100) (34) (28) (1C)   ;(00011110) (36) (30) (1E)   ;
;784;(00100000) (40) (32) (20)    ;(00100010) (42) (34) (22)   ;(00100100) (44) (36) (24)   ;(00100110) (46) (38) (26)   ;(00101000) (50) (40) (28)   ;(00101010) (52) (42) (2A)   ;(00101100) (54) (44) (2C)   ;(00101110) (56) (46) (2E)   ;
;792;(00110000) (60) (48) (30)    ;(00110010) (62) (50) (32)   ;(00110100) (64) (52) (34)   ;(00110110) (66) (54) (36)   ;(00111000) (70) (56) (38)   ;(00111010) (72) (58) (3A)   ;(00111100) (74) (60) (3C)   ;(00111110) (76) (62) (3E)   ;
;800;(01000000) (100) (64) (40)    ;(01000010) (102) (66) (42)   ;(01000100) (104) (68) (44)   ;(01000110) (106) (70) (46)   ;(01001000) (110) (72) (48)   ;(01001010) (112) (74) (4A)   ;(01001100) (114) (76) (4C)   ;(01001110) (116) (78) (4E)   ;
;808;(01010000) (120) (80) (50)    ;(01010010) (122) (82) (52)   ;(01010100) (124) (84) (54)   ;(01010110) (126) (86) (56)   ;(01011000) (130) (88) (58)   ;(01011010) (132) (90) (5A)   ;(01011100) (134) (92) (5C)   ;(01011110) (136) (94) (5E)   ;
;816;(01100000) (140) (96) (60)    ;(01100010) (142) (98) (62)   ;(01100100) (144) (100) (64)   ;(01100110) (146) (102) (66)   ;(01101000) (150) (104) (68)   ;(01101010) (152) (106) (6A)   ;(01101100) (154) (108) (6C)   ;(01101110) (156) (110) (6E)   ;
;824;(01110000) (160) (112) (70)    ;(01110010) (162) (114) (72)   ;(01110100) (164) (116) (74)   ;(01110110) (166) (118) (76)   ;(01111000) (170) (120) (78)   ;(01111010) (172) (122) (7A)   ;(01111100) (174) (124) (7C)   ;(01111110) (176) (126) (7E)   ;
;832;(10000000) (200) (128) (80)    ;(10000001) (201) (129) (81)   ;(10000011) (203) (131) (83)   ;(10000101) (205) (133) (85)   ;(10000111) (207) (135) (87)   ;(10001001) (211) (137) (89)   ;(10001011) (213) (139) (8B)   ;(10001101) (215) (141) (8D)   ;
;840;(10001111) (217) (143) (8F)    ;(10010001) (221) (145) (91)   ;(10010011) (223) (147) (93)   ;(10010101) (225) (149) (95)   ;(10010111) (227) (151) (97)   ;(10011001) (231) (153) (99)   ;(10011011) (233) (155) (9B)   ;(10011101) (235) (157) (9D)   ;
;848;(10011111) (237) (159) (9F)    ;(10100001) (241) (161) (A1)   ;(10100011) (243) (163) (A3)   ;(10100101) (245) (165) (A5)   ;(10100111) (247) (167) (A7)   ;(10101001) (251) (169) (A9)   ;(10101011) (253) (171) (AB)   ;(10101101) (255) (173) (AD)   ;
;856;(10101111) (257) (175) (AF)    ;(10110001) (261) (177) (B1)   ;(10110011) (263) (179) (B3)   ;(10110101) (265) (181) (B5)   ;(10110111) (267) (183) (B7)   ;(10111001) (271) (185) (B9)   ;(10111011) (273) (187) (BB)   ;(10111101) (275) (189) (BD)   ;
;864;(10111111) (277) (191) (BF)    ;(11000001) (301) (193) (C1)   ;(11000011) (303) (195) (C3)   ;(11000101) (305) (197) (C5)   ;(11000111) (307) (199) (C7)   ;(11001001) (311) (201) (C9)   ;(11001011) (313) (203) (CB)   ;(11001101) (315) (205) (CD)   ;
;872;(11001111) (317) (207) (CF)    ;(11010001) (321) (209) (D1)   ;(11010011) (323) (211) (D3)   ;(11010101) (325) (213) (D5)   ;(11010111) (327) (215) (D7)   ;(11011001) (331) (217) (D9)   ;(11011011) (333) (219) (DB)   ;(11011101) (335) (221) (DD)   ;
;880;(11011111) (337) (223) (DF)    ;(11100001) (341) (225) (E1)   ;(11100011) (343) (227) (E3)   ;(11100101) (345) (229) (E5)   ;(11100111) (347) (231) (E7)   ;(11101001) (351) (233) (E9)   ;(11101011) (353) (235) (EB)   ;(11101101) (355) (237) (ED)   ;
;888;(11101111) (357) (239) (EF)    ;(11110001) (361) (241) (F1)   ;(11110011) (363) (243) (F3)   ;(11110101) (365) (245) (F5)   ;(11110111) (367) (247) (F7)   ;(11111001) (371) (249) (F9)   ;(11111011) (373) (251) (FB)   ;(11111101) (375) (253) (FD)   ;
;896;(11111111) (377) (255) (FF)    ;(11111101) (375) (253) (FD)   ;(11111011) (373) (251) (FB)   ;(11111001) (371) (249) (F9)   ;(11110111) (367) (247) (F7)   ;(11110101) (365) (245) (F5)   ;(11110011) (363) (243) (F3)   ;(11110001) (361) (241) (F1)   ;
;904;(11101111) (357) (239) (EF)    ;(11101101) (355) (237) (ED)   ;(11101011) (353) (235) (EB)   ;(11101001) (351) (233) (E9)   ;(11100111) (347) (231) (E7)   ;(11100101) (345) (229) (E5)   ;(11100011) (343) (227) (E3)   ;(11100001) (341) (225) (E1)   ;
;912;(11011111) (337) (223) (DF)    ;(11011101) (335) (221) (DD)   ;(11011011) (333) (219) (DB)   ;(11011001) (331) (217) (D9)   ;(11010111) (327) (215) (D7)   ;(11010101) (325) (213) (D5)   ;(11010011) (323) (211) (D3)   ;(11010001) (321) (209) (D1)   ;
;920;(11001111) (317) (207) (CF)    ;(11001101) (315) (205) (CD)   ;(11001011) (313) (203) (CB)   ;(11001001) (311) (201) (C9)   ;(11000111) (307) (199) (C7)   ;(11000101) (305) (197) (C5)   ;(11000011) (303) (195) (C3)   ;(11000001) (301) (193) (C1)   ;
;928;(10111111) (277) (191) (BF)    ;(10111101) (275) (189) (BD)   ;(10111011) (273) (187) (BB)   ;(10111001) (271) (185) (B9)   ;(10110111) (267) (183) (B7)   ;(10110101) (265) (181) (B5)   ;(10110011) (263) (179) (B3)   ;(10110001) (261) (177) (B1)   ;
;936;(10101111) (257) (175) (AF)    ;(10101101) (255) (173) (AD)   ;(10101011) (253) (171) (AB)   ;(10101001) (251) (169) (A9)   ;(10100111) (247) (167) (A7)   ;(10100101) (245) (165) (A5)   ;(10100011) (243) (163) (A3)   ;(10100001) (241) (161) (A1)   ;
;944;(10011111) (237) (159) (9F)    ;(10011101) (235) (157) (9D)   ;(10011011) (233) (155) (9B)   ;(10011001) (231) (153) (99)   ;(10010111) (227) (151) (97)   ;(10010101) (225) (149) (95)   ;(10010011) (223) (147) (93)   ;(10010001) (221) (145) (91)   ;
;952;(10001111) (217) (143) (8F)    ;(10001101) (215) (141) (8D)   ;(10001011) (213) (139) (8B)   ;(10001001) (211) (137) (89)   ;(10000111) (207) (135) (87)   ;(10000101) (205) (133) (85)   ;(10000011) (203) (131) (83)   ;(10000001) (201) (129) (81)   ;
;960;(10000000) (200) (128) (80)    ;(01111110) (176) (126) (7E)   ;(01111100) (174) (124) (7C)   ;(01111010) (172) (122) (7A)   ;(01111000) (170) (120) (78)   ;(01110110) (166) (118) (76)   ;(01110100) (164) (116) (74)   ;(01110010) (162) (114) (72)   ;
;968;(01110000) (160) (112) (70)    ;(01101110) (156) (110) (6E)   ;(01101100) (154) (108) (6C)   ;(01101010) (152) (106) (6A)   ;(01101000) (150) (104) (68)   ;(01100110) (146) (102) (66)   ;(01100100) (144) (100) (64)   ;(01100010) (142) (98) (62)   ;
;976;(01100000) (140) (96) (60)    ;(01011110) (136) (94) (5E)   ;(01011100) (134) (92) (5C)   ;(01011010) (132) (90) (5A)   ;(01011000) (130) (88) (58)   ;(01010110) (126) (86) (56)   ;(01010100) (124) (84) (54)   ;(01010010) (122) (82) (52)   ;
;984;(01010000) (120) (80) (50)    ;(01001110) (116) (78) (4E)   ;(01001100) (114) (76) (4C)   ;(01001010) (112) (74) (4A)   ;(01001000) (110) (72) (48)   ;(01000110) (106) (70) (46)   ;(01000100) (104) (68) (44)   ;(01000010) (102) (66) (42)   ;
;992;(01000000) (100) (64) (40)    ;(00111110) (76) (62) (3E)   ;(00111100) (74) (60) (3C)   ;(00111010) (72) (58) (3A)   ;(00111000) (70) (56) (38)   ;(00110110) (66) (54) (36)   ;(00110100) (64) (52) (34)   ;(00110010) (62) (50) (32)   ;
;1000;(00110000) (60) (48) (30)    ;(00101110) (56) (46) (2E)   ;(00101100) (54) (44) (2C)   ;(00101010) (52) (42) (2A)   ;(00101000) (50) (40) (28)   ;(00100110) (46) (38) (26)   ;(00100100) (44) (36) (24)   ;(00100010) (42) (34) (22)   ;
;1008;(00100000) (40) (32) (20)    ;(00011110) (36) (30) (1E)   ;(00011100) (34) (28) (1C)   ;(00011010) (32) (26) (1A)   ;(00011000) (30) (24) (18)   ;(00010110) (26) (22) (16)   ;(00010100) (24) (20) (14)   ;(00010010) (22) (18) (12)   ;
;1016;(00010000) (20) (16) (10)    ;(00001110) (16) (14) (0E)   ;(00001100) (14) (12) (0C)   ;(00001010) (12) (10) (0A)   ;(00001000) (10) (8) (08)   ;(00000110) (6) (6) (06)   ;(00000100) (4) (4) (04)   ;(00000010) (2) (2) (02)   ;




+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 2,210 / 32,401 ( 7 % ) ;
; C16 interconnects          ; 12 / 1,326 ( < 1 % )   ;
; C4 interconnects           ; 1,286 / 21,816 ( 6 % ) ;
; Direct links               ; 415 / 32,401 ( 1 % )   ;
; Global clocks              ; 1 / 10 ( 10 % )        ;
; Local interconnects        ; 851 / 10,320 ( 8 % )   ;
; R24 interconnects          ; 11 / 1,289 ( < 1 % )   ;
; R4 interconnects           ; 1,267 / 28,186 ( 4 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.01) ; Number of LABs  (Total = 139) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 3                             ;
; 2                                           ; 3                             ;
; 3                                           ; 3                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 11                            ;
; 10                                          ; 0                             ;
; 11                                          ; 1                             ;
; 12                                          ; 1                             ;
; 13                                          ; 4                             ;
; 14                                          ; 2                             ;
; 15                                          ; 1                             ;
; 16                                          ; 105                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.19) ; Number of LABs  (Total = 139) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 116                           ;
; 1 Clock enable                     ; 9                             ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 32                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.53) ; Number of LABs  (Total = 139) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 2                             ;
; 3                                            ; 1                             ;
; 4                                            ; 1                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 0                             ;
; 10                                           ; 4                             ;
; 11                                           ; 11                            ;
; 12                                           ; 0                             ;
; 13                                           ; 0                             ;
; 14                                           ; 6                             ;
; 15                                           ; 11                            ;
; 16                                           ; 13                            ;
; 17                                           ; 21                            ;
; 18                                           ; 11                            ;
; 19                                           ; 5                             ;
; 20                                           ; 7                             ;
; 21                                           ; 6                             ;
; 22                                           ; 3                             ;
; 23                                           ; 2                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 0                             ;
; 28                                           ; 5                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 4                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.32) ; Number of LABs  (Total = 139) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 7                             ;
; 2                                                ; 8                             ;
; 3                                                ; 7                             ;
; 4                                                ; 3                             ;
; 5                                                ; 4                             ;
; 6                                                ; 1                             ;
; 7                                                ; 6                             ;
; 8                                                ; 12                            ;
; 9                                                ; 12                            ;
; 10                                               ; 13                            ;
; 11                                               ; 6                             ;
; 12                                               ; 7                             ;
; 13                                               ; 11                            ;
; 14                                               ; 7                             ;
; 15                                               ; 12                            ;
; 16                                               ; 10                            ;
; 17                                               ; 1                             ;
; 18                                               ; 1                             ;
; 19                                               ; 1                             ;
; 20                                               ; 1                             ;
; 21                                               ; 5                             ;
; 22                                               ; 2                             ;
; 23                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.47) ; Number of LABs  (Total = 139) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 9                             ;
; 3                                            ; 7                             ;
; 4                                            ; 4                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 5                             ;
; 12                                           ; 2                             ;
; 13                                           ; 5                             ;
; 14                                           ; 4                             ;
; 15                                           ; 12                            ;
; 16                                           ; 7                             ;
; 17                                           ; 3                             ;
; 18                                           ; 19                            ;
; 19                                           ; 10                            ;
; 20                                           ; 9                             ;
; 21                                           ; 4                             ;
; 22                                           ; 4                             ;
; 23                                           ; 3                             ;
; 24                                           ; 4                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
; 33                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 20        ; 0            ; 20        ; 0            ; 0            ; 20        ; 20        ; 0            ; 20        ; 20        ; 0            ; 15           ; 0            ; 0            ; 5            ; 0            ; 15           ; 5            ; 0            ; 0            ; 0            ; 15           ; 0            ; 0            ; 0            ; 0            ; 0            ; 20        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 20           ; 0         ; 20           ; 20           ; 0         ; 0         ; 20           ; 0         ; 0         ; 20           ; 5            ; 20           ; 20           ; 15           ; 20           ; 5            ; 15           ; 20           ; 20           ; 20           ; 5            ; 20           ; 20           ; 20           ; 20           ; 20           ; 0         ; 20           ; 20           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; da_clk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; da_sda             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; da_load            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; da_ldac            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_wave           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_freq_add       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_freq_sub       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_a              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 06 11:29:53 2018
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dds -c dds
Warning: Parallel compilation is not licensed and has been disabled
Info: Selected device EP4CE6E22C8 for design "dds"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP4CE10E22C8 is compatible
    Info: Device EP4CE15E22C8 is compatible
    Info: Device EP4CE22E22C8 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info: Pin ~ALTERA_DCLK~ is reserved at location 12
    Info: Pin ~ALTERA_DATA0~ is reserved at location 13
    Info: Pin ~ALTERA_nCEO~ is reserved at location 101
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'dds.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 4% of the available device resources
    Info: Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 332 megabytes
    Info: Processing ended: Tue Feb 06 11:30:07 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:12


