// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_lstm_readVec2Stream_float_4u_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        str_in12_din,
        str_in12_full_n,
        str_in12_write,
        p_in_offset_dout,
        p_in_offset_empty_n,
        p_in_offset_read
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [127:0] str_in12_din;
input   str_in12_full_n;
output   str_in12_write;
input  [3:0] p_in_offset_dout;
input   p_in_offset_empty_n;
output   p_in_offset_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[127:0] str_in12_din;
reg str_in12_write;
reg p_in_offset_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] W_0_address0;
reg    W_0_ce0;
wire   [31:0] W_0_q0;
wire   [3:0] W_1_address0;
reg    W_1_ce0;
wire   [31:0] W_1_q0;
wire   [3:0] W_2_address0;
reg    W_2_ce0;
wire   [31:0] W_2_q0;
wire   [3:0] W_3_address0;
reg    W_3_ce0;
wire   [31:0] W_3_q0;
wire   [3:0] W_4_address0;
reg    W_4_ce0;
wire   [31:0] W_4_q0;
wire   [3:0] W_5_address0;
reg    W_5_ce0;
wire   [31:0] W_5_q0;
wire   [3:0] W_6_address0;
reg    W_6_ce0;
wire   [31:0] W_6_q0;
wire   [3:0] W_7_address0;
reg    W_7_ce0;
wire   [31:0] W_7_q0;
wire   [3:0] W_8_address0;
reg    W_8_ce0;
wire   [31:0] W_8_q0;
wire   [3:0] W_9_address0;
reg    W_9_ce0;
wire   [31:0] W_9_q0;
wire   [3:0] W_10_address0;
reg    W_10_ce0;
wire   [31:0] W_10_q0;
wire   [3:0] W_11_address0;
reg    W_11_ce0;
wire   [31:0] W_11_q0;
wire   [3:0] W_12_address0;
reg    W_12_ce0;
wire   [31:0] W_12_q0;
wire   [3:0] W_13_address0;
reg    W_13_ce0;
wire   [31:0] W_13_q0;
wire   [3:0] W_14_address0;
reg    W_14_ce0;
wire   [31:0] W_14_q0;
wire   [3:0] W_15_address0;
reg    W_15_ce0;
wire   [31:0] W_15_q0;
wire   [3:0] W_16_address0;
reg    W_16_ce0;
wire   [31:0] W_16_q0;
wire   [3:0] W_17_address0;
reg    W_17_ce0;
wire   [31:0] W_17_q0;
wire   [3:0] W_18_address0;
reg    W_18_ce0;
wire   [31:0] W_18_q0;
wire   [3:0] W_19_address0;
reg    W_19_ce0;
wire   [31:0] W_19_q0;
wire   [3:0] W_20_address0;
reg    W_20_ce0;
wire   [31:0] W_20_q0;
wire   [3:0] W_21_address0;
reg    W_21_ce0;
wire   [31:0] W_21_q0;
wire   [3:0] W_22_address0;
reg    W_22_ce0;
wire   [31:0] W_22_q0;
wire   [3:0] W_23_address0;
reg    W_23_ce0;
wire   [31:0] W_23_q0;
wire   [3:0] W_24_address0;
reg    W_24_ce0;
wire   [31:0] W_24_q0;
wire   [3:0] W_25_address0;
reg    W_25_ce0;
wire   [31:0] W_25_q0;
wire   [3:0] W_26_address0;
reg    W_26_ce0;
wire   [31:0] W_26_q0;
wire   [3:0] W_27_address0;
reg    W_27_ce0;
wire   [31:0] W_27_q0;
wire   [3:0] W_28_address0;
reg    W_28_ce0;
wire   [31:0] W_28_q0;
wire   [3:0] W_29_address0;
reg    W_29_ce0;
wire   [31:0] W_29_q0;
wire   [3:0] W_30_address0;
reg    W_30_ce0;
wire   [31:0] W_30_q0;
wire   [3:0] W_31_address0;
reg    W_31_ce0;
wire   [31:0] W_31_q0;
wire   [3:0] W_32_address0;
reg    W_32_ce0;
wire   [31:0] W_32_q0;
wire   [3:0] W_33_address0;
reg    W_33_ce0;
wire   [31:0] W_33_q0;
wire   [3:0] W_34_address0;
reg    W_34_ce0;
wire   [31:0] W_34_q0;
wire   [3:0] W_35_address0;
reg    W_35_ce0;
wire   [31:0] W_35_q0;
wire   [3:0] W_36_address0;
reg    W_36_ce0;
wire   [31:0] W_36_q0;
wire   [3:0] W_37_address0;
reg    W_37_ce0;
wire   [31:0] W_37_q0;
wire   [3:0] W_38_address0;
reg    W_38_ce0;
wire   [31:0] W_38_q0;
wire   [3:0] W_39_address0;
reg    W_39_ce0;
wire   [31:0] W_39_q0;
wire   [3:0] W_40_address0;
reg    W_40_ce0;
wire   [31:0] W_40_q0;
wire   [3:0] W_41_address0;
reg    W_41_ce0;
wire   [31:0] W_41_q0;
wire   [3:0] W_42_address0;
reg    W_42_ce0;
wire   [31:0] W_42_q0;
wire   [3:0] W_43_address0;
reg    W_43_ce0;
wire   [31:0] W_43_q0;
wire   [3:0] W_44_address0;
reg    W_44_ce0;
wire   [31:0] W_44_q0;
wire   [3:0] W_45_address0;
reg    W_45_ce0;
wire   [31:0] W_45_q0;
wire   [3:0] W_46_address0;
reg    W_46_ce0;
wire   [31:0] W_46_q0;
wire   [3:0] W_47_address0;
reg    W_47_ce0;
wire   [31:0] W_47_q0;
wire   [3:0] W_48_address0;
reg    W_48_ce0;
wire   [31:0] W_48_q0;
wire   [3:0] W_49_address0;
reg    W_49_ce0;
wire   [31:0] W_49_q0;
wire   [3:0] W_50_address0;
reg    W_50_ce0;
wire   [31:0] W_50_q0;
wire   [3:0] W_51_address0;
reg    W_51_ce0;
wire   [31:0] W_51_q0;
wire   [3:0] W_52_address0;
reg    W_52_ce0;
wire   [31:0] W_52_q0;
wire   [3:0] W_53_address0;
reg    W_53_ce0;
wire   [31:0] W_53_q0;
wire   [3:0] W_54_address0;
reg    W_54_ce0;
wire   [31:0] W_54_q0;
wire   [3:0] W_55_address0;
reg    W_55_ce0;
wire   [31:0] W_55_q0;
wire   [3:0] W_56_address0;
reg    W_56_ce0;
wire   [31:0] W_56_q0;
wire   [3:0] W_57_address0;
reg    W_57_ce0;
wire   [31:0] W_57_q0;
wire   [3:0] W_58_address0;
reg    W_58_ce0;
wire   [31:0] W_58_q0;
wire   [3:0] W_59_address0;
reg    W_59_ce0;
wire   [31:0] W_59_q0;
wire   [3:0] W_60_address0;
reg    W_60_ce0;
wire   [31:0] W_60_q0;
wire   [3:0] W_61_address0;
reg    W_61_ce0;
wire   [31:0] W_61_q0;
wire   [3:0] W_62_address0;
reg    W_62_ce0;
wire   [31:0] W_62_q0;
wire   [3:0] W_63_address0;
reg    W_63_ce0;
wire   [31:0] W_63_q0;
reg    str_in12_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    p_in_offset_blk_n;
wire   [31:0] p_in_offset_cast_i_fu_1001_p1;
reg   [31:0] p_in_offset_cast_i_reg_1473;
reg    ap_block_state1;
wire   [127:0] p_Result_3_i_fu_1025_p5;
wire   [127:0] p_Result_3_1_i_fu_1054_p5;
wire   [127:0] p_Result_3_2_i_fu_1083_p5;
wire   [127:0] p_Result_3_3_i_fu_1112_p5;
wire   [127:0] p_Result_3_4_i_fu_1141_p5;
wire   [127:0] p_Result_3_5_i_fu_1170_p5;
wire   [127:0] p_Result_3_6_i_fu_1199_p5;
wire   [127:0] p_Result_3_7_i_fu_1228_p5;
wire   [127:0] p_Result_3_8_i_fu_1257_p5;
wire   [127:0] p_Result_3_9_i_fu_1286_p5;
wire   [127:0] p_Result_3_10_i_fu_1315_p5;
wire   [127:0] p_Result_3_11_i_fu_1344_p5;
wire   [127:0] p_Result_3_12_i_fu_1373_p5;
wire   [127:0] p_Result_3_13_i_fu_1402_p5;
wire   [127:0] p_Result_3_14_i_fu_1431_p5;
wire   [127:0] p_Result_3_i_45_fu_1460_p5;
wire   [31:0] bitcast_ln123_255_fu_1021_p1;
wire   [31:0] bitcast_ln123_254_fu_1017_p1;
wire   [31:0] bitcast_ln123_253_fu_1013_p1;
wire   [31:0] bitcast_ln123_fu_1009_p1;
wire   [31:0] bitcast_ln123_259_fu_1050_p1;
wire   [31:0] bitcast_ln123_258_fu_1046_p1;
wire   [31:0] bitcast_ln123_257_fu_1042_p1;
wire   [31:0] bitcast_ln123_256_fu_1038_p1;
wire   [31:0] bitcast_ln123_263_fu_1079_p1;
wire   [31:0] bitcast_ln123_262_fu_1075_p1;
wire   [31:0] bitcast_ln123_261_fu_1071_p1;
wire   [31:0] bitcast_ln123_260_fu_1067_p1;
wire   [31:0] bitcast_ln123_267_fu_1108_p1;
wire   [31:0] bitcast_ln123_266_fu_1104_p1;
wire   [31:0] bitcast_ln123_265_fu_1100_p1;
wire   [31:0] bitcast_ln123_264_fu_1096_p1;
wire   [31:0] bitcast_ln123_271_fu_1137_p1;
wire   [31:0] bitcast_ln123_270_fu_1133_p1;
wire   [31:0] bitcast_ln123_269_fu_1129_p1;
wire   [31:0] bitcast_ln123_268_fu_1125_p1;
wire   [31:0] bitcast_ln123_275_fu_1166_p1;
wire   [31:0] bitcast_ln123_274_fu_1162_p1;
wire   [31:0] bitcast_ln123_273_fu_1158_p1;
wire   [31:0] bitcast_ln123_272_fu_1154_p1;
wire   [31:0] bitcast_ln123_279_fu_1195_p1;
wire   [31:0] bitcast_ln123_278_fu_1191_p1;
wire   [31:0] bitcast_ln123_277_fu_1187_p1;
wire   [31:0] bitcast_ln123_276_fu_1183_p1;
wire   [31:0] bitcast_ln123_283_fu_1224_p1;
wire   [31:0] bitcast_ln123_282_fu_1220_p1;
wire   [31:0] bitcast_ln123_281_fu_1216_p1;
wire   [31:0] bitcast_ln123_280_fu_1212_p1;
wire   [31:0] bitcast_ln123_287_fu_1253_p1;
wire   [31:0] bitcast_ln123_286_fu_1249_p1;
wire   [31:0] bitcast_ln123_285_fu_1245_p1;
wire   [31:0] bitcast_ln123_284_fu_1241_p1;
wire   [31:0] bitcast_ln123_291_fu_1282_p1;
wire   [31:0] bitcast_ln123_290_fu_1278_p1;
wire   [31:0] bitcast_ln123_289_fu_1274_p1;
wire   [31:0] bitcast_ln123_288_fu_1270_p1;
wire   [31:0] bitcast_ln123_295_fu_1311_p1;
wire   [31:0] bitcast_ln123_294_fu_1307_p1;
wire   [31:0] bitcast_ln123_293_fu_1303_p1;
wire   [31:0] bitcast_ln123_292_fu_1299_p1;
wire   [31:0] bitcast_ln123_299_fu_1340_p1;
wire   [31:0] bitcast_ln123_298_fu_1336_p1;
wire   [31:0] bitcast_ln123_297_fu_1332_p1;
wire   [31:0] bitcast_ln123_296_fu_1328_p1;
wire   [31:0] bitcast_ln123_303_fu_1369_p1;
wire   [31:0] bitcast_ln123_302_fu_1365_p1;
wire   [31:0] bitcast_ln123_301_fu_1361_p1;
wire   [31:0] bitcast_ln123_300_fu_1357_p1;
wire   [31:0] bitcast_ln123_307_fu_1398_p1;
wire   [31:0] bitcast_ln123_306_fu_1394_p1;
wire   [31:0] bitcast_ln123_305_fu_1390_p1;
wire   [31:0] bitcast_ln123_304_fu_1386_p1;
wire   [31:0] bitcast_ln123_311_fu_1427_p1;
wire   [31:0] bitcast_ln123_310_fu_1423_p1;
wire   [31:0] bitcast_ln123_309_fu_1419_p1;
wire   [31:0] bitcast_ln123_308_fu_1415_p1;
wire   [31:0] bitcast_ln123_315_fu_1456_p1;
wire   [31:0] bitcast_ln123_314_fu_1452_p1;
wire   [31:0] bitcast_ln123_313_fu_1448_p1;
wire   [31:0] bitcast_ln123_312_fu_1444_p1;
reg   [16:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 17'd1;
end

krnl_lstm_readVec2Stream_float_4u_2_W_0 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_0_address0),
    .ce0(W_0_ce0),
    .q0(W_0_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_1 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_1_address0),
    .ce0(W_1_ce0),
    .q0(W_1_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_2 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_2_address0),
    .ce0(W_2_ce0),
    .q0(W_2_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_3 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_3_address0),
    .ce0(W_3_ce0),
    .q0(W_3_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_4 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_4_address0),
    .ce0(W_4_ce0),
    .q0(W_4_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_5 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_5_address0),
    .ce0(W_5_ce0),
    .q0(W_5_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_6 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_6_address0),
    .ce0(W_6_ce0),
    .q0(W_6_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_7 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_7_address0),
    .ce0(W_7_ce0),
    .q0(W_7_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_8 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_8_address0),
    .ce0(W_8_ce0),
    .q0(W_8_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_9 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_9_address0),
    .ce0(W_9_ce0),
    .q0(W_9_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_10 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_10_address0),
    .ce0(W_10_ce0),
    .q0(W_10_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_11 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_11_address0),
    .ce0(W_11_ce0),
    .q0(W_11_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_12 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_12_address0),
    .ce0(W_12_ce0),
    .q0(W_12_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_13 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_13_address0),
    .ce0(W_13_ce0),
    .q0(W_13_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_14 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_14_address0),
    .ce0(W_14_ce0),
    .q0(W_14_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_15 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_15_address0),
    .ce0(W_15_ce0),
    .q0(W_15_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_16 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_16_address0),
    .ce0(W_16_ce0),
    .q0(W_16_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_17 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_17_address0),
    .ce0(W_17_ce0),
    .q0(W_17_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_18 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_18_address0),
    .ce0(W_18_ce0),
    .q0(W_18_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_19 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_19_address0),
    .ce0(W_19_ce0),
    .q0(W_19_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_20 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_20_address0),
    .ce0(W_20_ce0),
    .q0(W_20_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_21 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_21_address0),
    .ce0(W_21_ce0),
    .q0(W_21_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_22 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_22_address0),
    .ce0(W_22_ce0),
    .q0(W_22_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_23 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_23_address0),
    .ce0(W_23_ce0),
    .q0(W_23_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_24 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_24_address0),
    .ce0(W_24_ce0),
    .q0(W_24_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_25 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_25_address0),
    .ce0(W_25_ce0),
    .q0(W_25_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_26 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_26_address0),
    .ce0(W_26_ce0),
    .q0(W_26_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_27 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_27_address0),
    .ce0(W_27_ce0),
    .q0(W_27_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_28 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_28_address0),
    .ce0(W_28_ce0),
    .q0(W_28_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_29 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_29_address0),
    .ce0(W_29_ce0),
    .q0(W_29_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_30 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_30_address0),
    .ce0(W_30_ce0),
    .q0(W_30_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_31 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_31_address0),
    .ce0(W_31_ce0),
    .q0(W_31_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_32 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_32_address0),
    .ce0(W_32_ce0),
    .q0(W_32_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_33 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_33_address0),
    .ce0(W_33_ce0),
    .q0(W_33_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_34 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_34_address0),
    .ce0(W_34_ce0),
    .q0(W_34_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_35 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_35_address0),
    .ce0(W_35_ce0),
    .q0(W_35_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_36 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_36_address0),
    .ce0(W_36_ce0),
    .q0(W_36_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_37 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_37_address0),
    .ce0(W_37_ce0),
    .q0(W_37_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_38 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_38_address0),
    .ce0(W_38_ce0),
    .q0(W_38_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_39 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_39_address0),
    .ce0(W_39_ce0),
    .q0(W_39_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_40 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_40_address0),
    .ce0(W_40_ce0),
    .q0(W_40_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_41 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_41_address0),
    .ce0(W_41_ce0),
    .q0(W_41_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_42 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_42_address0),
    .ce0(W_42_ce0),
    .q0(W_42_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_43 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_43_address0),
    .ce0(W_43_ce0),
    .q0(W_43_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_44 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_44_address0),
    .ce0(W_44_ce0),
    .q0(W_44_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_45 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_45_address0),
    .ce0(W_45_ce0),
    .q0(W_45_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_46 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_46_address0),
    .ce0(W_46_ce0),
    .q0(W_46_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_47 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_47_address0),
    .ce0(W_47_ce0),
    .q0(W_47_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_48 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_48_address0),
    .ce0(W_48_ce0),
    .q0(W_48_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_49 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_49_address0),
    .ce0(W_49_ce0),
    .q0(W_49_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_50 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_50_address0),
    .ce0(W_50_ce0),
    .q0(W_50_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_51 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_51_address0),
    .ce0(W_51_ce0),
    .q0(W_51_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_52 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_52_address0),
    .ce0(W_52_ce0),
    .q0(W_52_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_53 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_53_address0),
    .ce0(W_53_ce0),
    .q0(W_53_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_54 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_54_address0),
    .ce0(W_54_ce0),
    .q0(W_54_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_55 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_55_address0),
    .ce0(W_55_ce0),
    .q0(W_55_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_56 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_56_address0),
    .ce0(W_56_ce0),
    .q0(W_56_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_57 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_57_address0),
    .ce0(W_57_ce0),
    .q0(W_57_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_58 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_58_address0),
    .ce0(W_58_ce0),
    .q0(W_58_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_59 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_59_address0),
    .ce0(W_59_ce0),
    .q0(W_59_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_60 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_60_address0),
    .ce0(W_60_ce0),
    .q0(W_60_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_61 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_61_address0),
    .ce0(W_61_ce0),
    .q0(W_61_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_62 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_62_address0),
    .ce0(W_62_ce0),
    .q0(W_62_q0)
);

krnl_lstm_readVec2Stream_float_4u_2_W_63 #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
W_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_63_address0),
    .ce0(W_63_ce0),
    .q0(W_63_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_in_offset_cast_i_reg_1473[3 : 0] <= p_in_offset_cast_i_fu_1001_p1[3 : 0];
    end
end

always @ (*) begin
    if ((~((p_in_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        W_0_ce0 = 1'b1;
    end else begin
        W_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_10_ce0 = 1'b1;
    end else begin
        W_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_11_ce0 = 1'b1;
    end else begin
        W_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_12_ce0 = 1'b1;
    end else begin
        W_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_13_ce0 = 1'b1;
    end else begin
        W_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_14_ce0 = 1'b1;
    end else begin
        W_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        W_15_ce0 = 1'b1;
    end else begin
        W_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        W_16_ce0 = 1'b1;
    end else begin
        W_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        W_17_ce0 = 1'b1;
    end else begin
        W_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        W_18_ce0 = 1'b1;
    end else begin
        W_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        W_19_ce0 = 1'b1;
    end else begin
        W_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_in_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        W_1_ce0 = 1'b1;
    end else begin
        W_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        W_20_ce0 = 1'b1;
    end else begin
        W_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        W_21_ce0 = 1'b1;
    end else begin
        W_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        W_22_ce0 = 1'b1;
    end else begin
        W_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        W_23_ce0 = 1'b1;
    end else begin
        W_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        W_24_ce0 = 1'b1;
    end else begin
        W_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        W_25_ce0 = 1'b1;
    end else begin
        W_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        W_26_ce0 = 1'b1;
    end else begin
        W_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        W_27_ce0 = 1'b1;
    end else begin
        W_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        W_28_ce0 = 1'b1;
    end else begin
        W_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        W_29_ce0 = 1'b1;
    end else begin
        W_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_in_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        W_2_ce0 = 1'b1;
    end else begin
        W_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        W_30_ce0 = 1'b1;
    end else begin
        W_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        W_31_ce0 = 1'b1;
    end else begin
        W_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        W_32_ce0 = 1'b1;
    end else begin
        W_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        W_33_ce0 = 1'b1;
    end else begin
        W_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        W_34_ce0 = 1'b1;
    end else begin
        W_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        W_35_ce0 = 1'b1;
    end else begin
        W_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        W_36_ce0 = 1'b1;
    end else begin
        W_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        W_37_ce0 = 1'b1;
    end else begin
        W_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        W_38_ce0 = 1'b1;
    end else begin
        W_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        W_39_ce0 = 1'b1;
    end else begin
        W_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_in_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        W_3_ce0 = 1'b1;
    end else begin
        W_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        W_40_ce0 = 1'b1;
    end else begin
        W_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        W_41_ce0 = 1'b1;
    end else begin
        W_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        W_42_ce0 = 1'b1;
    end else begin
        W_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        W_43_ce0 = 1'b1;
    end else begin
        W_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        W_44_ce0 = 1'b1;
    end else begin
        W_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        W_45_ce0 = 1'b1;
    end else begin
        W_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        W_46_ce0 = 1'b1;
    end else begin
        W_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        W_47_ce0 = 1'b1;
    end else begin
        W_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        W_48_ce0 = 1'b1;
    end else begin
        W_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        W_49_ce0 = 1'b1;
    end else begin
        W_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        W_4_ce0 = 1'b1;
    end else begin
        W_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        W_50_ce0 = 1'b1;
    end else begin
        W_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        W_51_ce0 = 1'b1;
    end else begin
        W_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        W_52_ce0 = 1'b1;
    end else begin
        W_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        W_53_ce0 = 1'b1;
    end else begin
        W_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        W_54_ce0 = 1'b1;
    end else begin
        W_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        W_55_ce0 = 1'b1;
    end else begin
        W_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        W_56_ce0 = 1'b1;
    end else begin
        W_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        W_57_ce0 = 1'b1;
    end else begin
        W_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        W_58_ce0 = 1'b1;
    end else begin
        W_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        W_59_ce0 = 1'b1;
    end else begin
        W_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        W_5_ce0 = 1'b1;
    end else begin
        W_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        W_60_ce0 = 1'b1;
    end else begin
        W_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        W_61_ce0 = 1'b1;
    end else begin
        W_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        W_62_ce0 = 1'b1;
    end else begin
        W_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        W_63_ce0 = 1'b1;
    end else begin
        W_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        W_6_ce0 = 1'b1;
    end else begin
        W_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        W_7_ce0 = 1'b1;
    end else begin
        W_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_8_ce0 = 1'b1;
    end else begin
        W_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        W_9_ce0 = 1'b1;
    end else begin
        W_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_in_offset_blk_n = p_in_offset_empty_n;
    end else begin
        p_in_offset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_in_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_in_offset_read = 1'b1;
    end else begin
        p_in_offset_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        str_in12_blk_n = str_in12_full_n;
    end else begin
        str_in12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((str_in12_full_n == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            str_in12_din = p_Result_3_i_45_fu_1460_p5;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            str_in12_din = p_Result_3_14_i_fu_1431_p5;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            str_in12_din = p_Result_3_13_i_fu_1402_p5;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            str_in12_din = p_Result_3_12_i_fu_1373_p5;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            str_in12_din = p_Result_3_11_i_fu_1344_p5;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            str_in12_din = p_Result_3_10_i_fu_1315_p5;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            str_in12_din = p_Result_3_9_i_fu_1286_p5;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            str_in12_din = p_Result_3_8_i_fu_1257_p5;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            str_in12_din = p_Result_3_7_i_fu_1228_p5;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            str_in12_din = p_Result_3_6_i_fu_1199_p5;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            str_in12_din = p_Result_3_5_i_fu_1170_p5;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            str_in12_din = p_Result_3_4_i_fu_1141_p5;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            str_in12_din = p_Result_3_3_i_fu_1112_p5;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            str_in12_din = p_Result_3_2_i_fu_1083_p5;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            str_in12_din = p_Result_3_1_i_fu_1054_p5;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            str_in12_din = p_Result_3_i_fu_1025_p5;
        end else begin
            str_in12_din = 'bx;
        end
    end else begin
        str_in12_din = 'bx;
    end
end

always @ (*) begin
    if ((((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        str_in12_write = 1'b1;
    end else begin
        str_in12_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_in_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((str_in12_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign W_0_address0 = p_in_offset_cast_i_fu_1001_p1;

assign W_10_address0 = p_in_offset_cast_i_reg_1473;

assign W_11_address0 = p_in_offset_cast_i_reg_1473;

assign W_12_address0 = p_in_offset_cast_i_reg_1473;

assign W_13_address0 = p_in_offset_cast_i_reg_1473;

assign W_14_address0 = p_in_offset_cast_i_reg_1473;

assign W_15_address0 = p_in_offset_cast_i_reg_1473;

assign W_16_address0 = p_in_offset_cast_i_reg_1473;

assign W_17_address0 = p_in_offset_cast_i_reg_1473;

assign W_18_address0 = p_in_offset_cast_i_reg_1473;

assign W_19_address0 = p_in_offset_cast_i_reg_1473;

assign W_1_address0 = p_in_offset_cast_i_fu_1001_p1;

assign W_20_address0 = p_in_offset_cast_i_reg_1473;

assign W_21_address0 = p_in_offset_cast_i_reg_1473;

assign W_22_address0 = p_in_offset_cast_i_reg_1473;

assign W_23_address0 = p_in_offset_cast_i_reg_1473;

assign W_24_address0 = p_in_offset_cast_i_reg_1473;

assign W_25_address0 = p_in_offset_cast_i_reg_1473;

assign W_26_address0 = p_in_offset_cast_i_reg_1473;

assign W_27_address0 = p_in_offset_cast_i_reg_1473;

assign W_28_address0 = p_in_offset_cast_i_reg_1473;

assign W_29_address0 = p_in_offset_cast_i_reg_1473;

assign W_2_address0 = p_in_offset_cast_i_fu_1001_p1;

assign W_30_address0 = p_in_offset_cast_i_reg_1473;

assign W_31_address0 = p_in_offset_cast_i_reg_1473;

assign W_32_address0 = p_in_offset_cast_i_reg_1473;

assign W_33_address0 = p_in_offset_cast_i_reg_1473;

assign W_34_address0 = p_in_offset_cast_i_reg_1473;

assign W_35_address0 = p_in_offset_cast_i_reg_1473;

assign W_36_address0 = p_in_offset_cast_i_reg_1473;

assign W_37_address0 = p_in_offset_cast_i_reg_1473;

assign W_38_address0 = p_in_offset_cast_i_reg_1473;

assign W_39_address0 = p_in_offset_cast_i_reg_1473;

assign W_3_address0 = p_in_offset_cast_i_fu_1001_p1;

assign W_40_address0 = p_in_offset_cast_i_reg_1473;

assign W_41_address0 = p_in_offset_cast_i_reg_1473;

assign W_42_address0 = p_in_offset_cast_i_reg_1473;

assign W_43_address0 = p_in_offset_cast_i_reg_1473;

assign W_44_address0 = p_in_offset_cast_i_reg_1473;

assign W_45_address0 = p_in_offset_cast_i_reg_1473;

assign W_46_address0 = p_in_offset_cast_i_reg_1473;

assign W_47_address0 = p_in_offset_cast_i_reg_1473;

assign W_48_address0 = p_in_offset_cast_i_reg_1473;

assign W_49_address0 = p_in_offset_cast_i_reg_1473;

assign W_4_address0 = p_in_offset_cast_i_reg_1473;

assign W_50_address0 = p_in_offset_cast_i_reg_1473;

assign W_51_address0 = p_in_offset_cast_i_reg_1473;

assign W_52_address0 = p_in_offset_cast_i_reg_1473;

assign W_53_address0 = p_in_offset_cast_i_reg_1473;

assign W_54_address0 = p_in_offset_cast_i_reg_1473;

assign W_55_address0 = p_in_offset_cast_i_reg_1473;

assign W_56_address0 = p_in_offset_cast_i_reg_1473;

assign W_57_address0 = p_in_offset_cast_i_reg_1473;

assign W_58_address0 = p_in_offset_cast_i_reg_1473;

assign W_59_address0 = p_in_offset_cast_i_reg_1473;

assign W_5_address0 = p_in_offset_cast_i_reg_1473;

assign W_60_address0 = p_in_offset_cast_i_reg_1473;

assign W_61_address0 = p_in_offset_cast_i_reg_1473;

assign W_62_address0 = p_in_offset_cast_i_reg_1473;

assign W_63_address0 = p_in_offset_cast_i_reg_1473;

assign W_6_address0 = p_in_offset_cast_i_reg_1473;

assign W_7_address0 = p_in_offset_cast_i_reg_1473;

assign W_8_address0 = p_in_offset_cast_i_reg_1473;

assign W_9_address0 = p_in_offset_cast_i_reg_1473;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((p_in_offset_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign bitcast_ln123_253_fu_1013_p1 = W_1_q0;

assign bitcast_ln123_254_fu_1017_p1 = W_2_q0;

assign bitcast_ln123_255_fu_1021_p1 = W_3_q0;

assign bitcast_ln123_256_fu_1038_p1 = W_4_q0;

assign bitcast_ln123_257_fu_1042_p1 = W_5_q0;

assign bitcast_ln123_258_fu_1046_p1 = W_6_q0;

assign bitcast_ln123_259_fu_1050_p1 = W_7_q0;

assign bitcast_ln123_260_fu_1067_p1 = W_8_q0;

assign bitcast_ln123_261_fu_1071_p1 = W_9_q0;

assign bitcast_ln123_262_fu_1075_p1 = W_10_q0;

assign bitcast_ln123_263_fu_1079_p1 = W_11_q0;

assign bitcast_ln123_264_fu_1096_p1 = W_12_q0;

assign bitcast_ln123_265_fu_1100_p1 = W_13_q0;

assign bitcast_ln123_266_fu_1104_p1 = W_14_q0;

assign bitcast_ln123_267_fu_1108_p1 = W_15_q0;

assign bitcast_ln123_268_fu_1125_p1 = W_16_q0;

assign bitcast_ln123_269_fu_1129_p1 = W_17_q0;

assign bitcast_ln123_270_fu_1133_p1 = W_18_q0;

assign bitcast_ln123_271_fu_1137_p1 = W_19_q0;

assign bitcast_ln123_272_fu_1154_p1 = W_20_q0;

assign bitcast_ln123_273_fu_1158_p1 = W_21_q0;

assign bitcast_ln123_274_fu_1162_p1 = W_22_q0;

assign bitcast_ln123_275_fu_1166_p1 = W_23_q0;

assign bitcast_ln123_276_fu_1183_p1 = W_24_q0;

assign bitcast_ln123_277_fu_1187_p1 = W_25_q0;

assign bitcast_ln123_278_fu_1191_p1 = W_26_q0;

assign bitcast_ln123_279_fu_1195_p1 = W_27_q0;

assign bitcast_ln123_280_fu_1212_p1 = W_28_q0;

assign bitcast_ln123_281_fu_1216_p1 = W_29_q0;

assign bitcast_ln123_282_fu_1220_p1 = W_30_q0;

assign bitcast_ln123_283_fu_1224_p1 = W_31_q0;

assign bitcast_ln123_284_fu_1241_p1 = W_32_q0;

assign bitcast_ln123_285_fu_1245_p1 = W_33_q0;

assign bitcast_ln123_286_fu_1249_p1 = W_34_q0;

assign bitcast_ln123_287_fu_1253_p1 = W_35_q0;

assign bitcast_ln123_288_fu_1270_p1 = W_36_q0;

assign bitcast_ln123_289_fu_1274_p1 = W_37_q0;

assign bitcast_ln123_290_fu_1278_p1 = W_38_q0;

assign bitcast_ln123_291_fu_1282_p1 = W_39_q0;

assign bitcast_ln123_292_fu_1299_p1 = W_40_q0;

assign bitcast_ln123_293_fu_1303_p1 = W_41_q0;

assign bitcast_ln123_294_fu_1307_p1 = W_42_q0;

assign bitcast_ln123_295_fu_1311_p1 = W_43_q0;

assign bitcast_ln123_296_fu_1328_p1 = W_44_q0;

assign bitcast_ln123_297_fu_1332_p1 = W_45_q0;

assign bitcast_ln123_298_fu_1336_p1 = W_46_q0;

assign bitcast_ln123_299_fu_1340_p1 = W_47_q0;

assign bitcast_ln123_300_fu_1357_p1 = W_48_q0;

assign bitcast_ln123_301_fu_1361_p1 = W_49_q0;

assign bitcast_ln123_302_fu_1365_p1 = W_50_q0;

assign bitcast_ln123_303_fu_1369_p1 = W_51_q0;

assign bitcast_ln123_304_fu_1386_p1 = W_52_q0;

assign bitcast_ln123_305_fu_1390_p1 = W_53_q0;

assign bitcast_ln123_306_fu_1394_p1 = W_54_q0;

assign bitcast_ln123_307_fu_1398_p1 = W_55_q0;

assign bitcast_ln123_308_fu_1415_p1 = W_56_q0;

assign bitcast_ln123_309_fu_1419_p1 = W_57_q0;

assign bitcast_ln123_310_fu_1423_p1 = W_58_q0;

assign bitcast_ln123_311_fu_1427_p1 = W_59_q0;

assign bitcast_ln123_312_fu_1444_p1 = W_60_q0;

assign bitcast_ln123_313_fu_1448_p1 = W_61_q0;

assign bitcast_ln123_314_fu_1452_p1 = W_62_q0;

assign bitcast_ln123_315_fu_1456_p1 = W_63_q0;

assign bitcast_ln123_fu_1009_p1 = W_0_q0;

assign p_Result_3_10_i_fu_1315_p5 = {{{{bitcast_ln123_295_fu_1311_p1}, {bitcast_ln123_294_fu_1307_p1}}, {bitcast_ln123_293_fu_1303_p1}}, {bitcast_ln123_292_fu_1299_p1}};

assign p_Result_3_11_i_fu_1344_p5 = {{{{bitcast_ln123_299_fu_1340_p1}, {bitcast_ln123_298_fu_1336_p1}}, {bitcast_ln123_297_fu_1332_p1}}, {bitcast_ln123_296_fu_1328_p1}};

assign p_Result_3_12_i_fu_1373_p5 = {{{{bitcast_ln123_303_fu_1369_p1}, {bitcast_ln123_302_fu_1365_p1}}, {bitcast_ln123_301_fu_1361_p1}}, {bitcast_ln123_300_fu_1357_p1}};

assign p_Result_3_13_i_fu_1402_p5 = {{{{bitcast_ln123_307_fu_1398_p1}, {bitcast_ln123_306_fu_1394_p1}}, {bitcast_ln123_305_fu_1390_p1}}, {bitcast_ln123_304_fu_1386_p1}};

assign p_Result_3_14_i_fu_1431_p5 = {{{{bitcast_ln123_311_fu_1427_p1}, {bitcast_ln123_310_fu_1423_p1}}, {bitcast_ln123_309_fu_1419_p1}}, {bitcast_ln123_308_fu_1415_p1}};

assign p_Result_3_1_i_fu_1054_p5 = {{{{bitcast_ln123_259_fu_1050_p1}, {bitcast_ln123_258_fu_1046_p1}}, {bitcast_ln123_257_fu_1042_p1}}, {bitcast_ln123_256_fu_1038_p1}};

assign p_Result_3_2_i_fu_1083_p5 = {{{{bitcast_ln123_263_fu_1079_p1}, {bitcast_ln123_262_fu_1075_p1}}, {bitcast_ln123_261_fu_1071_p1}}, {bitcast_ln123_260_fu_1067_p1}};

assign p_Result_3_3_i_fu_1112_p5 = {{{{bitcast_ln123_267_fu_1108_p1}, {bitcast_ln123_266_fu_1104_p1}}, {bitcast_ln123_265_fu_1100_p1}}, {bitcast_ln123_264_fu_1096_p1}};

assign p_Result_3_4_i_fu_1141_p5 = {{{{bitcast_ln123_271_fu_1137_p1}, {bitcast_ln123_270_fu_1133_p1}}, {bitcast_ln123_269_fu_1129_p1}}, {bitcast_ln123_268_fu_1125_p1}};

assign p_Result_3_5_i_fu_1170_p5 = {{{{bitcast_ln123_275_fu_1166_p1}, {bitcast_ln123_274_fu_1162_p1}}, {bitcast_ln123_273_fu_1158_p1}}, {bitcast_ln123_272_fu_1154_p1}};

assign p_Result_3_6_i_fu_1199_p5 = {{{{bitcast_ln123_279_fu_1195_p1}, {bitcast_ln123_278_fu_1191_p1}}, {bitcast_ln123_277_fu_1187_p1}}, {bitcast_ln123_276_fu_1183_p1}};

assign p_Result_3_7_i_fu_1228_p5 = {{{{bitcast_ln123_283_fu_1224_p1}, {bitcast_ln123_282_fu_1220_p1}}, {bitcast_ln123_281_fu_1216_p1}}, {bitcast_ln123_280_fu_1212_p1}};

assign p_Result_3_8_i_fu_1257_p5 = {{{{bitcast_ln123_287_fu_1253_p1}, {bitcast_ln123_286_fu_1249_p1}}, {bitcast_ln123_285_fu_1245_p1}}, {bitcast_ln123_284_fu_1241_p1}};

assign p_Result_3_9_i_fu_1286_p5 = {{{{bitcast_ln123_291_fu_1282_p1}, {bitcast_ln123_290_fu_1278_p1}}, {bitcast_ln123_289_fu_1274_p1}}, {bitcast_ln123_288_fu_1270_p1}};

assign p_Result_3_i_45_fu_1460_p5 = {{{{bitcast_ln123_315_fu_1456_p1}, {bitcast_ln123_314_fu_1452_p1}}, {bitcast_ln123_313_fu_1448_p1}}, {bitcast_ln123_312_fu_1444_p1}};

assign p_Result_3_i_fu_1025_p5 = {{{{bitcast_ln123_255_fu_1021_p1}, {bitcast_ln123_254_fu_1017_p1}}, {bitcast_ln123_253_fu_1013_p1}}, {bitcast_ln123_fu_1009_p1}};

assign p_in_offset_cast_i_fu_1001_p1 = p_in_offset_dout;

always @ (posedge ap_clk) begin
    p_in_offset_cast_i_reg_1473[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //krnl_lstm_readVec2Stream_float_4u_2
